{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701786508396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701786508397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:28:28 2023 " "Processing started: Tue Dec  5 21:28:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701786508397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786508397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tubes-sisdig -c tubes-sisdig " "Command: quartus_map --read_settings_files=on --write_settings_files=off tubes-sisdig -c tubes-sisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786508397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701786509092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701786509092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_engine_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_engine_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_engine_fsm-fsm " "Found design unit 1: xtea_engine_fsm-fsm" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516308 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_engine_fsm " "Found entity 1: xtea_engine_fsm" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_engine-xtea_engine_arc " "Found design unit 1: xtea_engine-xtea_engine_arc" {  } { { "xtea_engine.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516311 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_engine " "Found entity 1: xtea_engine" {  } { { "xtea_engine.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-top_level_arc " "Found design unit 1: top_level-top_level_arc" {  } { { "top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516314 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speed_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Found design unit 1: speed_select-RTL" {  } { { "speed_select.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/speed_select.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516317 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/speed_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-behavioral " "Found design unit 1: shift_register-behavioral" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516320 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialfpga_fsm_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialfpga_fsm_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialFPGA_fsm_tx-behavioral " "Found design unit 1: serialFPGA_fsm_tx-behavioral" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516323 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialFPGA_fsm_tx " "Found entity 1: serialFPGA_fsm_tx" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialfpga_fsm_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialfpga_fsm_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialFPGA_fsm_rx-behavioral " "Found design unit 1: serialFPGA_fsm_rx-behavioral" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516325 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialFPGA_fsm_rx " "Found entity 1: serialFPGA_fsm_rx" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialfpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialfpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialFPGA-serialFPGA_arc " "Found design unit 1: serialFPGA-serialFPGA_arc" {  } { { "serialFPGA.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516330 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialFPGA " "Found entity 1: serialFPGA" {  } { { "serialFPGA.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-behavioral " "Found design unit 1: register32-behavioral" {  } { { "register32.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/register32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516333 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Found design unit 1: my_uart_tx-RTL" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516336 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Found design unit 1: my_uart_top-structural" {  } { { "my_uart_top.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516341 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Found entity 1: my_uart_top" {  } { { "my_uart_top.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Found design unit 1: my_uart_rx-RTL" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516345 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4in-behavioral " "Found design unit 1: mux_4in-behavioral" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516350 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4in " "Found entity 1: mux_4in" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2in-behavioral " "Found design unit 1: mux_2in-behavioral" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516353 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2in " "Found entity 1: mux_2in" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_4in-behavioral " "Found design unit 1: demux_4in-behavioral" {  } { { "demux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/demux_4in.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516356 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_4in " "Found entity 1: demux_4in" {  } { { "demux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/demux_4in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786516356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701786516444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialFPGA serialFPGA:serialFPGA1 " "Elaborating entity \"serialFPGA\" for hierarchy \"serialFPGA:serialFPGA1\"" {  } { { "top_level.vhd" "serialFPGA1" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_top serialFPGA:serialFPGA1\|my_uart_top:uart_top " "Elaborating entity \"my_uart_top\" for hierarchy \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\"" {  } { { "serialFPGA.vhd" "uart_top" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select serialFPGA:serialFPGA1\|my_uart_top:uart_top\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\|speed_select:speed_rx\"" {  } { { "my_uart_top.vhd" "speed_rx" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver " "Elaborating entity \"my_uart_rx\" for hierarchy \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\"" {  } { { "my_uart_top.vhd" "receiver" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter " "Elaborating entity \"my_uart_tx\" for hierarchy \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\"" {  } { { "my_uart_top.vhd" "transmitter" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialFPGA_fsm_rx serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1 " "Elaborating entity \"serialFPGA_fsm_rx\" for hierarchy \"serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\"" {  } { { "serialFPGA.vhd" "serialFPGA_fsm_rx1" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(47) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(47): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516537 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(53) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(53): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516537 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(56) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(56): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516537 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(58) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(58): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516537 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(65) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(65): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516537 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(68) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(68): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516538 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msg_mode serialFPGA_fsm_rx.vhd(70) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(70): signal \"msg_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516538 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_rx.vhd(71) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(71): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516538 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_rx.vhd(72) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(72): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516538 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516539 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "msg_mode serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"msg_mode\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516539 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"cnt\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516539 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_reg_sel serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"o_reg_sel\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516539 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_reg_data serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"o_reg_data\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516539 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_proceed serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"o_proceed\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516539 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_proceed serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_proceed\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516540 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[0\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[0\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516541 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[1\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[1\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516541 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[2\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[2\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516541 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[3\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[3\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516541 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[4\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[4\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516541 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[5\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[5\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516541 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[6\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[6\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516541 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[7\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[7\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516541 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_sel\[0\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_sel\[0\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516542 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_sel\[1\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_sel\[1\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516542 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[0\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516542 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[1\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516542 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[2\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516542 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[3\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516542 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[4\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[4\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516542 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[5\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[5\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516542 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[6\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[6\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516543 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[7\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[7\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516543 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[8\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[8\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516543 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[9\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[9\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516543 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[10\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[10\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516543 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[11\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[11\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516543 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[12\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[12\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516543 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[13\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[13\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516543 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[14\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[14\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516544 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[15\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[15\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516544 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[16\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[16\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516544 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[17\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[17\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516544 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[18\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[18\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516544 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[19\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[19\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516544 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[20\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[20\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516544 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[21\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[21\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516544 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[22\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[22\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516544 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[23\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[23\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516544 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[24\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[24\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516545 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[25\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[25\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516545 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[26\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[26\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516545 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[27\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[27\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516545 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[28\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[28\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516545 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[29\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[29\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516545 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[30\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[30\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516545 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[31\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[31\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516545 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_mode serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"msg_mode\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516545 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_reading2 serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"nextState.s_reading2\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516545 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_reading1 serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"nextState.s_reading1\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516546 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_command serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"nextState.s_command\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516546 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_waiting serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"nextState.s_waiting\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516546 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.init serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"nextState.init\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516546 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialFPGA_fsm_tx serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1 " "Elaborating entity \"serialFPGA_fsm_tx\" for hierarchy \"serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\"" {  } { { "serialFPGA.vhd" "serialFPGA_fsm_tx1" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516563 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidx serialFPGA_fsm_tx.vhd(48) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(48): signal \"vidx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516565 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_v0 serialFPGA_fsm_tx.vhd(49) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(49): signal \"i_v0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516565 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_tx.vhd(49) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(49): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516565 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_v1 serialFPGA_fsm_tx.vhd(51) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(51): signal \"i_v1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516565 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_tx.vhd(51) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(51): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516565 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_tx.vhd(55) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(55): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516566 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_tx.vhd(56) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(56): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516566 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidx serialFPGA_fsm_tx.vhd(57) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(57): signal \"vidx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516566 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState serialFPGA_fsm_tx.vhd(35) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516567 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vidx serialFPGA_fsm_tx.vhd(35) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable \"vidx\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516567 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt serialFPGA_fsm_tx.vhd(35) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable \"cnt\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516567 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_sendByte serialFPGA_fsm_tx.vhd(35) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable \"o_sendByte\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516567 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_send serialFPGA_fsm_tx.vhd(35) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable \"o_send\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516567 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_send serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_send\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516569 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[0\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[0\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516569 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[1\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[1\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516569 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[2\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[2\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516569 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[3\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[3\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516569 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[4\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[4\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516570 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[5\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[5\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516570 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[6\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[6\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516570 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[7\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[7\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516570 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[0\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516570 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[1\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516570 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[2\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516570 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[3\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516570 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[4\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[4\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516570 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[5\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[5\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516571 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[6\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[6\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516571 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[7\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[7\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516571 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[8\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[8\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516571 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[9\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[9\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516571 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[10\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[10\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516571 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[11\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[11\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516571 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[12\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[12\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516571 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[13\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[13\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516571 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[14\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[14\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516571 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[15\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[15\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516572 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[16\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[16\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516572 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[17\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[17\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516572 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[18\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[18\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516572 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[19\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[19\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516572 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[20\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[20\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516572 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[21\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[21\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516572 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[22\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[22\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516572 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[23\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[23\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516572 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[24\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[24\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516573 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[25\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[25\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516573 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[26\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[26\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516573 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[27\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[27\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516573 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[28\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[28\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516573 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[29\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[29\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516573 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[30\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[30\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516573 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[31\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[31\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516574 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vidx serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"vidx\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516574 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_read_2 serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"nextState.s_read_2\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516574 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_read_1 serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"nextState.s_read_1\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516574 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_waiting serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"nextState.s_waiting\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516574 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.init serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"nextState.init\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516574 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_4in demux_4in:demux_data " "Elaborating entity \"demux_4in\" for hierarchy \"demux_4in:demux_data\"" {  } { { "top_level.vhd" "demux_data" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_4in demux_4in:demux_en " "Elaborating entity \"demux_4in\" for hierarchy \"demux_4in:demux_en\"" {  } { { "top_level.vhd" "demux_en" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:sreg_msg " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:sreg_msg\"" {  } { { "top_level.vhd" "sreg_msg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516616 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst shift_register.vhd(22) " "VHDL Process Statement warning at shift_register.vhd(22): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516616 "|top_level|shift_register:sreg_msg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:sreg_key " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:sreg_key\"" {  } { { "top_level.vhd" "sreg_key" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516633 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst shift_register.vhd(22) " "VHDL Process Statement warning at shift_register.vhd(22): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516634 "|top_level|shift_register:sreg_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:sreg_ende " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:sreg_ende\"" {  } { { "top_level.vhd" "sreg_ende" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516651 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst shift_register.vhd(22) " "VHDL Process Statement warning at shift_register.vhd(22): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516651 "|top_level|shift_register:sreg_ende"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "shift_register.vhd(26) " "VHDL Subtype or Type Declaration warning at shift_register.vhd(26): subtype or type has null range" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 26 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1701786516652 "|top_level|shift_register:sreg_ende"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_engine xtea_engine:xtea_engine1 " "Elaborating entity \"xtea_engine\" for hierarchy \"xtea_engine:xtea_engine1\"" {  } { { "top_level.vhd" "xtea_engine1" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_engine_fsm xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm " "Elaborating entity \"xtea_engine_fsm\" for hierarchy \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\"" {  } { { "xtea_engine.vhd" "fsm" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516690 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(60) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(60): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516691 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count xtea_engine_fsm.vhd(75) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(75): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516691 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count xtea_engine_fsm.vhd(76) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(76): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516691 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(77) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(77): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516691 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(95) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(95): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516691 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(110) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(110): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516691 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(125) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(125): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786516691 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516692 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516692 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_v0 xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"en_v0\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516692 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_v1 xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"en_v1\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516692 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_sum xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"en_sum\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516692 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_v0 xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"sel_v0\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516692 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_v1 xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"sel_v1\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516692 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_sum xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"sel_sum\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516692 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operation xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"operation\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516692 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516693 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[0\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516693 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[1\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516693 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[2\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516693 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[3\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[4\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[5\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[6\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[7\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[8\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[9\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[10\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[11\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[12\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[13\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[14\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[15\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[16\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[17\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[18\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516694 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[19\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[20\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[21\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[22\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[23\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[24\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[25\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[26\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[27\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[28\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[29\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[30\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[31\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation xtea_engine_fsm.vhd(38) " "Inferred latch for \"operation\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_sum xtea_engine_fsm.vhd(38) " "Inferred latch for \"sel_sum\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_v1 xtea_engine_fsm.vhd(38) " "Inferred latch for \"sel_v1\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_v0 xtea_engine_fsm.vhd(38) " "Inferred latch for \"sel_v0\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_sum xtea_engine_fsm.vhd(38) " "Inferred latch for \"en_sum\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516695 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_v1 xtea_engine_fsm.vhd(38) " "Inferred latch for \"en_v1\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_v0 xtea_engine_fsm.vhd(38) " "Inferred latch for \"en_v0\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done xtea_engine_fsm.vhd(38) " "Inferred latch for \"done\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_done xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_done\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_op_done xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_op_done\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_sum xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_sum\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_op_1 xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_op_1\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_op_0 xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_op_0\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_load xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_load\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_waiting xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_waiting\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.init xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.init\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516696 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 xtea_engine:xtea_engine1\|register32:out0_reg " "Elaborating entity \"register32\" for hierarchy \"xtea_engine:xtea_engine1\|register32:out0_reg\"" {  } { { "xtea_engine.vhd" "out0_reg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2in xtea_engine:xtea_engine1\|mux_2in:v0_mux " "Elaborating entity \"mux_2in\" for hierarchy \"xtea_engine:xtea_engine1\|mux_2in:v0_mux\"" {  } { { "xtea_engine.vhd" "v0_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516722 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_data mux_2in.vhd(19) " "VHDL Process Statement warning at mux_2in.vhd(19): inferring latch(es) for signal or variable \"o_data\", which holds its previous value in one or more paths through the process" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516723 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[0\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[0\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516723 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[1\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[1\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516723 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[2\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[2\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516723 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[3\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[3\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[4\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[4\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[5\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[5\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[6\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[6\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[7\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[7\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[8\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[8\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[9\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[9\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[10\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[10\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[11\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[11\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[12\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[12\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[13\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[13\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[14\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[14\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[15\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[15\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516724 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[16\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[16\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516725 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[17\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[17\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516725 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[18\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[18\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516725 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[19\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[19\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516725 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[20\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[20\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516725 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[21\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[21\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516725 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[22\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[22\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516725 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[23\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[23\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516725 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[24\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[24\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516725 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[25\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[25\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516725 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[26\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[26\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516726 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[27\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[27\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516726 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[28\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[28\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516726 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[29\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[29\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516726 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[30\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[30\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516726 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[31\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[31\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516726 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4in xtea_engine:xtea_engine1\|mux_4in:key_mux " "Elaborating entity \"mux_4in\" for hierarchy \"xtea_engine:xtea_engine1\|mux_4in:key_mux\"" {  } { { "xtea_engine.vhd" "key_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786516741 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_data mux_4in.vhd(21) " "VHDL Process Statement warning at mux_4in.vhd(21): inferring latch(es) for signal or variable \"o_data\", which holds its previous value in one or more paths through the process" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786516743 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[0\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[0\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516744 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[1\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[1\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516744 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[2\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[2\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516745 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[3\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[3\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516745 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[4\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[4\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516745 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[5\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[5\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516745 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[6\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[6\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516745 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[7\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[7\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516745 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[8\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[8\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516745 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[9\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[9\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516745 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[10\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[10\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516745 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[11\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[11\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516745 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[12\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[12\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516746 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[13\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[13\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516746 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[14\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[14\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516746 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[15\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[15\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516746 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[16\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[16\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516746 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[17\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[17\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516746 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[18\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[18\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516746 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[19\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[19\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516746 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[20\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[20\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516746 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[21\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[21\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516747 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[22\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[22\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516747 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[23\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[23\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516747 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[24\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[24\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516747 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[25\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[25\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516747 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[26\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[26\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516747 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[27\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[27\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516747 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[28\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[28\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516747 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[29\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[29\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516747 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[30\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[30\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516748 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[31\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[31\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786516748 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|bps_start " "Converted tri-state buffer \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701786517008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|bps_start " "Converted tri-state buffer \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701786517008 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701786517008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[0\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[0\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[1\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[1\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[2\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[2\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[3\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[3\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[4\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[4\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[5\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[5\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[6\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[6\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[7\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[7\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[8\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[8\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[9\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[9\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[10\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[10\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[11\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[11\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[12\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[12\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[13\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[13\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[14\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[14\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[15\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[15\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[16\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[16\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[17\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[17\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[18\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[18\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[19\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[19\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[20\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[20\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[21\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[21\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[22\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[22\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[23\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[23\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[24\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[24\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[25\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[25\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[26\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[26\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[27\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[27\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[28\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[28\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[29\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[29\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[30\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[30\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[31\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[31\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786517099 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v1 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0 " "Duplicate LATCH primitive \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v1\" merged with LATCH primitive \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0\"" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786517536 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_sum xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0 " "Duplicate LATCH primitive \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_sum\" merged with LATCH primitive \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0\"" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786517536 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701786517536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[1\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[0\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|vidx " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|vidx has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[2\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[3\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[4\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[5\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[6\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[7\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[8\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[9\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[10\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[11\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[12\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[13\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[14\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[15\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[16\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[17\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[18\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[19\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[20\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[21\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[22\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[23\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[24\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[25\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[26\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[27\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[28\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[29\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[30\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[31\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_read_1_826 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_read_1_826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_waiting " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_waiting" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|o_send " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|o_send has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_2 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_2" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0 " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_waiting_836 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_waiting_836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[0\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517539 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[0\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[1\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[7\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[7\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[7\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[6\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[6\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[6\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[5\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[5\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[5\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[4\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[4\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[4\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[3\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[3\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[3\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[2\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[2\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[2\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[1\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[1\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[1\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_read_2_816 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_read_2_816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_reading1_976 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_reading1_976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_command " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_command" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|nextState.s_op_1_659 " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|nextState.s_op_1_659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[31\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[16\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[15\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[14\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[13\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[12\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[11\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[10\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[9\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[8\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[7\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[6\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[5\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[18\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[19\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[20\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[21\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[22\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[23\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[24\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[25\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517542 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[26\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517543 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[27\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517543 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[28\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517543 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[29\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517543 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[30\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517543 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[17\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517543 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading2 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading2" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|nextState.s_op_0_668 " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|nextState.s_op_0_668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517543 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_command_989 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_command_989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_waiting " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_waiting" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[4\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517544 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[3\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517544 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[2\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517544 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[1\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517544 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[0\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517544 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[0\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517544 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[1\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517544 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[2\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517544 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[3\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517544 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[4\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517544 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[5\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[6\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[7\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[8\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[9\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[10\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[11\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[12\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[13\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[14\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[15\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[16\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[17\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517545 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[18\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[19\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[20\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[21\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[22\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[23\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[24\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[25\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[26\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[27\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[28\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[29\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517546 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[30\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517547 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[31\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517547 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_reading2_963 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_reading2_963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517547 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_waiting_1002 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_waiting_1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786517547 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786517547 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd" 84 -1 0 } } { "my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701786517550 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701786517550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701786517795 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701786518330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701786518593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786518593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1211 " "Implemented 1211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701786518707 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701786518707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1207 " "Implemented 1207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701786518707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701786518707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 325 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 325 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701786518746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:28:38 2023 " "Processing ended: Tue Dec  5 21:28:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701786518746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701786518746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701786518746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786518746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701786520424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701786520425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:28:39 2023 " "Processing started: Tue Dec  5 21:28:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701786520425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701786520425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tubes-sisdig -c tubes-sisdig " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tubes-sisdig -c tubes-sisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701786520425 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701786520675 ""}
{ "Info" "0" "" "Project  = tubes-sisdig" {  } {  } 0 0 "Project  = tubes-sisdig" 0 0 "Fitter" 0 0 1701786520675 ""}
{ "Info" "0" "" "Revision = tubes-sisdig" {  } {  } 0 0 "Revision = tubes-sisdig" 0 0 "Fitter" 0 0 1701786520675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701786520752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701786520752 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tubes-sisdig EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"tubes-sisdig\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701786520769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701786520817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701786520817 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701786520998 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701786521012 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701786521280 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701786521280 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701786521280 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701786521280 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701786521283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701786521283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701786521283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701786521283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701786521283 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701786521283 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701786521285 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701786521502 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "137 " "The Timing Analyzer is analyzing 137 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701786521727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tubes-sisdig.sdc " "Synopsys Design Constraints File file not found: 'tubes-sisdig.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701786521728 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701786521728 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701786521739 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701786521740 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701786521740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Destination node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_waiting " "Destination node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_waiting" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_2 " "Destination node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_2" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[1\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[1\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[7\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[7\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[6\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[6\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[5\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[5\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[4\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[4\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[3\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[3\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[2\] " "Destination node serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[2\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701786521821 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701786521821 ""}  } { { "top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786521821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|WideOr10~0  " "Automatically promoted node xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|WideOr10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786521821 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786521821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector0~0  " "Automatically promoted node serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector0~1 " "Destination node serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector0~1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701786521821 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786521821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector4~0  " "Automatically promoted node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786521821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector37~1 " "Destination node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector37~1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701786521821 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701786521821 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786521821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|Selector54~0  " "Automatically promoted node xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|Selector54~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786521822 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786521822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|operation~1  " "Automatically promoted node xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|operation~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786521822 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786521822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector40~1  " "Automatically promoted node serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|Selector40~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786521822 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786521822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector40~0  " "Automatically promoted node serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|Selector40~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786521822 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786521822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[1\]~1  " "Automatically promoted node serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[1\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786521822 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 1728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786521822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_rst~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node i_rst~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701786521822 ""}  } { { "top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701786521822 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701786522056 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701786522057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701786522057 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701786522059 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701786522060 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701786522062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701786522062 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701786522063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701786522117 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701786522118 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701786522118 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701786522121 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701786522121 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701786522121 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701786522121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701786522121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701786522121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701786522121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701786522121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701786522121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701786522121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701786522121 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701786522121 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701786522121 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701786522144 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701786522151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701786522557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701786522724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701786522756 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701786525330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701786525330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701786525673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701786526674 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701786526674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701786528601 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701786528601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701786528604 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.13 " "Total time spent on timing analysis during the Fitter is 1.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701786528740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701786528755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701786528958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701786528959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701786529183 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701786529619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/output_files/tubes-sisdig.fit.smsg " "Generated suppressed messages file C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/output_files/tubes-sisdig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701786529907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6528 " "Peak virtual memory: 6528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701786530391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:28:50 2023 " "Processing ended: Tue Dec  5 21:28:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701786530391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701786530391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701786530391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701786530391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701786531884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701786531885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:28:51 2023 " "Processing started: Tue Dec  5 21:28:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701786531885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701786531885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tubes-sisdig -c tubes-sisdig " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tubes-sisdig -c tubes-sisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701786531885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701786532359 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701786532644 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701786532660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701786532881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:28:52 2023 " "Processing ended: Tue Dec  5 21:28:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701786532881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701786532881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701786532881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701786532881 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701786533541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701786534555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701786534556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:28:53 2023 " "Processing started: Tue Dec  5 21:28:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701786534556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701786534556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tubes-sisdig -c tubes-sisdig " "Command: quartus_sta tubes-sisdig -c tubes-sisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701786534556 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701786534828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701786535166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701786535166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786535203 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786535203 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "137 " "The Timing Analyzer is analyzing 137 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701786535336 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tubes-sisdig.sdc " "Synopsys Design Constraints File file not found: 'tubes-sisdig.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701786535376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786535376 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786535381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786535381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786535381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786535381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " "create_clock -period 1.000 -name xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786535381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " "create_clock -period 1.000 -name serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701786535381 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786535381 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701786535389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786535391 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701786535392 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701786535410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701786535504 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701786535504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.437 " "Worst-case setup slack is -11.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.437           -2268.910 i_clk  " "  -11.437           -2268.910 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.398            -191.966 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "   -7.398            -191.966 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.622            -160.471 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "   -6.622            -160.471 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.767            -185.856 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "   -5.767            -185.856 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.555             -19.955 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "   -5.555             -19.955 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.881             -12.346 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "   -2.881             -12.346 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786535508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.030 " "Worst-case hold slack is 0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "    0.030               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 i_clk  " "    0.402               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.570               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.817               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "    0.823               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.908               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786535518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786535522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786535528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -658.767 i_clk  " "   -3.000            -658.767 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "    0.067               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "    0.143               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.216               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.285               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.423               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786535533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786535533 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701786535754 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786535754 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701786535761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701786535788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701786536107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786536224 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701786536245 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701786536245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.461 " "Worst-case setup slack is -10.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.461           -2102.922 i_clk  " "  -10.461           -2102.922 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.070            -178.536 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "   -7.070            -178.536 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.030            -145.890 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "   -6.030            -145.890 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.479            -172.141 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "   -5.479            -172.141 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.164             -19.066 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "   -5.164             -19.066 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.809             -12.342 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "   -2.809             -12.342 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786536251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "    0.122               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 i_clk  " "    0.375               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.648               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "    0.728               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.867               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.922               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786536262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786536269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786536276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -658.767 i_clk  " "   -3.000            -658.767 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.107 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "   -0.064              -0.107 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.133 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "   -0.049              -0.133 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.057 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "   -0.014              -0.057 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.088               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.301               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786536284 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701786536479 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786536479 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701786536491 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786536614 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701786536619 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701786536619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.991 " "Worst-case setup slack is -4.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.991            -852.780 i_clk  " "   -4.991            -852.780 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.371             -61.106 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "   -3.371             -61.106 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.520             -54.416 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "   -2.520             -54.416 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -53.985 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "   -1.971             -53.985 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.862              -5.668 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "   -1.862              -5.668 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964              -3.146 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "   -0.964              -3.146 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786536627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "    0.005               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 i_clk  " "    0.137               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.231               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "    0.318               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.405               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.559               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786536644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786536654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701786536663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -475.295 i_clk  " "   -3.000            -475.295 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]  " "    0.215               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init  " "    0.254               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.init " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed  " "    0.299               0.000 serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load  " "    0.328               0.000 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready  " "    0.387               0.000 serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701786536671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701786536671 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701786536939 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701786536939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701786537277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701786537278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701786537414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:28:57 2023 " "Processing ended: Tue Dec  5 21:28:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701786537414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701786537414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701786537414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701786537414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701786538778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701786538779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:28:58 2023 " "Processing started: Tue Dec  5 21:28:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701786538779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701786538779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tubes-sisdig -c tubes-sisdig " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tubes-sisdig -c tubes-sisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701786538779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701786539645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tubes-sisdig.vo C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/simulation/questa/ simulation " "Generated file tubes-sisdig.vo in folder \"C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701786539854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701786539889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:28:59 2023 " "Processing ended: Tue Dec  5 21:28:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701786539889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701786539889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701786539889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701786539889 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 339 s " "Quartus Prime Full Compilation was successful. 0 errors, 339 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701786540541 ""}
