#ifndef _ALPS_EMU_REG_H_
#define _ALPS_EMU_REG_H_

#define REG_EMU_RF_BOOT_MASK			(REL_REGBASE_EMU + 0x0000)
#define REG_EMU_RF_LEVEL1_MASK			(REL_REGBASE_EMU + 0x0004)
#define REG_EMU_RF_LEVEL0_MASK			(REL_REGBASE_EMU + 0x0008)
#define REG_EMU_RF_IRQ_MASK			(REL_REGBASE_EMU + 0x000c)
#define REG_EMU_DIG_BOOT_MASK			(REL_REGBASE_EMU + 0x0010)
#define REG_EMU_DIG_LEVEL1_MASK			(REL_REGBASE_EMU + 0x0014)
#define REG_EMU_DIG_LEVEL0_MASK			(REL_REGBASE_EMU + 0x0018)
#define REG_EMU_DIG_IRQ_MASK			(REL_REGBASE_EMU + 0x001c)
#define REG_EMU_GLB_LBSIT_CTL			(REL_REGBASE_EMU + 0x0020)
#define REG_EMU_WDT_INIT_NUM			(REL_REGBASE_EMU + 0x0024)
#define REG_EMU_DIG_ERR_CLR			(REL_REGBASE_EMU + 0x0028)
#define REG_EMU_SEC_CTL				(REL_REGBASE_EMU + 0x002c)
#define REG_EMU_RF_TEST_ENA			(REL_REGBASE_EMU + 0x0030)
#define REG_EMU_RF_ERR_CLR			(REL_REGBASE_EMU + 0x0034)
#define REG_EMU_BB_LBIST_CTL			(REL_REGBASE_EMU + 0x0038)
#define REG_EMU_CPU_ERR_CTL			(REL_REGBASE_EMU + 0x003c)
#define REG_EMU_RF_ERR_STA			(REL_REGBASE_EMU + 0x0040)
#define REG_EMU_DIG_ERR_STA			(REL_REGBASE_EMU + 0x0044)
#define REG_EMU_FSM_STA				(REL_REGBASE_EMU + 0x0048)
#define REG_EMU_SOP_STA				(REL_REGBASE_EMU + 0x0050)
#define REG_EMU_EFUSE_SEC_STA			(REL_REGBASE_EMU + 0x0054)

#define REG_EMU_REBOOT_CNT			(REL_REGBASE_EMU + 0x0800)
#define REG_EMU_REBOOT_LIMIT			(REL_REGBASE_EMU + 0x0804)
#define REG_EMU_RF_ERR0_CODE			(REL_REGBASE_EMU + 0x0810)
#define REG_EMU_RF_ERR1_CODE			(REL_REGBASE_EMU + 0x0814)
#define REG_EMU_RF_ERR2_CODE			(REL_REGBASE_EMU + 0x0818)
#define REG_EMU_RF_ERR3_CODE			(REL_REGBASE_EMU + 0x081c)
#define REG_EMU_DIG_ERR0_CODE			(REL_REGBASE_EMU + 0x0830)
#define REG_EMU_DIG_ERR1_CODE			(REL_REGBASE_EMU + 0x0834)
#define REG_EMU_DIG_ERR2_CODE			(REL_REGBASE_EMU + 0x0838)
#define REG_EMU_DIG_ERR3_CODE			(REL_REGBASE_EMU + 0x083c)

#define BIT_EMU_ITF_VBG_MONITOR			(1 << 9)
#define BIT_EMU_ITF_TEMP			(1 << 8)
#define BIT_EMU_ITF_SUPPLY_DVDD11		(1 << 7)
#define BIT_EMU_ITF_SUPPLY_CBC33		(1 << 6)
#define BIT_EMU_ITF_IRQ_FMCW			(1 << 4)
#define BIT_EMU_ITF_IRQ_PLL			(1 << 3)
#define BIT_EMU_ITF_IRQ_FM			(1 << 2)
#define BIT_EMU_ITF_IRQ_RFPOWER			(1 << 1)
#define BIT_EMU_IRQ_SUPPLY_LDO			(1 << 0)

#define BIT_EMU_ECC_XIP_ERR			(1 << 12)
#define BIT_EMU_CAN_1_IRQ3			(1 << 11)
#define BIT_EMU_CAN_0_IRQ3			(1 << 10)
#define BIT_EMU_BB_ERR				(1 << 9)
#define BIT_EMU_AHB_ASYNC_BRG0_ERR		(1 << 8)
#define BIT_EMU_ECC_RAM_ERR			(1 << 7)
#define BIT_EMU_ECC_ROM_ERR			(1 << 6)
#define BIT_EMU_AHB_ASYNC_BRG1_ERR		(1 << 5)
#define BIT_EMU_DMA_IRQ_FLGA4			(1 << 4)
#define BIT_EMU_ECC_CACHE_ERR			(1 << 3)
#define BIT_EMU_ECC_CCM_ERR			(1 << 2)
#define BIT_EMU_WDT_CPU				(1 << 1)
#define BIT_EMU_BBLBIST_FAIL			(1 << 0)

#define BITS_EMU_PRJ_NUM_MASK			(0xf)
#define BITS_EMU_PRJ_NUM_SHIFT			(24)
#define BITS_EMU_MBIST_DIV_MASK			(0xf)
#define BITS_EMU_MBIST_DIV_SHIFT		(20)
#define BITS_EMU_MBIST_CLK_ENA			(1 << 16)
#define BITS_EMU_BB_LBIST_DIV_MASK		(0xf)
#define BITS_EMU_BB_LBIST_DIV_SHIFT		(12)
#define BITS_EMU_GLBIST_DIV_MASK		(0xf)
#define BITS_EMU_GLBIST_DIV_SHIFT		(8)
#define BITS_EMU_BB_LBIST_CLK_ENA		(1 << 3)
#define BITS_EMU_GLBIST_CLK_ENA			(1 << 2)
#define BITS_EMU_WDT_ENA			(1 << 1)
#define BITS_EMU_GLBIST_MODE			(1 << 0)

#define BIT_EMU_WDT_RELOAD			(1 << 3)
#define BIT_EMU_BB_LBIST_CLR			(1 << 2)
#define BIT_EMU_BB_LBIST_ENA			(1 << 1)
#define BIT_EMU_BOOT_DONE			(1 << 0)

#define BIT_EMU_CPU_LV0_ERR			(1 << 1)
#define BIT_EMU_CPU_LV1_ERR			(1 << 0)

#define BIT_EMU_EMU_FSM_CS_MASK			(0xf)
#define BIT_EMU_EMU_FSM_CS_SHIFT		(16)
#define BIT_EMU_BB_LBIST_DONE			(1 << 10)
#define BIT_EMU_BB_LBIST_FAIL			(1 << 9)
#define BIT_EMU_GLBIST_DONE			(1 << 8)
#define BIT_EMU_GLBIST_FAIL			(1 << 7)
#define BIT_EMU_MBIST_DONE			(1 << 6)
#define BIT_EMU_MBIST_FAIL			(1 << 5)
#define BIT_EMU_BOOT_DONE			(1 << 4)
#define BIT_EMU_BOOT_FAIL			(1 << 3)
#define BIT_EMU_LV1_ERR				(1 << 2)
#define BIT_EMU_LV0_ERR				(1 << 1)
#define BIT_EMU_REBOOT_FAIL			(1 << 0)

#define BITS_EMU_SOP_DEBUG			(1 << 7)
#define BITS_EMU_SOP_BOOT_MASK			(0x7)
#define BITS_EMU_SOP_BOOT_SHIFT			(2)
#define BITS_EMU_SOP_FS_MASK			(0x3)
#define BITS_EMU_SOP_FS_SHIFT			(0)
#define BITS_EMU_E_JD				(1 << 1)
#define BITS_EMU_E_SE				(1 << 0)

#define BIT_EMU_REBOOT_LIMIT_DIS		(1 << 1)
#define BIT_EMU_REBOOT_LIMIT_NUM		(1 << 0)

#endif
