(*
  Design logic for Day 1 Part 1.
  This file is intended to contain the core computation logic only.
  It is written in a way that can later be mapped to hardware-style
  dataflow without relying on file I/O or printing.
  *)
