
---------- Begin Simulation Statistics ----------
host_inst_rate                                 362623                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406220                       # Number of bytes of host memory used
host_seconds                                    55.15                       # Real time elapsed on the host
host_tick_rate                              327896217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018085                       # Number of seconds simulated
sim_ticks                                 18084856500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257044                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 34282.027100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30685.860479                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4231066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      890578500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                25978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             12102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    425797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13876                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 69563.628481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 79711.217353                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3602143810                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018159                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25516                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2093694835                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26266                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21382.845989                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 45711.706611                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.228022                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9121                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     89829336                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    416936476                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 57776.778678                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 62764.481964                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7030894                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4492722310                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010939                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 77760                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              37618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2519491835                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965724                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.901755                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 57776.778678                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 62764.481964                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7030894                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4492722310                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010939                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                77760                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             37618                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2519491835                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40142                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28096                       # number of replacements
system.cpu.dcache.sampled_refs                  29120                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.901755                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7053680                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505725295000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25298                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11201952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14211.468704                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11376.111730                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11126416                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1073477500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006743                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75536                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2787                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    827578000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006494                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 66166.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.942528                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       198500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11201952                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14211.468704                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11376.111730                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11126416                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1073477500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006743                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75536                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2787                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    827578000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006494                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809600                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.514997                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11201952                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14211.468704                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11376.111730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11126416                       # number of overall hits
system.cpu.icache.overall_miss_latency     1073477500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006743                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75536                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2787                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    827578000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006494                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.514997                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11126416                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 55472.314206                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       457258286                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  8243                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     119276.855792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 111755.113075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         3823                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1362260970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.749213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      11421                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    1012                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1163258972                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.682826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 10409                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       70772.760557                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  58655.039824                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          82528                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              289956000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.047296                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         4097                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       454                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         213563000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.042032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    3641                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56811.157866                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40884.648340                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           626172582                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11022                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      450630594                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11022                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25298                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25298                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.225845                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101869                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        106470.999484                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   97994.446406                       # average overall mshr miss latency
system.l2.demand_hits                           86351                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1652216970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.152333                       # miss rate for demand accesses
system.l2.demand_misses                         15518                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1466                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1376821972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.137922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    14050                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.037845                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.247674                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    620.054639                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4057.888309                       # Average occupied blocks per context
system.l2.overall_accesses                     101869                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       106470.999484                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  82271.576638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          86351                       # number of overall hits
system.l2.overall_miss_latency             1652216970                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.152333                       # miss rate for overall accesses
system.l2.overall_misses                        15518                       # number of overall misses
system.l2.overall_mshr_hits                      1466                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1834080258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.218840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22293                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.346961                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          2860                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          660                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        12412                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             8346                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         3406                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           8799                       # number of replacements
system.l2.sampled_refs                          16591                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4677.942948                       # Cycle average of tags in use
system.l2.total_refs                            86702                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8397                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29684975                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         259732                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       419679                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40188                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       484180                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         499646                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5816                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       372727                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6093931                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.668140                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.400664                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3144153     51.59%     51.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       903822     14.83%     66.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415815      6.82%     73.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402733      6.61%     79.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403861      6.63%     86.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192193      3.15%     89.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       146733      2.41%     92.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       111894      1.84%     93.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       372727      6.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6093931                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40159                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1137476                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.648473                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.648473                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       986208                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9618                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12886372                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3256120                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1839511                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       214747                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12091                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3980953                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3979450                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1503                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2424534                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2424251                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              283                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1556419                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1555199                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1220                       # DTB write misses
system.switch_cpus_1.fetch.Branches            499646                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1201855                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3078494                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        45963                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13057327                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        142486                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077050                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1201855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       265548                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.013548                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6308678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.069741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.354652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4432058     70.25%     70.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          34710      0.55%     70.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          73978      1.17%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          54604      0.87%     72.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         169385      2.68%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          57345      0.91%     76.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          53035      0.84%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40130      0.64%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1393433     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6308678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                176059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         377231                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178883                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.656060                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4198852                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1604552                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7552532                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10471353                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752881                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5686161                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.614769                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10476357                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42145                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66723                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2667579                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       375303                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1774876                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11305211                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2594300                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       123815                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10739114                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1540                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          223                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       214747                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4641                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       256288                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36786                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3084                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       354526                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       304980                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3084                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.542084                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.542084                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4021540     37.02%     37.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388839      3.58%     40.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331237     12.25%     52.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18126      0.17%     53.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851248      7.84%     60.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     60.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2624590     24.16%     85.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1621186     14.92%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10862930                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       379355                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034922                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51537     13.59%     13.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52741     13.90%     27.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     27.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.34%     31.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96813     25.52%     57.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       113541     29.93%     87.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        48250     12.72%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6308678                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.721903                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.012521                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2696686     42.75%     42.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       999742     15.85%     58.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       659751     10.46%     69.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       587474      9.31%     78.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       619841      9.83%     88.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       353193      5.60%     93.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       247868      3.93%     97.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104257      1.65%     99.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        39866      0.63%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6308678                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.675154                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11126328                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10862930                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1126139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36273                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       771966                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1201877                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1201855                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       608173                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       445307                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2667579                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1774876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6484737                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       492861                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58193                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3366592                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       433760                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          529                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19005736                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12542754                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9596023                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1737327                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       214747                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497150                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1583486                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       955261                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28626                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
