#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 22 08:58:26 2019
# Process ID: 10180
# Current directory: E:/VivadoProjects/Lab2/fullAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9404 E:\VivadoProjects\Lab2\fullAdder\fullAdder.xpr
# Log file: E:/VivadoProjects/Lab2/fullAdder/vivado.log
# Journal file: E:/VivadoProjects/Lab2/fullAdder\vivado.jou
#-----------------------------------------------------------sstart_guiopen_project E:/VivadoProjects/Lab2/fullAdder/fullAdder.xpr
Scanning sources...
FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
oopen_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 746.930 ; gain = 156.570uupdate_cexit
INFO: [Common 17-206] Exiteset_property top testBenchFullAdder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VivadoProjects/Lab2/fullAdder/fullAdder.srcs/sources_1/new/1BitFullAdder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VivadoProjects/Lab2/fullAdder/fullAdder.srcs/sim_1/new/testBenchFullAdder_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/Lab2/fullAdder/fullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBenchFullAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/Lab2/fullAdder/fullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBenchFullAdder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/fullAdder/fullAdder.srcs/sources_1/new/1BitFullAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitFullAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/fullAdder/fullAdder.srcs/sim_1/new/testBenchFullAdder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBenchFullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Lab2/fullAdder/fullAdder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/Lab2/fullAdder/fullAdder.sim/sim_1/behav/xsim'
"xelab -wto 0e89c157b8b841d89040f4b6cf65ebd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchFullAdder_tb_behav xil_defaultlib.testBenchFullAdder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0e89c157b8b841d89040f4b6cf65ebd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchFullAdder_tb_behav xil_defaultlib.testBenchFullAdder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BitFullAdder
Compiling module xil_defaultlib.testBenchFullAdder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBenchFullAdder_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 843.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/Lab2/fullAdder/fullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBenchFullAdder_tb_behav -key {Behavioral:sim_1:Functional:testBenchFullAdder_tb} -tclbatch {testBenchFullAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testBenchFullAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a=x,b=x,cin=x, s=x, cout=x
                 110 a=0,b=0,cin=0, s=0, cout=0
                 120 a=0,b=0,cin=1, s=1, cout=0
                 130 a=0,b=1,cin=0, s=1, cout=0
                 140 a=0,b=1,cin=1, s=0, cout=1
                 150 a=1,b=0,cin=0, s=1, cout=0
                 160 a=1,b=0,cin=1, s=0, cout=1
                 170 a=1,b=1,cin=0, s=0, cout=1
                 180 a=1,b=1,cin=1, s=1, cout=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBenchFullAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 851.137 ; gain = 8.035
update_compile_order -fileset sim_1
set_property top testBenchFullSubtractor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VivadoProjects/Lab2/fullAdder/fullAdder.srcs/sources_1/new/bitFullSubtractor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VivadoProjects/Lab2/fullAdder/fullAdder.srcs/sim_1/new/testBenchFullSubtractor.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/VivadoProjects/Lab2/fullAdder/fullAdder.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/Lab2/fullAdder/fullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBenchFullSubtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/Lab2/fullAdder/fullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBenchFullSubtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/fullAdder/fullAdder.srcs/sources_1/new/bitFullSubtractor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitFullSubtractor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/fullAdder/fullAdder.srcs/sim_1/new/testBenchFullSubtractor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBenchFullSubtractor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/Lab2/fullAdder/fullAdder.sim/sim_1/behav/xsim'
"xelab -wto 0e89c157b8b841d89040f4b6cf65ebd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchFullSubtractor_behav xil_defaultlib.testBenchFullSubtractor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0e89c157b8b841d89040f4b6cf65ebd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchFullSubtractor_behav xil_defaultlib.testBenchFullSubtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bitFullSubtractor
Compiling module xil_defaultlib.testBenchFullSubtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBenchFullSubtractor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/Lab2/fullAdder/fullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBenchFullSubtractor_behav -key {Behavioral:sim_1:Functional:testBenchFullSubtractor} -tclbatch {testBenchFullSubtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testBenchFullSubtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a=x,b=x,bin=x, d=x, bout=x
                 110 a=0,b=0,bin=0, d=0, bout=0
                 120 a=0,b=0,bin=1, d=1, bout=1
                 130 a=0,b=1,bin=0, d=1, bout=1
                 140 a=0,b=1,bin=1, d=0, bout=1
                 150 a=1,b=0,bin=0, d=1, bout=0
                 160 a=1,b=0,bin=1, d=0, bout=0
                 170 a=1,b=1,bin=0, d=0, bout=0
                 180 a=1,b=1,bin=1, d=1, bout=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBenchFullSubtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 948.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 09:15:43 2019...
