-- VHDL Entity ece411.execStage.interface
--
-- Created:
--          by - wheele11.ews (gelib-057-07.ews.illinois.edu)
--          at - 03:53:15 03/09/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY execStage IS
   PORT( 
      CLK             : IN     std_logic;
      exec_alumux_sel : IN     LC3b_4mux_sel;
      exec_aluop      : IN     LC3B_ALUOP;
      exec_instr      : IN     LC3b_word;
      exec_num_bits   : IN     std_logic_vector (3 DOWNTO 0);
      exec_opcode     : IN     LC3b_opcode;
      exec_pc         : IN     LC3b_word;
      exec_regwrite   : IN     STD_LOGIC;
      exec_sext_imm   : IN     std_logic;
      exec_shift_imm  : IN     STD_LOGIC;
      exec_src_a      : IN     LC3b_word;
      exec_src_b      : IN     LC3b_word;
      exec_uses_imm   : IN     STD_LOGIC;
      ALUout          : OUT    LC3B_WORD
   );

-- Declarations

END execStage ;

--
-- VHDL Architecture ece411.execStage.struct
--
-- Created:
--          by - wheele11.ews (gelib-057-07.ews.illinois.edu)
--          at - 03:53:15 03/09/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY ece411;
LIBRARY mp3lib;

ARCHITECTURE struct OF execStage IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL B     : LC3B_WORD;
   SIGNAL imm4  : LC3B_WORD;
   SIGNAL imm5  : LC3b_word;
   SIGNAL zeros : LC3B_WORD;


   -- Component Declarations
   COMPONENT SEXT5
   PORT (
      in5    : IN     LC3b_imm5;
      output : OUT    LC3b_word
   );
   END COMPONENT;
   COMPONENT ALU
   PORT (
      A     : IN     LC3B_WORD ;
      ALUOP : IN     LC3B_ALUOP ;
      B     : IN     LC3B_WORD ;
      F     : OUT    LC3B_WORD 
   );
   END COMPONENT;
   COMPONENT MUX4_16
   PORT (
      A   : IN     LC3B_WORD ;
      B   : IN     LC3B_WORD ;
      C   : IN     LC3B_WORD ;
      D   : IN     LC3B_WORD ;
      SEL : IN     STD_LOGIC_VECTOR (1 DOWNTO 0);
      F   : OUT    LC3B_WORD 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : ALU USE ENTITY mp3lib.ALU;
   FOR ALL : MUX4_16 USE ENTITY mp3lib.MUX4_16;
   FOR ALL : SEXT5 USE ENTITY ece411.SEXT5;
   -- pragma synthesis_on


BEGIN
   -- Architecture concurrent statements
   -- HDL Embedded Text Block 1 eb1
   imm4 <= "000000000000" & exec_instr(3 downto 0);


   -- Instance port mappings.
   U_1 : SEXT5
      PORT MAP (
         in5    => exec_instr(4 DOWNTO 0),
         output => imm5
      );
   aALU : ALU
      PORT MAP (
         A     => exec_src_a,
         ALUOP => exec_aluop,
         B     => B,
         F     => ALUout
      );
   U_0 : MUX4_16
      PORT MAP (
         A   => exec_src_b,
         B   => imm4,
         C   => imm5,
         D   => zeros,
         SEL => exec_alumux_sel,
         F   => B
      );

END struct;
