Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Feb 17 09:38:32 2023
| Host         : marc-System-Product-Name running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mouse_led_timing_summary_routed.rpt -pb mouse_led_timing_summary_routed.pb -rpx mouse_led_timing_summary_routed.rpx -warn_on_violation
| Design       : mouse_led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.519        0.000                      0                  143        0.179        0.000                      0                  143        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.519        0.000                      0                  143        0.179        0.000                      0                  143        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.991ns (24.785%)  route 3.007ns (75.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.836     6.568    MOUSE/PS2RXTX/PS2_RX/filter_reg[7]
    SLICE_X5Y123         LUT4 (Prop_lut4_I0_O)        0.299     6.867 r  MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_i_3/O
                         net (fo=2, routed)           0.678     7.545    MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_i_3_n_0
    SLICE_X5Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  MOUSE/PS2RXTX/PS2_RX/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=5, routed)           0.856     8.525    MOUSE/PS2RXTX/PS2_RX/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X5Y121         LUT5 (Prop_lut5_I0_O)        0.149     8.674 r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.637     9.311    MOUSE/PS2RXTX/PS2_RX/bit_count_next
    SLICE_X5Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.670    15.011    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X5Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[1]/C
                         clock pessimism              0.267    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y121         FDCE (Setup_fdce_C_CE)      -0.413    14.830    MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.991ns (24.785%)  route 3.007ns (75.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.836     6.568    MOUSE/PS2RXTX/PS2_RX/filter_reg[7]
    SLICE_X5Y123         LUT4 (Prop_lut4_I0_O)        0.299     6.867 r  MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_i_3/O
                         net (fo=2, routed)           0.678     7.545    MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_i_3_n_0
    SLICE_X5Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  MOUSE/PS2RXTX/PS2_RX/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=5, routed)           0.856     8.525    MOUSE/PS2RXTX/PS2_RX/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X5Y121         LUT5 (Prop_lut5_I0_O)        0.149     8.674 r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.637     9.311    MOUSE/PS2RXTX/PS2_RX/bit_count_next
    SLICE_X5Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.670    15.011    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X5Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[2]/C
                         clock pessimism              0.267    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y121         FDCE (Setup_fdce_C_CE)      -0.413    14.830    MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.991ns (24.785%)  route 3.007ns (75.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.836     6.568    MOUSE/PS2RXTX/PS2_RX/filter_reg[7]
    SLICE_X5Y123         LUT4 (Prop_lut4_I0_O)        0.299     6.867 r  MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_i_3/O
                         net (fo=2, routed)           0.678     7.545    MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_i_3_n_0
    SLICE_X5Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  MOUSE/PS2RXTX/PS2_RX/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=5, routed)           0.856     8.525    MOUSE/PS2RXTX/PS2_RX/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X5Y121         LUT5 (Prop_lut5_I0_O)        0.149     8.674 r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.637     9.311    MOUSE/PS2RXTX/PS2_RX/bit_count_next
    SLICE_X5Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.670    15.011    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X5Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[3]/C
                         clock pessimism              0.267    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y121         FDCE (Setup_fdce_C_CE)      -0.413    14.830    MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.991ns (24.756%)  route 3.012ns (75.244%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.889     6.621    MOUSE/PS2RXTX/PS2_TX/filter_reg_reg_n_0_[6]
    SLICE_X1Y124         LUT4 (Prop_lut4_I1_O)        0.299     6.920 r  MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0/O
                         net (fo=2, routed)           0.678     7.597    MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0_n_0
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.124     7.721 r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=8, routed)           0.858     8.579    MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y122         LUT5 (Prop_lut5_I1_O)        0.149     8.728 r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.587     9.315    MOUSE/PS2RXTX/PS2_TX/tx_data_next_0
    SLICE_X1Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.669    15.010    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[0]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y122         FDCE (Setup_fdce_C_CE)      -0.413    14.843    MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.991ns (24.756%)  route 3.012ns (75.244%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.889     6.621    MOUSE/PS2RXTX/PS2_TX/filter_reg_reg_n_0_[6]
    SLICE_X1Y124         LUT4 (Prop_lut4_I1_O)        0.299     6.920 r  MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0/O
                         net (fo=2, routed)           0.678     7.597    MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0_n_0
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.124     7.721 r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=8, routed)           0.858     8.579    MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y122         LUT5 (Prop_lut5_I1_O)        0.149     8.728 r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.587     9.315    MOUSE/PS2RXTX/PS2_TX/tx_data_next_0
    SLICE_X1Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.669    15.010    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[1]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y122         FDCE (Setup_fdce_C_CE)      -0.413    14.843    MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.991ns (26.326%)  route 2.773ns (73.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.889     6.621    MOUSE/PS2RXTX/PS2_TX/filter_reg_reg_n_0_[6]
    SLICE_X1Y124         LUT4 (Prop_lut4_I1_O)        0.299     6.920 r  MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0/O
                         net (fo=2, routed)           0.678     7.597    MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0_n_0
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.124     7.721 r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=8, routed)           0.858     8.579    MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y122         LUT5 (Prop_lut5_I1_O)        0.149     8.728 r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.348     9.077    MOUSE/PS2RXTX/PS2_TX/tx_data_next_0
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.671    15.012    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[2]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X1Y121         FDCE (Setup_fdce_C_CE)      -0.413    14.845    MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.991ns (26.326%)  route 2.773ns (73.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.889     6.621    MOUSE/PS2RXTX/PS2_TX/filter_reg_reg_n_0_[6]
    SLICE_X1Y124         LUT4 (Prop_lut4_I1_O)        0.299     6.920 r  MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0/O
                         net (fo=2, routed)           0.678     7.597    MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0_n_0
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.124     7.721 r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=8, routed)           0.858     8.579    MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y122         LUT5 (Prop_lut5_I1_O)        0.149     8.728 r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.348     9.077    MOUSE/PS2RXTX/PS2_TX/tx_data_next_0
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.671    15.012    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[3]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X1Y121         FDCE (Setup_fdce_C_CE)      -0.413    14.845    MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.991ns (26.326%)  route 2.773ns (73.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.889     6.621    MOUSE/PS2RXTX/PS2_TX/filter_reg_reg_n_0_[6]
    SLICE_X1Y124         LUT4 (Prop_lut4_I1_O)        0.299     6.920 r  MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0/O
                         net (fo=2, routed)           0.678     7.597    MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0_n_0
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.124     7.721 r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=8, routed)           0.858     8.579    MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y122         LUT5 (Prop_lut5_I1_O)        0.149     8.728 r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.348     9.077    MOUSE/PS2RXTX/PS2_TX/tx_data_next_0
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.671    15.012    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[4]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X1Y121         FDCE (Setup_fdce_C_CE)      -0.413    14.845    MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.991ns (26.326%)  route 2.773ns (73.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.889     6.621    MOUSE/PS2RXTX/PS2_TX/filter_reg_reg_n_0_[6]
    SLICE_X1Y124         LUT4 (Prop_lut4_I1_O)        0.299     6.920 r  MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0/O
                         net (fo=2, routed)           0.678     7.597    MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0_n_0
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.124     7.721 r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=8, routed)           0.858     8.579    MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y122         LUT5 (Prop_lut5_I1_O)        0.149     8.728 r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.348     9.077    MOUSE/PS2RXTX/PS2_TX/tx_data_next_0
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.671    15.012    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[5]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X1Y121         FDCE (Setup_fdce_C_CE)      -0.413    14.845    MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.991ns (26.326%)  route 2.773ns (73.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.889     6.621    MOUSE/PS2RXTX/PS2_TX/filter_reg_reg_n_0_[6]
    SLICE_X1Y124         LUT4 (Prop_lut4_I1_O)        0.299     6.920 r  MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0/O
                         net (fo=2, routed)           0.678     7.597    MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_3__0_n_0
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.124     7.721 r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=8, routed)           0.858     8.579    MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y122         LUT5 (Prop_lut5_I1_O)        0.149     8.728 r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.348     9.077    MOUSE/PS2RXTX/PS2_TX/tx_data_next_0
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.671    15.012    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X1Y121         FDCE (Setup_fdce_C_CE)      -0.413    14.845    MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.662     1.546    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[0]/Q
                         net (fo=2, routed)           0.097     1.783    MOUSE/PS2RXTX/PS2_RX/filter_reg[0]
    SLICE_X5Y123         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_i_1/O
                         net (fo=1, routed)           0.000     1.828    MOUSE/PS2RXTX/PS2_RX/filter_ps2c_next
    SLICE_X5Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.933     2.061    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X5Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_reg/C
                         clock pessimism             -0.502     1.559    
    SLICE_X5Y123         FDCE (Hold_fdce_C_D)         0.091     1.650    MOUSE/PS2RXTX/PS2_RX/filter_ps2c_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.662     1.546    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  MOUSE/PS2RXTX/PS2_TX/filter_reg_reg[0]/Q
                         net (fo=2, routed)           0.097     1.783    MOUSE/PS2RXTX/PS2_TX/filter_reg_reg_n_0_[0]
    SLICE_X1Y124         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    MOUSE/PS2RXTX/PS2_TX/filter_ps2c_next
    SLICE_X1Y124         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.934     2.062    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_reg/C
                         clock pessimism             -0.503     1.559    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.091     1.650    MOUSE/PS2RXTX/PS2_TX/filter_ps2c_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/x_mouse_pos_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X5Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[4]/Q
                         net (fo=2, routed)           0.111     1.800    MOUSE/x_mouse_pos_next0_in[3]
    SLICE_X6Y121         FDCE                                         r  MOUSE/x_mouse_pos_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.936     2.064    MOUSE/clk_i_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  MOUSE/x_mouse_pos_reg_reg[3]/C
                         clock pessimism             -0.502     1.562    
    SLICE_X6Y121         FDCE (Hold_fdce_C_D)         0.059     1.621    MOUSE/x_mouse_pos_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MOUSE/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.663     1.547    MOUSE/clk_i_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  MOUSE/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141     1.688 f  MOUSE/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=26, routed)          0.146     1.833    MOUSE/PS2RXTX/PS2_TX/state_reg[2]
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.045     1.878 r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.878    MOUSE/PS2RXTX/PS2_TX/delay_count_next[6]
    SLICE_X2Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.935     2.063    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[6]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X2Y123         FDCE (Hold_fdce_C_D)         0.120     1.680    MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 MOUSE/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.663     1.547    MOUSE/clk_i_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  MOUSE/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141     1.688 f  MOUSE/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=26, routed)          0.150     1.837    MOUSE/PS2RXTX/PS2_TX/state_reg[2]
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.045     1.882 r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    MOUSE/PS2RXTX/PS2_TX/delay_count_next[0]
    SLICE_X2Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.935     2.063    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[0]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X2Y123         FDCE (Hold_fdce_C_D)         0.121     1.681    MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.665     1.549    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.128     1.677 r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.086     1.762    MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg_n_0_[7]
    SLICE_X1Y121         LUT3 (Prop_lut3_I0_O)        0.104     1.866 r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.866    MOUSE/PS2RXTX/PS2_TX/tx_data_next[6]
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.938     2.066    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X1Y121         FDCE (Hold_fdce_C_D)         0.107     1.656    MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MOUSE/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.624%)  route 0.109ns (34.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.665     1.549    MOUSE/clk_i_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  MOUSE/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDCE (Prop_fdce_C_Q)         0.164     1.713 f  MOUSE/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, routed)          0.109     1.822    MOUSE/PS2RXTX/PS2_TX/state_reg[1]
    SLICE_X3Y122         LUT5 (Prop_lut5_I2_O)        0.045     1.867 r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    MOUSE/PS2RXTX/PS2_TX/delay_count_next[4]
    SLICE_X3Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.937     2.065    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[4]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X3Y122         FDCE (Hold_fdce_C_D)         0.092     1.654    MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/x_mouse_pos_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.227ns (64.259%)  route 0.126ns (35.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X5Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDCE (Prop_fdce_C_Q)         0.128     1.676 r  MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[5]/Q
                         net (fo=3, routed)           0.126     1.802    MOUSE/x_mouse_pos_next0_in[4]
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.099     1.901 r  MOUSE/x_mouse_pos_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.901    MOUSE/x_mouse_pos_reg[8]_i_1_n_0
    SLICE_X6Y123         FDCE                                         r  MOUSE/x_mouse_pos_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.933     2.061    MOUSE/clk_i_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  MOUSE/x_mouse_pos_reg_reg[8]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X6Y123         FDCE (Hold_fdce_C_D)         0.121     1.680    MOUSE/x_mouse_pos_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MOUSE/PS2RXTX/PS2_RX/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.911%)  route 0.155ns (45.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  MOUSE/PS2RXTX/PS2_RX/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=19, routed)          0.155     1.844    MOUSE/PS2RXTX/PS2_RX/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X5Y121         LUT3 (Prop_lut3_I2_O)        0.048     1.892 r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    MOUSE/PS2RXTX/PS2_RX/bit_count_reg[1]_i_1_n_0
    SLICE_X5Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.936     2.064    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X5Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[1]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X5Y121         FDCE (Hold_fdce_C_D)         0.105     1.666    MOUSE/PS2RXTX/PS2_RX/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUSE/x_mouse_pos_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.781%)  route 0.167ns (54.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X5Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.167     1.856    MOUSE/x_mouse_pos_next0_in[5]
    SLICE_X6Y121         FDCE                                         r  MOUSE/x_mouse_pos_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.936     2.064    MOUSE/clk_i_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  MOUSE/x_mouse_pos_reg_reg[5]/C
                         clock pessimism             -0.502     1.562    
    SLICE_X6Y121         FDCE (Hold_fdce_C_D)         0.063     1.625    MOUSE/x_mouse_pos_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y120   led_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y120   led_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y120   led_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y120   led_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   led_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   led_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   led_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   led_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   led_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   led_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   led_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120   led_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   led_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   led_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.195ns  (logic 4.377ns (35.889%)  route 7.818ns (64.111%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  led_reg_reg[8]/Q
                         net (fo=9, routed)           0.977     6.807    led_reg[8]
    SLICE_X4Y120         LUT3 (Prop_lut3_I0_O)        0.150     6.957 r  led_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.842    13.799    led_o_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.709    17.507 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.507    led_o[7]
    V14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.420ns  (logic 4.151ns (36.347%)  route 7.269ns (63.653%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  led_reg_reg[8]/Q
                         net (fo=9, routed)           1.178     7.009    led_reg[8]
    SLICE_X4Y120         LUT3 (Prop_lut3_I2_O)        0.124     7.133 r  led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.091    13.224    led_o_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    16.733 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.733    led_o[3]
    V19                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.979ns  (logic 4.387ns (39.954%)  route 6.593ns (60.046%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  led_reg_reg[8]/Q
                         net (fo=9, routed)           1.178     7.009    led_reg[8]
    SLICE_X4Y120         LUT3 (Prop_lut3_I2_O)        0.152     7.161 r  led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.414    12.575    led_o_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.717    16.291 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.291    led_o[4]
    W18                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.920ns  (logic 4.293ns (39.317%)  route 6.627ns (60.683%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.478     5.790 f  led_reg_reg[7]/Q
                         net (fo=10, routed)          0.764     6.554    led_reg[7]
    SLICE_X4Y120         LUT3 (Prop_lut3_I1_O)        0.301     6.855 r  led_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.863    12.718    led_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    16.232 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.232    led_o[5]
    U15                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.692ns  (logic 4.148ns (38.797%)  route 6.544ns (61.203%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  led_reg_reg[8]/Q
                         net (fo=9, routed)           0.977     6.807    led_reg[8]
    SLICE_X4Y120         LUT3 (Prop_lut3_I2_O)        0.124     6.931 r  led_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.567    12.498    led_o_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.004 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.004    led_o[6]
    U14                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 4.373ns (41.945%)  route 6.053ns (58.055%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  led_reg_reg[8]/Q
                         net (fo=9, routed)           1.176     7.006    led_reg[8]
    SLICE_X4Y120         LUT3 (Prop_lut3_I0_O)        0.152     7.158 r  led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.877    12.035    led_o_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703    15.738 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.738    led_o[2]
    U19                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.526ns  (logic 4.516ns (47.407%)  route 5.010ns (52.593%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.478     5.790 r  led_reg_reg[7]/Q
                         net (fo=10, routed)          0.764     6.554    led_reg[7]
    SLICE_X4Y120         LUT3 (Prop_lut3_I1_O)        0.330     6.884 r  led_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.246    11.130    led_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.708    14.838 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.838    led_o[0]
    U16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.304ns  (logic 4.172ns (44.839%)  route 5.132ns (55.161%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  led_reg_reg[8]/Q
                         net (fo=9, routed)           1.176     7.006    led_reg[8]
    SLICE_X4Y120         LUT3 (Prop_lut3_I2_O)        0.124     7.130 r  led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.956    11.086    led_o_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.616 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.616    led_o[1]
    E19                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2c_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 4.319ns (60.266%)  route 2.848ns (39.734%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=29, routed)          1.163     6.932    MOUSE/PS2RXTX/PS2_TX/state_reg_2[2]
    SLICE_X1Y122         LUT3 (Prop_lut3_I1_O)        0.152     7.084 r  MOUSE/PS2RXTX/PS2_TX/filter_reg[7]_i_1/O
                         net (fo=2, routed)           1.684     8.768    ps2c_io_IOBUF_inst/I
    C17                  OBUFT (Prop_obuft_I_O)       3.711    12.479 r  ps2c_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.479    ps2c_io
    C17                                                               r  ps2c_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2d_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 4.087ns (58.903%)  route 2.851ns (41.097%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.791     5.312    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=29, routed)          1.163     6.932    MOUSE/PS2RXTX/PS2_TX/state_reg_2[2]
    SLICE_X1Y122         LUT4 (Prop_lut4_I3_O)        0.124     7.056 r  MOUSE/PS2RXTX/PS2_TX/ps2d_io_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.688     8.744    ps2d_io_IOBUF_inst/I
    B17                  OBUFT (Prop_obuft_I_O)       3.507    12.250 r  ps2d_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.250    ps2d_io
    B17                                                               r  ps2d_io (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2c_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.010ns (57.248%)  route 0.754ns (42.752%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.663     1.547    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.141     1.688 f  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          0.155     1.843    MOUSE/PS2RXTX/PS2_TX/state_reg_2[0]
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.045     1.888 r  MOUSE/PS2RXTX/PS2_TX/ps2c_io_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.599     2.487    ps2c_io_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.311 r  ps2c_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.311    ps2c_io
    C17                                                               r  ps2c_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2d_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.010ns (53.840%)  route 0.866ns (46.160%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.663     1.547    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.141     1.688 f  MOUSE/PS2RXTX/PS2_TX/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=27, routed)          0.274     1.961    MOUSE/PS2RXTX/PS2_TX/state_reg_2[1]
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.045     2.006 r  MOUSE/PS2RXTX/PS2_TX/ps2d_io_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.592     2.599    ps2d_io_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.423 r  ps2d_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.423    ps2d_io
    B17                                                               r  ps2d_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.054ns  (logic 1.477ns (48.355%)  route 1.577ns (51.645%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.164     1.712 r  led_reg_reg[8]/Q
                         net (fo=9, routed)           0.289     2.000    led_reg[8]
    SLICE_X4Y120         LUT3 (Prop_lut3_I0_O)        0.042     2.042 r  led_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.289     3.331    led_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.271     4.602 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.602    led_o[0]
    U16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.191ns  (logic 1.478ns (46.312%)  route 1.713ns (53.688%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.148     1.696 f  led_reg_reg[7]/Q
                         net (fo=10, routed)          0.373     2.068    led_reg[7]
    SLICE_X4Y120         LUT3 (Prop_lut3_I0_O)        0.099     2.167 r  led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.340     3.508    led_o_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.738 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.738    led_o[1]
    E19                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.545ns  (logic 1.509ns (42.566%)  route 2.036ns (57.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.148     1.696 r  led_reg_reg[9]/Q
                         net (fo=9, routed)           0.374     2.070    led_reg[9]
    SLICE_X4Y120         LUT3 (Prop_lut3_I2_O)        0.097     2.167 r  led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.662     3.829    led_o_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     5.093 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.093    led_o[2]
    U19                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.607ns  (logic 1.453ns (40.295%)  route 2.153ns (59.705%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.148     1.696 f  led_reg_reg[9]/Q
                         net (fo=9, routed)           0.239     1.935    led_reg[9]
    SLICE_X4Y120         LUT3 (Prop_lut3_I1_O)        0.098     2.033 r  led_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.914     3.947    led_o_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     5.154 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.154    led_o[6]
    U14                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.867ns  (logic 1.462ns (37.794%)  route 2.406ns (62.206%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.148     1.696 f  led_reg_reg[9]/Q
                         net (fo=9, routed)           0.243     1.938    led_reg[9]
    SLICE_X4Y120         LUT3 (Prop_lut3_I2_O)        0.098     2.036 r  led_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.163     4.199    led_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     5.415 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.415    led_o[5]
    U15                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.902ns  (logic 1.523ns (39.022%)  route 2.379ns (60.978%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.148     1.696 f  led_reg_reg[9]/Q
                         net (fo=9, routed)           0.364     2.060    led_reg[9]
    SLICE_X4Y120         LUT3 (Prop_lut3_I0_O)        0.098     2.158 r  led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.015     4.173    led_o_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.277     5.450 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.450    led_o[4]
    W18                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.236ns  (logic 1.456ns (34.372%)  route 2.780ns (65.628%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.148     1.696 r  led_reg_reg[9]/Q
                         net (fo=9, routed)           0.364     2.060    led_reg[9]
    SLICE_X4Y120         LUT3 (Prop_lut3_I0_O)        0.098     2.158 r  led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.416     4.574    led_o_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     5.784 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.784    led_o[3]
    V19                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.499ns  (logic 1.519ns (33.762%)  route 2.980ns (66.238%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.664     1.548    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.148     1.696 f  led_reg_reg[9]/Q
                         net (fo=9, routed)           0.239     1.935    led_reg[9]
    SLICE_X4Y120         LUT3 (Prop_lut3_I2_O)        0.102     2.037 r  led_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.741     4.778    led_o_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.269     6.046 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.046    led_o[7]
    V14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/FSM_sequential_state_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.221ns  (logic 1.441ns (23.169%)  route 4.780ns (76.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          4.780     6.221    MOUSE/AR[0]
    SLICE_X3Y123         FDCE                                         f  MOUSE/FSM_sequential_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.668     5.009    MOUSE/clk_i_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  MOUSE/FSM_sequential_state_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.221ns  (logic 1.441ns (23.169%)  route 4.780ns (76.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          4.780     6.221    MOUSE/PS2RXTX/PS2_RX/AR[0]
    SLICE_X3Y123         FDCE                                         f  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.668     5.009    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.221ns  (logic 1.441ns (23.169%)  route 4.780ns (76.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          4.780     6.221    MOUSE/PS2RXTX/PS2_TX/AR[0]
    SLICE_X2Y123         FDCE                                         f  MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.668     5.009    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.221ns  (logic 1.441ns (23.169%)  route 4.780ns (76.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          4.780     6.221    MOUSE/PS2RXTX/PS2_TX/AR[0]
    SLICE_X2Y123         FDCE                                         f  MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.668     5.009    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/delay_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/btn_mouse_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 1.441ns (23.996%)  route 4.565ns (76.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          4.565     6.006    MOUSE/AR[0]
    SLICE_X6Y123         FDCE                                         f  MOUSE/btn_mouse_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.667     5.008    MOUSE/clk_i_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  MOUSE/btn_mouse_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/x_mouse_pos_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 1.441ns (23.996%)  route 4.565ns (76.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          4.565     6.006    MOUSE/AR[0]
    SLICE_X6Y123         FDCE                                         f  MOUSE/x_mouse_pos_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.667     5.008    MOUSE/clk_i_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  MOUSE/x_mouse_pos_reg_reg[8]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/x_mouse_pos_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.794ns  (logic 1.441ns (24.874%)  route 4.353ns (75.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          4.353     5.794    MOUSE/AR[0]
    SLICE_X7Y122         FDCE                                         f  MOUSE/x_mouse_pos_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.668     5.009    MOUSE/clk_i_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  MOUSE/x_mouse_pos_reg_reg[6]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            led_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.794ns  (logic 1.441ns (24.874%)  route 4.353ns (75.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          4.353     5.794    reset_i_IBUF
    SLICE_X6Y122         FDCE                                         f  led_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.668     5.009    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            led_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.794ns  (logic 1.441ns (24.874%)  route 4.353ns (75.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          4.353     5.794    reset_i_IBUF
    SLICE_X6Y122         FDCE                                         f  led_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.668     5.009    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[5]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            led_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.794ns  (logic 1.441ns (24.874%)  route 4.353ns (75.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          4.353     5.794    reset_i_IBUF
    SLICE_X6Y122         FDCE                                         f  led_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.668     5.009    clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  led_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2c_io
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.217ns (39.108%)  route 0.337ns (60.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2c_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    ps2c_io_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2c_io_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.337     0.554    MOUSE/PS2RXTX/PS2_RX/D[0]
    SLICE_X3Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.935     2.063    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/filter_reg_reg[7]/C

Slack:                    inf
  Source:                 ps2d_io
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.265ns (37.424%)  route 0.443ns (62.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2d_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    ps2d_io_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2d_io_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.443     0.663    MOUSE/PS2RXTX/PS2_RX/ps2d_io_IBUF
    SLICE_X6Y120         LUT2 (Prop_lut2_I1_O)        0.045     0.708 r  MOUSE/PS2RXTX/PS2_RX/rx_data_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     0.708    MOUSE/PS2RXTX/PS2_RX/rx_data_reg[10]_i_2_n_0
    SLICE_X6Y120         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.937     2.065    MOUSE/PS2RXTX/PS2_RX/clk_i_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  MOUSE/PS2RXTX/PS2_RX/rx_data_reg_reg[10]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.210ns (13.357%)  route 1.359ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          1.359     1.569    MOUSE/PS2RXTX/PS2_TX/AR[0]
    SLICE_X1Y121         FDCE                                         f  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.938     2.066    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.210ns (13.357%)  route 1.359ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          1.359     1.569    MOUSE/PS2RXTX/PS2_TX/AR[0]
    SLICE_X1Y121         FDCE                                         f  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.938     2.066    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.210ns (13.357%)  route 1.359ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          1.359     1.569    MOUSE/PS2RXTX/PS2_TX/AR[0]
    SLICE_X1Y121         FDCE                                         f  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.938     2.066    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.210ns (13.357%)  route 1.359ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          1.359     1.569    MOUSE/PS2RXTX/PS2_TX/AR[0]
    SLICE_X1Y121         FDCE                                         f  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.938     2.066    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[5]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.210ns (13.357%)  route 1.359ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          1.359     1.569    MOUSE/PS2RXTX/PS2_TX/AR[0]
    SLICE_X1Y121         FDCE                                         f  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.938     2.066    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[6]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.210ns (13.357%)  route 1.359ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          1.359     1.569    MOUSE/PS2RXTX/PS2_TX/AR[0]
    SLICE_X1Y121         FDCE                                         f  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.938     2.066    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[7]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.210ns (12.704%)  route 1.440ns (87.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          1.440     1.649    MOUSE/PS2RXTX/PS2_TX/AR[0]
    SLICE_X1Y122         FDCE                                         f  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.937     2.065    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.210ns (12.704%)  route 1.440ns (87.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=87, routed)          1.440     1.649    MOUSE/PS2RXTX/PS2_TX/AR[0]
    SLICE_X1Y122         FDCE                                         f  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.937     2.065    MOUSE/PS2RXTX/PS2_TX/clk_i_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  MOUSE/PS2RXTX/PS2_TX/tx_data_reg_reg[1]/C





