
es_term_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bda8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  0800bf68  0800bf68  0000cf68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c138  0800c138  0000e080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c138  0800c138  0000d138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c140  0800c140  0000e080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c140  0800c140  0000d140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c144  0800c144  0000d144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800c148  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a5c  20000080  0800c1c8  0000e080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001adc  0800c1c8  0000eadc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ee98  00000000  00000000  0000e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005ec4  00000000  00000000  0003cf48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000028c0  00000000  00000000  00042e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001fb6  00000000  00000000  000456d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00036985  00000000  00000000  00047686  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00032e3c  00000000  00000000  0007e00b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013c608  00000000  00000000  000b0e47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ed44f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b7d8  00000000  00000000  001ed494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  001f8c6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000080 	.word	0x20000080
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800bf50 	.word	0x0800bf50

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000084 	.word	0x20000084
 80001fc:	0800bf50 	.word	0x0800bf50

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_d2f>:
 8000628:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800062c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000630:	bf24      	itt	cs
 8000632:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000636:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800063a:	d90d      	bls.n	8000658 <__aeabi_d2f+0x30>
 800063c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000640:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000644:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000648:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800064c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000650:	bf08      	it	eq
 8000652:	f020 0001 	biceq.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800065c:	d121      	bne.n	80006a2 <__aeabi_d2f+0x7a>
 800065e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000662:	bfbc      	itt	lt
 8000664:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000668:	4770      	bxlt	lr
 800066a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800066e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000672:	f1c2 0218 	rsb	r2, r2, #24
 8000676:	f1c2 0c20 	rsb	ip, r2, #32
 800067a:	fa10 f30c 	lsls.w	r3, r0, ip
 800067e:	fa20 f002 	lsr.w	r0, r0, r2
 8000682:	bf18      	it	ne
 8000684:	f040 0001 	orrne.w	r0, r0, #1
 8000688:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800068c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000690:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000694:	ea40 000c 	orr.w	r0, r0, ip
 8000698:	fa23 f302 	lsr.w	r3, r3, r2
 800069c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006a0:	e7cc      	b.n	800063c <__aeabi_d2f+0x14>
 80006a2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006a6:	d107      	bne.n	80006b8 <__aeabi_d2f+0x90>
 80006a8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006ac:	bf1e      	ittt	ne
 80006ae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80006b2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80006b6:	4770      	bxne	lr
 80006b8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80006bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80006c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop

080006c8 <__aeabi_uldivmod>:
 80006c8:	b953      	cbnz	r3, 80006e0 <__aeabi_uldivmod+0x18>
 80006ca:	b94a      	cbnz	r2, 80006e0 <__aeabi_uldivmod+0x18>
 80006cc:	2900      	cmp	r1, #0
 80006ce:	bf08      	it	eq
 80006d0:	2800      	cmpeq	r0, #0
 80006d2:	bf1c      	itt	ne
 80006d4:	f04f 31ff 	movne.w	r1, #4294967295
 80006d8:	f04f 30ff 	movne.w	r0, #4294967295
 80006dc:	f000 b988 	b.w	80009f0 <__aeabi_idiv0>
 80006e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006e8:	f000 f806 	bl	80006f8 <__udivmoddi4>
 80006ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006f4:	b004      	add	sp, #16
 80006f6:	4770      	bx	lr

080006f8 <__udivmoddi4>:
 80006f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006fc:	9d08      	ldr	r5, [sp, #32]
 80006fe:	468e      	mov	lr, r1
 8000700:	4604      	mov	r4, r0
 8000702:	4688      	mov	r8, r1
 8000704:	2b00      	cmp	r3, #0
 8000706:	d14a      	bne.n	800079e <__udivmoddi4+0xa6>
 8000708:	428a      	cmp	r2, r1
 800070a:	4617      	mov	r7, r2
 800070c:	d962      	bls.n	80007d4 <__udivmoddi4+0xdc>
 800070e:	fab2 f682 	clz	r6, r2
 8000712:	b14e      	cbz	r6, 8000728 <__udivmoddi4+0x30>
 8000714:	f1c6 0320 	rsb	r3, r6, #32
 8000718:	fa01 f806 	lsl.w	r8, r1, r6
 800071c:	fa20 f303 	lsr.w	r3, r0, r3
 8000720:	40b7      	lsls	r7, r6
 8000722:	ea43 0808 	orr.w	r8, r3, r8
 8000726:	40b4      	lsls	r4, r6
 8000728:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800072c:	fa1f fc87 	uxth.w	ip, r7
 8000730:	fbb8 f1fe 	udiv	r1, r8, lr
 8000734:	0c23      	lsrs	r3, r4, #16
 8000736:	fb0e 8811 	mls	r8, lr, r1, r8
 800073a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800073e:	fb01 f20c 	mul.w	r2, r1, ip
 8000742:	429a      	cmp	r2, r3
 8000744:	d909      	bls.n	800075a <__udivmoddi4+0x62>
 8000746:	18fb      	adds	r3, r7, r3
 8000748:	f101 30ff 	add.w	r0, r1, #4294967295
 800074c:	f080 80ea 	bcs.w	8000924 <__udivmoddi4+0x22c>
 8000750:	429a      	cmp	r2, r3
 8000752:	f240 80e7 	bls.w	8000924 <__udivmoddi4+0x22c>
 8000756:	3902      	subs	r1, #2
 8000758:	443b      	add	r3, r7
 800075a:	1a9a      	subs	r2, r3, r2
 800075c:	b2a3      	uxth	r3, r4
 800075e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000762:	fb0e 2210 	mls	r2, lr, r0, r2
 8000766:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800076a:	fb00 fc0c 	mul.w	ip, r0, ip
 800076e:	459c      	cmp	ip, r3
 8000770:	d909      	bls.n	8000786 <__udivmoddi4+0x8e>
 8000772:	18fb      	adds	r3, r7, r3
 8000774:	f100 32ff 	add.w	r2, r0, #4294967295
 8000778:	f080 80d6 	bcs.w	8000928 <__udivmoddi4+0x230>
 800077c:	459c      	cmp	ip, r3
 800077e:	f240 80d3 	bls.w	8000928 <__udivmoddi4+0x230>
 8000782:	443b      	add	r3, r7
 8000784:	3802      	subs	r0, #2
 8000786:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800078a:	eba3 030c 	sub.w	r3, r3, ip
 800078e:	2100      	movs	r1, #0
 8000790:	b11d      	cbz	r5, 800079a <__udivmoddi4+0xa2>
 8000792:	40f3      	lsrs	r3, r6
 8000794:	2200      	movs	r2, #0
 8000796:	e9c5 3200 	strd	r3, r2, [r5]
 800079a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800079e:	428b      	cmp	r3, r1
 80007a0:	d905      	bls.n	80007ae <__udivmoddi4+0xb6>
 80007a2:	b10d      	cbz	r5, 80007a8 <__udivmoddi4+0xb0>
 80007a4:	e9c5 0100 	strd	r0, r1, [r5]
 80007a8:	2100      	movs	r1, #0
 80007aa:	4608      	mov	r0, r1
 80007ac:	e7f5      	b.n	800079a <__udivmoddi4+0xa2>
 80007ae:	fab3 f183 	clz	r1, r3
 80007b2:	2900      	cmp	r1, #0
 80007b4:	d146      	bne.n	8000844 <__udivmoddi4+0x14c>
 80007b6:	4573      	cmp	r3, lr
 80007b8:	d302      	bcc.n	80007c0 <__udivmoddi4+0xc8>
 80007ba:	4282      	cmp	r2, r0
 80007bc:	f200 8105 	bhi.w	80009ca <__udivmoddi4+0x2d2>
 80007c0:	1a84      	subs	r4, r0, r2
 80007c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007c6:	2001      	movs	r0, #1
 80007c8:	4690      	mov	r8, r2
 80007ca:	2d00      	cmp	r5, #0
 80007cc:	d0e5      	beq.n	800079a <__udivmoddi4+0xa2>
 80007ce:	e9c5 4800 	strd	r4, r8, [r5]
 80007d2:	e7e2      	b.n	800079a <__udivmoddi4+0xa2>
 80007d4:	2a00      	cmp	r2, #0
 80007d6:	f000 8090 	beq.w	80008fa <__udivmoddi4+0x202>
 80007da:	fab2 f682 	clz	r6, r2
 80007de:	2e00      	cmp	r6, #0
 80007e0:	f040 80a4 	bne.w	800092c <__udivmoddi4+0x234>
 80007e4:	1a8a      	subs	r2, r1, r2
 80007e6:	0c03      	lsrs	r3, r0, #16
 80007e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ec:	b280      	uxth	r0, r0
 80007ee:	b2bc      	uxth	r4, r7
 80007f0:	2101      	movs	r1, #1
 80007f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000802:	429a      	cmp	r2, r3
 8000804:	d907      	bls.n	8000816 <__udivmoddi4+0x11e>
 8000806:	18fb      	adds	r3, r7, r3
 8000808:	f10c 38ff 	add.w	r8, ip, #4294967295
 800080c:	d202      	bcs.n	8000814 <__udivmoddi4+0x11c>
 800080e:	429a      	cmp	r2, r3
 8000810:	f200 80e0 	bhi.w	80009d4 <__udivmoddi4+0x2dc>
 8000814:	46c4      	mov	ip, r8
 8000816:	1a9b      	subs	r3, r3, r2
 8000818:	fbb3 f2fe 	udiv	r2, r3, lr
 800081c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000820:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000824:	fb02 f404 	mul.w	r4, r2, r4
 8000828:	429c      	cmp	r4, r3
 800082a:	d907      	bls.n	800083c <__udivmoddi4+0x144>
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000832:	d202      	bcs.n	800083a <__udivmoddi4+0x142>
 8000834:	429c      	cmp	r4, r3
 8000836:	f200 80ca 	bhi.w	80009ce <__udivmoddi4+0x2d6>
 800083a:	4602      	mov	r2, r0
 800083c:	1b1b      	subs	r3, r3, r4
 800083e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000842:	e7a5      	b.n	8000790 <__udivmoddi4+0x98>
 8000844:	f1c1 0620 	rsb	r6, r1, #32
 8000848:	408b      	lsls	r3, r1
 800084a:	fa22 f706 	lsr.w	r7, r2, r6
 800084e:	431f      	orrs	r7, r3
 8000850:	fa0e f401 	lsl.w	r4, lr, r1
 8000854:	fa20 f306 	lsr.w	r3, r0, r6
 8000858:	fa2e fe06 	lsr.w	lr, lr, r6
 800085c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000860:	4323      	orrs	r3, r4
 8000862:	fa00 f801 	lsl.w	r8, r0, r1
 8000866:	fa1f fc87 	uxth.w	ip, r7
 800086a:	fbbe f0f9 	udiv	r0, lr, r9
 800086e:	0c1c      	lsrs	r4, r3, #16
 8000870:	fb09 ee10 	mls	lr, r9, r0, lr
 8000874:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000878:	fb00 fe0c 	mul.w	lr, r0, ip
 800087c:	45a6      	cmp	lr, r4
 800087e:	fa02 f201 	lsl.w	r2, r2, r1
 8000882:	d909      	bls.n	8000898 <__udivmoddi4+0x1a0>
 8000884:	193c      	adds	r4, r7, r4
 8000886:	f100 3aff 	add.w	sl, r0, #4294967295
 800088a:	f080 809c 	bcs.w	80009c6 <__udivmoddi4+0x2ce>
 800088e:	45a6      	cmp	lr, r4
 8000890:	f240 8099 	bls.w	80009c6 <__udivmoddi4+0x2ce>
 8000894:	3802      	subs	r0, #2
 8000896:	443c      	add	r4, r7
 8000898:	eba4 040e 	sub.w	r4, r4, lr
 800089c:	fa1f fe83 	uxth.w	lr, r3
 80008a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008a4:	fb09 4413 	mls	r4, r9, r3, r4
 80008a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80008b0:	45a4      	cmp	ip, r4
 80008b2:	d908      	bls.n	80008c6 <__udivmoddi4+0x1ce>
 80008b4:	193c      	adds	r4, r7, r4
 80008b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008ba:	f080 8082 	bcs.w	80009c2 <__udivmoddi4+0x2ca>
 80008be:	45a4      	cmp	ip, r4
 80008c0:	d97f      	bls.n	80009c2 <__udivmoddi4+0x2ca>
 80008c2:	3b02      	subs	r3, #2
 80008c4:	443c      	add	r4, r7
 80008c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008ca:	eba4 040c 	sub.w	r4, r4, ip
 80008ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80008d2:	4564      	cmp	r4, ip
 80008d4:	4673      	mov	r3, lr
 80008d6:	46e1      	mov	r9, ip
 80008d8:	d362      	bcc.n	80009a0 <__udivmoddi4+0x2a8>
 80008da:	d05f      	beq.n	800099c <__udivmoddi4+0x2a4>
 80008dc:	b15d      	cbz	r5, 80008f6 <__udivmoddi4+0x1fe>
 80008de:	ebb8 0203 	subs.w	r2, r8, r3
 80008e2:	eb64 0409 	sbc.w	r4, r4, r9
 80008e6:	fa04 f606 	lsl.w	r6, r4, r6
 80008ea:	fa22 f301 	lsr.w	r3, r2, r1
 80008ee:	431e      	orrs	r6, r3
 80008f0:	40cc      	lsrs	r4, r1
 80008f2:	e9c5 6400 	strd	r6, r4, [r5]
 80008f6:	2100      	movs	r1, #0
 80008f8:	e74f      	b.n	800079a <__udivmoddi4+0xa2>
 80008fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80008fe:	0c01      	lsrs	r1, r0, #16
 8000900:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000904:	b280      	uxth	r0, r0
 8000906:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800090a:	463b      	mov	r3, r7
 800090c:	4638      	mov	r0, r7
 800090e:	463c      	mov	r4, r7
 8000910:	46b8      	mov	r8, r7
 8000912:	46be      	mov	lr, r7
 8000914:	2620      	movs	r6, #32
 8000916:	fbb1 f1f7 	udiv	r1, r1, r7
 800091a:	eba2 0208 	sub.w	r2, r2, r8
 800091e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000922:	e766      	b.n	80007f2 <__udivmoddi4+0xfa>
 8000924:	4601      	mov	r1, r0
 8000926:	e718      	b.n	800075a <__udivmoddi4+0x62>
 8000928:	4610      	mov	r0, r2
 800092a:	e72c      	b.n	8000786 <__udivmoddi4+0x8e>
 800092c:	f1c6 0220 	rsb	r2, r6, #32
 8000930:	fa2e f302 	lsr.w	r3, lr, r2
 8000934:	40b7      	lsls	r7, r6
 8000936:	40b1      	lsls	r1, r6
 8000938:	fa20 f202 	lsr.w	r2, r0, r2
 800093c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000940:	430a      	orrs	r2, r1
 8000942:	fbb3 f8fe 	udiv	r8, r3, lr
 8000946:	b2bc      	uxth	r4, r7
 8000948:	fb0e 3318 	mls	r3, lr, r8, r3
 800094c:	0c11      	lsrs	r1, r2, #16
 800094e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000952:	fb08 f904 	mul.w	r9, r8, r4
 8000956:	40b0      	lsls	r0, r6
 8000958:	4589      	cmp	r9, r1
 800095a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800095e:	b280      	uxth	r0, r0
 8000960:	d93e      	bls.n	80009e0 <__udivmoddi4+0x2e8>
 8000962:	1879      	adds	r1, r7, r1
 8000964:	f108 3cff 	add.w	ip, r8, #4294967295
 8000968:	d201      	bcs.n	800096e <__udivmoddi4+0x276>
 800096a:	4589      	cmp	r9, r1
 800096c:	d81f      	bhi.n	80009ae <__udivmoddi4+0x2b6>
 800096e:	eba1 0109 	sub.w	r1, r1, r9
 8000972:	fbb1 f9fe 	udiv	r9, r1, lr
 8000976:	fb09 f804 	mul.w	r8, r9, r4
 800097a:	fb0e 1119 	mls	r1, lr, r9, r1
 800097e:	b292      	uxth	r2, r2
 8000980:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000984:	4542      	cmp	r2, r8
 8000986:	d229      	bcs.n	80009dc <__udivmoddi4+0x2e4>
 8000988:	18ba      	adds	r2, r7, r2
 800098a:	f109 31ff 	add.w	r1, r9, #4294967295
 800098e:	d2c4      	bcs.n	800091a <__udivmoddi4+0x222>
 8000990:	4542      	cmp	r2, r8
 8000992:	d2c2      	bcs.n	800091a <__udivmoddi4+0x222>
 8000994:	f1a9 0102 	sub.w	r1, r9, #2
 8000998:	443a      	add	r2, r7
 800099a:	e7be      	b.n	800091a <__udivmoddi4+0x222>
 800099c:	45f0      	cmp	r8, lr
 800099e:	d29d      	bcs.n	80008dc <__udivmoddi4+0x1e4>
 80009a0:	ebbe 0302 	subs.w	r3, lr, r2
 80009a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009a8:	3801      	subs	r0, #1
 80009aa:	46e1      	mov	r9, ip
 80009ac:	e796      	b.n	80008dc <__udivmoddi4+0x1e4>
 80009ae:	eba7 0909 	sub.w	r9, r7, r9
 80009b2:	4449      	add	r1, r9
 80009b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009bc:	fb09 f804 	mul.w	r8, r9, r4
 80009c0:	e7db      	b.n	800097a <__udivmoddi4+0x282>
 80009c2:	4673      	mov	r3, lr
 80009c4:	e77f      	b.n	80008c6 <__udivmoddi4+0x1ce>
 80009c6:	4650      	mov	r0, sl
 80009c8:	e766      	b.n	8000898 <__udivmoddi4+0x1a0>
 80009ca:	4608      	mov	r0, r1
 80009cc:	e6fd      	b.n	80007ca <__udivmoddi4+0xd2>
 80009ce:	443b      	add	r3, r7
 80009d0:	3a02      	subs	r2, #2
 80009d2:	e733      	b.n	800083c <__udivmoddi4+0x144>
 80009d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009d8:	443b      	add	r3, r7
 80009da:	e71c      	b.n	8000816 <__udivmoddi4+0x11e>
 80009dc:	4649      	mov	r1, r9
 80009de:	e79c      	b.n	800091a <__udivmoddi4+0x222>
 80009e0:	eba1 0109 	sub.w	r1, r1, r9
 80009e4:	46c4      	mov	ip, r8
 80009e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009ea:	fb09 f804 	mul.w	r8, r9, r4
 80009ee:	e7c4      	b.n	800097a <__udivmoddi4+0x282>

080009f0 <__aeabi_idiv0>:
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop

080009f4 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 80009f4:	b5b0      	push	{r4, r5, r7, lr}
 80009f6:	b08a      	sub	sp, #40	@ 0x28
 80009f8:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "BlueNRG";
 80009fa:	4b4e      	ldr	r3, [pc, #312]	@ (8000b34 <MX_BlueNRG_MS_Init+0x140>)
 80009fc:	617b      	str	r3, [r7, #20]
  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;

  User_Init();
 80009fe:	f000 f8a5 	bl	8000b4c <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000a02:	2000      	movs	r0, #0
 8000a04:	f002 f83c 	bl	8002a80 <BSP_PB_GetState>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	4b4a      	ldr	r3, [pc, #296]	@ (8000b38 <MX_BlueNRG_MS_Init+0x144>)
 8000a0e:	701a      	strb	r2, [r3, #0]

  hci_init(user_notify, NULL);
 8000a10:	2100      	movs	r1, #0
 8000a12:	484a      	ldr	r0, [pc, #296]	@ (8000b3c <MX_BlueNRG_MS_Init+0x148>)
 8000a14:	f008 fd46 	bl	80094a4 <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000a18:	1dba      	adds	r2, r7, #6
 8000a1a:	f107 0308 	add.w	r3, r7, #8
 8000a1e:	4611      	mov	r1, r2
 8000a20:	4618      	mov	r0, r3
 8000a22:	f008 fbf4 	bl	800920e <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 8000a26:	f008 fc34 	bl	8009292 <hci_reset>
  HAL_Delay(100);
 8000a2a:	2064      	movs	r0, #100	@ 0x64
 8000a2c:	f002 faf2 	bl	8003014 <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000a30:	7a3b      	ldrb	r3, [r7, #8]
 8000a32:	2b30      	cmp	r3, #48	@ 0x30
 8000a34:	d902      	bls.n	8000a3c <MX_BlueNRG_MS_Init+0x48>
    bnrg_expansion_board = IDB05A1;
 8000a36:	4b42      	ldr	r3, [pc, #264]	@ (8000b40 <MX_BlueNRG_MS_Init+0x14c>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 8000a3c:	f107 0209 	add.w	r2, r7, #9
 8000a40:	4b40      	ldr	r3, [pc, #256]	@ (8000b44 <MX_BlueNRG_MS_Init+0x150>)
 8000a42:	2106      	movs	r1, #6
 8000a44:	2080      	movs	r0, #128	@ 0x80
 8000a46:	f008 fb5c 	bl	8009102 <aci_hal_read_config_data>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	613b      	str	r3, [r7, #16]

  if (ret) {
    PRINTF("Read Static Random address failed.\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000a4e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b44 <MX_BlueNRG_MS_Init+0x150>)
 8000a50:	795b      	ldrb	r3, [r3, #5]
 8000a52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000a56:	2bc0      	cmp	r3, #192	@ 0xc0
 8000a58:	d001      	beq.n	8000a5e <MX_BlueNRG_MS_Init+0x6a>
    PRINTF("Static Random address not well formed.\n");
    while(1);
 8000a5a:	bf00      	nop
 8000a5c:	e7fd      	b.n	8000a5a <MX_BlueNRG_MS_Init+0x66>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000a5e:	f008 f91c 	bl	8008c9a <aci_gatt_init>
 8000a62:	4603      	mov	r3, r0
 8000a64:	613b      	str	r3, [r7, #16]
  if(ret){
    PRINTF("GATT_Init failed.\n");
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 8000a66:	4b36      	ldr	r3, [pc, #216]	@ (8000b40 <MX_BlueNRG_MS_Init+0x14c>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	d110      	bne.n	8000a90 <MX_BlueNRG_MS_Init+0x9c>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000a6e:	f107 020e 	add.w	r2, r7, #14
 8000a72:	f107 030a 	add.w	r3, r7, #10
 8000a76:	9301      	str	r3, [sp, #4]
 8000a78:	f107 030c 	add.w	r3, r7, #12
 8000a7c:	9300      	str	r3, [sp, #0]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	2207      	movs	r2, #7
 8000a82:	2100      	movs	r1, #0
 8000a84:	2001      	movs	r0, #1
 8000a86:	f008 f817 	bl	8008ab8 <aci_gap_init_IDB05A1>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	613b      	str	r3, [r7, #16]
 8000a8e:	e00a      	b.n	8000aa6 <MX_BlueNRG_MS_Init+0xb2>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000a90:	f107 030a 	add.w	r3, r7, #10
 8000a94:	f107 020c 	add.w	r2, r7, #12
 8000a98:	f107 010e 	add.w	r1, r7, #14
 8000a9c:	2001      	movs	r0, #1
 8000a9e:	f008 f85b 	bl	8008b58 <aci_gap_init_IDB04A1>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	613b      	str	r3, [r7, #16]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINTF("GAP_Init failed.\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8000aa6:	89fc      	ldrh	r4, [r7, #14]
 8000aa8:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 8000aaa:	6978      	ldr	r0, [r7, #20]
 8000aac:	f7ff fba8 	bl	8000200 <strlen>
 8000ab0:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8000ab2:	b2da      	uxtb	r2, r3
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	9300      	str	r3, [sp, #0]
 8000ab8:	4613      	mov	r3, r2
 8000aba:	2200      	movs	r2, #0
 8000abc:	4629      	mov	r1, r5
 8000abe:	4620      	mov	r0, r4
 8000ac0:	f008 fa62 	bl	8008f88 <aci_gatt_update_char_value>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	613b      	str	r3, [r7, #16]
  if (ret) {
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <MX_BlueNRG_MS_Init+0xde>
    PRINTF("aci_gatt_update_char_value failed.\n");
    while(1);
 8000ace:	bf00      	nop
 8000ad0:	e7fd      	b.n	8000ace <MX_BlueNRG_MS_Init+0xda>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	9303      	str	r3, [sp, #12]
 8000ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b48 <MX_BlueNRG_MS_Init+0x154>)
 8000ad8:	9302      	str	r3, [sp, #8]
 8000ada:	2300      	movs	r3, #0
 8000adc:	9301      	str	r3, [sp, #4]
 8000ade:	2310      	movs	r3, #16
 8000ae0:	9300      	str	r3, [sp, #0]
 8000ae2:	2307      	movs	r3, #7
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	2001      	movs	r0, #1
 8000aea:	f008 f87f 	bl	8008bec <aci_gap_set_auth_requirement>
 8000aee:	4603      	mov	r3, r0
 8000af0:	613b      	str	r3, [r7, #16]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_BlueNRG_MS_Init+0x108>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
    while(1);
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <MX_BlueNRG_MS_Init+0x104>
  }

  PRINTF("BLE Stack Initialized\n");

  ret = Add_HWServW2ST_Service();
 8000afc:	f000 f844 	bl	8000b88 <Add_HWServW2ST_Service>
 8000b00:	4603      	mov	r3, r0
 8000b02:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_BlueNRG_MS_Init+0x11a>
    PRINTF("BlueMS HW service added successfully.\n");
  } else {
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
    while(1);
 8000b0a:	bf00      	nop
 8000b0c:	e7fd      	b.n	8000b0a <MX_BlueNRG_MS_Init+0x116>
  }

  ret = Add_SWServW2ST_Service();
 8000b0e:	f000 f90d 	bl	8000d2c <Add_SWServW2ST_Service>
 8000b12:	4603      	mov	r3, r0
 8000b14:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_BlueNRG_MS_Init+0x12c>
     PRINTF("BlueMS SW service added successfully.\n");
  } else {
     PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
     while(1);
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <MX_BlueNRG_MS_Init+0x128>
  }

  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 8000b20:	2104      	movs	r1, #4
 8000b22:	2001      	movs	r0, #1
 8000b24:	f008 fb42 	bl	80091ac <aci_hal_set_tx_power_level>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	613b      	str	r3, [r7, #16]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8000b2c:	bf00      	nop
 8000b2e:	3718      	adds	r7, #24
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bdb0      	pop	{r4, r5, r7, pc}
 8000b34:	0800bf68 	.word	0x0800bf68
 8000b38:	20000000 	.word	0x20000000
 8000b3c:	0800117d 	.word	0x0800117d
 8000b40:	2000009c 	.word	0x2000009c
 8000b44:	200000a0 	.word	0x200000a0
 8000b48:	0001e240 	.word	0x0001e240

08000b4c <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8000b50:	2101      	movs	r1, #1
 8000b52:	2000      	movs	r0, #0
 8000b54:	f001 ff40 	bl	80029d8 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f001 feeb 	bl	8002934 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f001 ffec 	bl	8002b3c <BSP_COM_Init>
}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 8000b72:	4b04      	ldr	r3, [pc, #16]	@ (8000b84 <BSP_PB_Callback+0x1c>)
 8000b74:	2201      	movs	r2, #1
 8000b76:	701a      	strb	r2, [r3, #0]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	200000a6 	.word	0x200000a6

08000b88 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 8000b88:	b590      	push	{r4, r7, lr}
 8000b8a:	b08d      	sub	sp, #52	@ 0x34
 8000b8c:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];

  /* Add_HWServW2ST_Service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 8000b8e:	231b      	movs	r3, #27
 8000b90:	713b      	strb	r3, [r7, #4]
 8000b92:	23c5      	movs	r3, #197	@ 0xc5
 8000b94:	717b      	strb	r3, [r7, #5]
 8000b96:	23d5      	movs	r3, #213	@ 0xd5
 8000b98:	71bb      	strb	r3, [r7, #6]
 8000b9a:	23a5      	movs	r3, #165	@ 0xa5
 8000b9c:	71fb      	strb	r3, [r7, #7]
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	723b      	strb	r3, [r7, #8]
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	727b      	strb	r3, [r7, #9]
 8000ba6:	23b4      	movs	r3, #180	@ 0xb4
 8000ba8:	72bb      	strb	r3, [r7, #10]
 8000baa:	239a      	movs	r3, #154	@ 0x9a
 8000bac:	72fb      	strb	r3, [r7, #11]
 8000bae:	23e1      	movs	r3, #225	@ 0xe1
 8000bb0:	733b      	strb	r3, [r7, #12]
 8000bb2:	2311      	movs	r3, #17
 8000bb4:	737b      	strb	r3, [r7, #13]
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	73bb      	strb	r3, [r7, #14]
 8000bba:	2300      	movs	r3, #0
 8000bbc:	73fb      	strb	r3, [r7, #15]
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	743b      	strb	r3, [r7, #16]
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	747b      	strb	r3, [r7, #17]
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	74bb      	strb	r3, [r7, #18]
 8000bca:	2300      	movs	r3, #0
 8000bcc:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8000bce:	4b52      	ldr	r3, [pc, #328]	@ (8000d18 <Add_HWServW2ST_Service+0x190>)
 8000bd0:	461c      	mov	r4, r3
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bd6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 8000bda:	4b50      	ldr	r3, [pc, #320]	@ (8000d1c <Add_HWServW2ST_Service+0x194>)
 8000bdc:	9300      	str	r3, [sp, #0]
 8000bde:	2310      	movs	r3, #16
 8000be0:	2201      	movs	r2, #1
 8000be2:	494d      	ldr	r1, [pc, #308]	@ (8000d18 <Add_HWServW2ST_Service+0x190>)
 8000be4:	2002      	movs	r0, #2
 8000be6:	f008 f87b 	bl	8008ce0 <aci_gatt_add_serv>
 8000bea:	4603      	mov	r3, r0
 8000bec:	75fb      	strb	r3, [r7, #23]
                          1+3*5, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8000bee:	7dfb      	ldrb	r3, [r7, #23]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <Add_HWServW2ST_Service+0x70>
    return BLE_STATUS_ERROR;
 8000bf4:	2347      	movs	r3, #71	@ 0x47
 8000bf6:	e08a      	b.n	8000d0e <Add_HWServW2ST_Service+0x186>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8000bf8:	231b      	movs	r3, #27
 8000bfa:	713b      	strb	r3, [r7, #4]
 8000bfc:	23c5      	movs	r3, #197	@ 0xc5
 8000bfe:	717b      	strb	r3, [r7, #5]
 8000c00:	23d5      	movs	r3, #213	@ 0xd5
 8000c02:	71bb      	strb	r3, [r7, #6]
 8000c04:	23a5      	movs	r3, #165	@ 0xa5
 8000c06:	71fb      	strb	r3, [r7, #7]
 8000c08:	2302      	movs	r3, #2
 8000c0a:	723b      	strb	r3, [r7, #8]
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	727b      	strb	r3, [r7, #9]
 8000c10:	2336      	movs	r3, #54	@ 0x36
 8000c12:	72bb      	strb	r3, [r7, #10]
 8000c14:	23ac      	movs	r3, #172	@ 0xac
 8000c16:	72fb      	strb	r3, [r7, #11]
 8000c18:	23e1      	movs	r3, #225	@ 0xe1
 8000c1a:	733b      	strb	r3, [r7, #12]
 8000c1c:	2311      	movs	r3, #17
 8000c1e:	737b      	strb	r3, [r7, #13]
 8000c20:	2301      	movs	r3, #1
 8000c22:	73bb      	strb	r3, [r7, #14]
 8000c24:	2300      	movs	r3, #0
 8000c26:	73fb      	strb	r3, [r7, #15]
 8000c28:	2300      	movs	r3, #0
 8000c2a:	743b      	strb	r3, [r7, #16]
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	747b      	strb	r3, [r7, #17]
 8000c30:	2300      	movs	r3, #0
 8000c32:	74bb      	strb	r3, [r7, #18]
 8000c34:	2300      	movs	r3, #0
 8000c36:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 8000c38:	7cbb      	ldrb	r3, [r7, #18]
 8000c3a:	f043 0304 	orr.w	r3, r3, #4
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 8000c42:	7cbb      	ldrb	r3, [r7, #18]
 8000c44:	f043 0310 	orr.w	r3, r3, #16
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000c4c:	4b34      	ldr	r3, [pc, #208]	@ (8000d20 <Add_HWServW2ST_Service+0x198>)
 8000c4e:	461c      	mov	r4, r3
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8000c58:	4b30      	ldr	r3, [pc, #192]	@ (8000d1c <Add_HWServW2ST_Service+0x194>)
 8000c5a:	8818      	ldrh	r0, [r3, #0]
 8000c5c:	4b31      	ldr	r3, [pc, #196]	@ (8000d24 <Add_HWServW2ST_Service+0x19c>)
 8000c5e:	9305      	str	r3, [sp, #20]
 8000c60:	2300      	movs	r3, #0
 8000c62:	9304      	str	r3, [sp, #16]
 8000c64:	2310      	movs	r3, #16
 8000c66:	9303      	str	r3, [sp, #12]
 8000c68:	2304      	movs	r3, #4
 8000c6a:	9302      	str	r3, [sp, #8]
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	9301      	str	r3, [sp, #4]
 8000c70:	2312      	movs	r3, #18
 8000c72:	9300      	str	r3, [sp, #0]
 8000c74:	2308      	movs	r3, #8
 8000c76:	4a2a      	ldr	r2, [pc, #168]	@ (8000d20 <Add_HWServW2ST_Service+0x198>)
 8000c78:	2102      	movs	r1, #2
 8000c7a:	f008 f8ba 	bl	8008df2 <aci_gatt_add_char>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	75fb      	strb	r3, [r7, #23]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8000c82:	7dfb      	ldrb	r3, [r7, #23]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <Add_HWServW2ST_Service+0x104>
    return BLE_STATUS_ERROR;
 8000c88:	2347      	movs	r3, #71	@ 0x47
 8000c8a:	e040      	b.n	8000d0e <Add_HWServW2ST_Service+0x186>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 8000c8c:	231b      	movs	r3, #27
 8000c8e:	713b      	strb	r3, [r7, #4]
 8000c90:	23c5      	movs	r3, #197	@ 0xc5
 8000c92:	717b      	strb	r3, [r7, #5]
 8000c94:	23d5      	movs	r3, #213	@ 0xd5
 8000c96:	71bb      	strb	r3, [r7, #6]
 8000c98:	23a5      	movs	r3, #165	@ 0xa5
 8000c9a:	71fb      	strb	r3, [r7, #7]
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	723b      	strb	r3, [r7, #8]
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	727b      	strb	r3, [r7, #9]
 8000ca4:	2336      	movs	r3, #54	@ 0x36
 8000ca6:	72bb      	strb	r3, [r7, #10]
 8000ca8:	23ac      	movs	r3, #172	@ 0xac
 8000caa:	72fb      	strb	r3, [r7, #11]
 8000cac:	23e1      	movs	r3, #225	@ 0xe1
 8000cae:	733b      	strb	r3, [r7, #12]
 8000cb0:	2311      	movs	r3, #17
 8000cb2:	737b      	strb	r3, [r7, #13]
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	73bb      	strb	r3, [r7, #14]
 8000cb8:	2300      	movs	r3, #0
 8000cba:	73fb      	strb	r3, [r7, #15]
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	743b      	strb	r3, [r7, #16]
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	747b      	strb	r3, [r7, #17]
 8000cc4:	23e0      	movs	r3, #224	@ 0xe0
 8000cc6:	74bb      	strb	r3, [r7, #18]
 8000cc8:	2300      	movs	r3, #0
 8000cca:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000ccc:	4b14      	ldr	r3, [pc, #80]	@ (8000d20 <Add_HWServW2ST_Service+0x198>)
 8000cce:	461c      	mov	r4, r3
 8000cd0:	1d3b      	adds	r3, r7, #4
 8000cd2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cd4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8000cd8:	4b10      	ldr	r3, [pc, #64]	@ (8000d1c <Add_HWServW2ST_Service+0x194>)
 8000cda:	8818      	ldrh	r0, [r3, #0]
 8000cdc:	4b12      	ldr	r3, [pc, #72]	@ (8000d28 <Add_HWServW2ST_Service+0x1a0>)
 8000cde:	9305      	str	r3, [sp, #20]
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	9304      	str	r3, [sp, #16]
 8000ce4:	2310      	movs	r3, #16
 8000ce6:	9303      	str	r3, [sp, #12]
 8000ce8:	2304      	movs	r3, #4
 8000cea:	9302      	str	r3, [sp, #8]
 8000cec:	2300      	movs	r3, #0
 8000cee:	9301      	str	r3, [sp, #4]
 8000cf0:	2310      	movs	r3, #16
 8000cf2:	9300      	str	r3, [sp, #0]
 8000cf4:	2314      	movs	r3, #20
 8000cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d20 <Add_HWServW2ST_Service+0x198>)
 8000cf8:	2102      	movs	r1, #2
 8000cfa:	f008 f87a 	bl	8008df2 <aci_gatt_add_char>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	75fb      	strb	r3, [r7, #23]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8000d02:	7dfb      	ldrb	r3, [r7, #23]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <Add_HWServW2ST_Service+0x184>
    return BLE_STATUS_ERROR;
 8000d08:	2347      	movs	r3, #71	@ 0x47
 8000d0a:	e000      	b.n	8000d0e <Add_HWServW2ST_Service+0x186>

  return BLE_STATUS_SUCCESS;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	371c      	adds	r7, #28
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd90      	pop	{r4, r7, pc}
 8000d16:	bf00      	nop
 8000d18:	200000b4 	.word	0x200000b4
 8000d1c:	200000a8 	.word	0x200000a8
 8000d20:	200000c4 	.word	0x200000c4
 8000d24:	200000aa 	.word	0x200000aa
 8000d28:	200000ac 	.word	0x200000ac

08000d2c <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 8000d2c:	b590      	push	{r4, r7, lr}
 8000d2e:	b08d      	sub	sp, #52	@ 0x34
 8000d30:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberOfRecords=1;
 8000d32:	2301      	movs	r3, #1
 8000d34:	617b      	str	r3, [r7, #20]
  uint8_t uuid[16];

  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 8000d36:	231b      	movs	r3, #27
 8000d38:	703b      	strb	r3, [r7, #0]
 8000d3a:	23c5      	movs	r3, #197	@ 0xc5
 8000d3c:	707b      	strb	r3, [r7, #1]
 8000d3e:	23d5      	movs	r3, #213	@ 0xd5
 8000d40:	70bb      	strb	r3, [r7, #2]
 8000d42:	23a5      	movs	r3, #165	@ 0xa5
 8000d44:	70fb      	strb	r3, [r7, #3]
 8000d46:	2302      	movs	r3, #2
 8000d48:	713b      	strb	r3, [r7, #4]
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	717b      	strb	r3, [r7, #5]
 8000d4e:	23b4      	movs	r3, #180	@ 0xb4
 8000d50:	71bb      	strb	r3, [r7, #6]
 8000d52:	239a      	movs	r3, #154	@ 0x9a
 8000d54:	71fb      	strb	r3, [r7, #7]
 8000d56:	23e1      	movs	r3, #225	@ 0xe1
 8000d58:	723b      	strb	r3, [r7, #8]
 8000d5a:	2311      	movs	r3, #17
 8000d5c:	727b      	strb	r3, [r7, #9]
 8000d5e:	2302      	movs	r3, #2
 8000d60:	72bb      	strb	r3, [r7, #10]
 8000d62:	2300      	movs	r3, #0
 8000d64:	72fb      	strb	r3, [r7, #11]
 8000d66:	2300      	movs	r3, #0
 8000d68:	733b      	strb	r3, [r7, #12]
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	737b      	strb	r3, [r7, #13]
 8000d6e:	2300      	movs	r3, #0
 8000d70:	73bb      	strb	r3, [r7, #14]
 8000d72:	2300      	movs	r3, #0
 8000d74:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8000d76:	4b31      	ldr	r3, [pc, #196]	@ (8000e3c <Add_SWServW2ST_Service+0x110>)
 8000d78:	461c      	mov	r4, r3
 8000d7a:	463b      	mov	r3, r7
 8000d7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	461a      	mov	r2, r3
 8000d88:	0052      	lsls	r2, r2, #1
 8000d8a:	4413      	add	r3, r2
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	3301      	adds	r3, #1
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	4a2b      	ldr	r2, [pc, #172]	@ (8000e40 <Add_SWServW2ST_Service+0x114>)
 8000d94:	9200      	str	r2, [sp, #0]
 8000d96:	2201      	movs	r2, #1
 8000d98:	4928      	ldr	r1, [pc, #160]	@ (8000e3c <Add_SWServW2ST_Service+0x110>)
 8000d9a:	2002      	movs	r0, #2
 8000d9c:	f007 ffa0 	bl	8008ce0 <aci_gatt_add_serv>
 8000da0:	4603      	mov	r3, r0
 8000da2:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberOfRecords, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8000da4:	7cfb      	ldrb	r3, [r7, #19]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d13f      	bne.n	8000e2a <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 8000daa:	231b      	movs	r3, #27
 8000dac:	703b      	strb	r3, [r7, #0]
 8000dae:	23c5      	movs	r3, #197	@ 0xc5
 8000db0:	707b      	strb	r3, [r7, #1]
 8000db2:	23d5      	movs	r3, #213	@ 0xd5
 8000db4:	70bb      	strb	r3, [r7, #2]
 8000db6:	23a5      	movs	r3, #165	@ 0xa5
 8000db8:	70fb      	strb	r3, [r7, #3]
 8000dba:	2302      	movs	r3, #2
 8000dbc:	713b      	strb	r3, [r7, #4]
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	717b      	strb	r3, [r7, #5]
 8000dc2:	2336      	movs	r3, #54	@ 0x36
 8000dc4:	71bb      	strb	r3, [r7, #6]
 8000dc6:	23ac      	movs	r3, #172	@ 0xac
 8000dc8:	71fb      	strb	r3, [r7, #7]
 8000dca:	23e1      	movs	r3, #225	@ 0xe1
 8000dcc:	723b      	strb	r3, [r7, #8]
 8000dce:	2311      	movs	r3, #17
 8000dd0:	727b      	strb	r3, [r7, #9]
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	72bb      	strb	r3, [r7, #10]
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	72fb      	strb	r3, [r7, #11]
 8000dda:	2300      	movs	r3, #0
 8000ddc:	733b      	strb	r3, [r7, #12]
 8000dde:	2301      	movs	r3, #1
 8000de0:	737b      	strb	r3, [r7, #13]
 8000de2:	2300      	movs	r3, #0
 8000de4:	73bb      	strb	r3, [r7, #14]
 8000de6:	2300      	movs	r3, #0
 8000de8:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000dea:	4b16      	ldr	r3, [pc, #88]	@ (8000e44 <Add_SWServW2ST_Service+0x118>)
 8000dec:	461c      	mov	r4, r3
 8000dee:	463b      	mov	r3, r7
 8000df0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000df2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8000df6:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <Add_SWServW2ST_Service+0x114>)
 8000df8:	8818      	ldrh	r0, [r3, #0]
 8000dfa:	4b13      	ldr	r3, [pc, #76]	@ (8000e48 <Add_SWServW2ST_Service+0x11c>)
 8000dfc:	9305      	str	r3, [sp, #20]
 8000dfe:	2300      	movs	r3, #0
 8000e00:	9304      	str	r3, [sp, #16]
 8000e02:	2310      	movs	r3, #16
 8000e04:	9303      	str	r3, [sp, #12]
 8000e06:	2304      	movs	r3, #4
 8000e08:	9302      	str	r3, [sp, #8]
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	9301      	str	r3, [sp, #4]
 8000e0e:	2310      	movs	r3, #16
 8000e10:	9300      	str	r3, [sp, #0]
 8000e12:	2308      	movs	r3, #8
 8000e14:	4a0b      	ldr	r2, [pc, #44]	@ (8000e44 <Add_SWServW2ST_Service+0x118>)
 8000e16:	2102      	movs	r1, #2
 8000e18:	f007 ffeb 	bl	8008df2 <aci_gatt_add_char>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8000e20:	7cfb      	ldrb	r3, [r7, #19]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d103      	bne.n	8000e2e <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8000e26:	2300      	movs	r3, #0
 8000e28:	e003      	b.n	8000e32 <Add_SWServW2ST_Service+0x106>
    goto fail;
 8000e2a:	bf00      	nop
 8000e2c:	e000      	b.n	8000e30 <Add_SWServW2ST_Service+0x104>
    goto fail;
 8000e2e:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 8000e30:	2347      	movs	r3, #71	@ 0x47
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	371c      	adds	r7, #28
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd90      	pop	{r4, r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200000b4 	.word	0x200000b4
 8000e40:	200000ae 	.word	0x200000ae
 8000e44:	200000c4 	.word	0x200000c4
 8000e48:	200000b0 	.word	0x200000b0

08000e4c <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08c      	sub	sp, #48	@ 0x30
 8000e50:	af02      	add	r7, sp, #8
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8000e58:	f002 f8d0 	bl	8002ffc <HAL_GetTick>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	743b      	strb	r3, [r7, #16]
 8000e64:	f002 f8ca 	bl	8002ffc <HAL_GetTick>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	0adb      	lsrs	r3, r3, #11
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2,-x_axes->AXIS_Y);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	425b      	negs	r3, r3
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	74bb      	strb	r3, [r7, #18]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	425b      	negs	r3, r3
 8000e82:	121b      	asrs	r3, r3, #8
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_X);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	753b      	strb	r3, [r7, #20]
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	121b      	asrs	r3, r3, #8
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6,-x_axes->AXIS_Z);
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	425b      	negs	r3, r3
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	75bb      	strb	r3, [r7, #22]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	425b      	negs	r3, r3
 8000eac:	121b      	asrs	r3, r3, #8
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,g_axes->AXIS_Y);
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	763b      	strb	r3, [r7, #24]
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	121b      	asrs	r3, r3, #8
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10,g_axes->AXIS_X);
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	76bb      	strb	r3, [r7, #26]
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	121b      	asrs	r3, r3, #8
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12,g_axes->AXIS_Z);
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	773b      	strb	r3, [r7, #28]
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	121b      	asrs	r3, r3, #8
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14,m_axes->AXIS_Y);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	77bb      	strb	r3, [r7, #30]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	121b      	asrs	r3, r3, #8
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	f887 3020 	strb.w	r3, [r7, #32]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	121b      	asrs	r3, r3, #8
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	121b      	asrs	r3, r3, #8
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <Acc_Update+0x10c>)
 8000f28:	8818      	ldrh	r0, [r3, #0]
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <Acc_Update+0x110>)
 8000f2c:	8819      	ldrh	r1, [r3, #0]
 8000f2e:	f107 0310 	add.w	r3, r7, #16
 8000f32:	9300      	str	r3, [sp, #0]
 8000f34:	2314      	movs	r3, #20
 8000f36:	2200      	movs	r2, #0
 8000f38:	f008 f826 	bl	8008f88 <aci_gatt_update_char_value>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8000f42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <Acc_Update+0x102>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8000f4a:	2347      	movs	r3, #71	@ 0x47
 8000f4c:	e000      	b.n	8000f50 <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 8000f4e:	2300      	movs	r3, #0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3728      	adds	r7, #40	@ 0x28
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	200000a8 	.word	0x200000a8
 8000f5c:	200000ac 	.word	0x200000ac

08000f60 <Read_Request_CB>:
* Description    : Update the sensor values.
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
void Read_Request_CB(uint16_t handle)
{
 8000f60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f64:	b08e      	sub	sp, #56	@ 0x38
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	4603      	mov	r3, r0
 8000f6a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  tBleStatus ret;

  if(handle == AccGyroMagCharHandle + 1)
 8000f6c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000f6e:	4b57      	ldr	r3, [pc, #348]	@ (80010cc <Read_Request_CB+0x16c>)
 8000f70:	881b      	ldrh	r3, [r3, #0]
 8000f72:	3301      	adds	r3, #1
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d105      	bne.n	8000f84 <Read_Request_CB+0x24>
  {
    Acc_Update(&x_axes, &g_axes, &m_axes);
 8000f78:	4a55      	ldr	r2, [pc, #340]	@ (80010d0 <Read_Request_CB+0x170>)
 8000f7a:	4956      	ldr	r1, [pc, #344]	@ (80010d4 <Read_Request_CB+0x174>)
 8000f7c:	4856      	ldr	r0, [pc, #344]	@ (80010d8 <Read_Request_CB+0x178>)
 8000f7e:	f7ff ff65 	bl	8000e4c <Acc_Update>
 8000f82:	e091      	b.n	80010a8 <Read_Request_CB+0x148>
  }
  else if (handle == EnvironmentalCharHandle + 1)
 8000f84:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000f86:	4b55      	ldr	r3, [pc, #340]	@ (80010dc <Read_Request_CB+0x17c>)
 8000f88:	881b      	ldrh	r3, [r3, #0]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	f040 808b 	bne.w	80010a8 <Read_Request_CB+0x148>
  {
    float data_t, data_p;
    data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX; //T sensor emulation
 8000f92:	f009 ffdf 	bl	800af54 <rand>
 8000f96:	4603      	mov	r3, r0
 8000f98:	17da      	asrs	r2, r3, #31
 8000f9a:	61bb      	str	r3, [r7, #24]
 8000f9c:	61fa      	str	r2, [r7, #28]
 8000f9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000fa2:	f04f 0000 	mov.w	r0, #0
 8000fa6:	f04f 0100 	mov.w	r1, #0
 8000faa:	0099      	lsls	r1, r3, #2
 8000fac:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000fb0:	0090      	lsls	r0, r2, #2
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	69b9      	ldr	r1, [r7, #24]
 8000fb8:	1851      	adds	r1, r2, r1
 8000fba:	6139      	str	r1, [r7, #16]
 8000fbc:	69f9      	ldr	r1, [r7, #28]
 8000fbe:	eb43 0101 	adc.w	r1, r3, r1
 8000fc2:	6179      	str	r1, [r7, #20]
 8000fc4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000fc8:	f04f 0300 	mov.w	r3, #0
 8000fcc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000fd0:	f7ff fb7a 	bl	80006c8 <__aeabi_uldivmod>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	4610      	mov	r0, r2
 8000fda:	4619      	mov	r1, r3
 8000fdc:	f7ff faee 	bl	80005bc <__aeabi_ul2d>
 8000fe0:	f04f 0200 	mov.w	r2, #0
 8000fe4:	4b3e      	ldr	r3, [pc, #248]	@ (80010e0 <Read_Request_CB+0x180>)
 8000fe6:	f7ff f969 	bl	80002bc <__adddf3>
 8000fea:	4602      	mov	r2, r0
 8000fec:	460b      	mov	r3, r1
 8000fee:	4610      	mov	r0, r2
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	f7ff fb19 	bl	8000628 <__aeabi_d2f>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	637b      	str	r3, [r7, #52]	@ 0x34
    data_p = 1000.0 + ((uint64_t)rand()*100)/RAND_MAX; //P sensor emulation
 8000ffa:	f009 ffab 	bl	800af54 <rand>
 8000ffe:	4603      	mov	r3, r0
 8001000:	17da      	asrs	r2, r3, #31
 8001002:	4698      	mov	r8, r3
 8001004:	4691      	mov	r9, r2
 8001006:	4642      	mov	r2, r8
 8001008:	464b      	mov	r3, r9
 800100a:	1891      	adds	r1, r2, r2
 800100c:	6039      	str	r1, [r7, #0]
 800100e:	415b      	adcs	r3, r3
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001016:	eb12 0408 	adds.w	r4, r2, r8
 800101a:	eb43 0509 	adc.w	r5, r3, r9
 800101e:	f04f 0200 	mov.w	r2, #0
 8001022:	f04f 0300 	mov.w	r3, #0
 8001026:	016b      	lsls	r3, r5, #5
 8001028:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800102c:	0162      	lsls	r2, r4, #5
 800102e:	eb14 0a02 	adds.w	sl, r4, r2
 8001032:	eb45 0b03 	adc.w	fp, r5, r3
 8001036:	eb1a 0308 	adds.w	r3, sl, r8
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	eb4b 0309 	adc.w	r3, fp, r9
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001046:	f04f 0300 	mov.w	r3, #0
 800104a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800104e:	f7ff fb3b 	bl	80006c8 <__aeabi_uldivmod>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4610      	mov	r0, r2
 8001058:	4619      	mov	r1, r3
 800105a:	f7ff faaf 	bl	80005bc <__aeabi_ul2d>
 800105e:	f04f 0200 	mov.w	r2, #0
 8001062:	4b20      	ldr	r3, [pc, #128]	@ (80010e4 <Read_Request_CB+0x184>)
 8001064:	f7ff f92a 	bl	80002bc <__adddf3>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	4610      	mov	r0, r2
 800106e:	4619      	mov	r1, r3
 8001070:	f7ff fada 	bl	8000628 <__aeabi_d2f>
 8001074:	4603      	mov	r3, r0
 8001076:	633b      	str	r3, [r7, #48]	@ 0x30
    BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8001078:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800107c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80010e8 <Read_Request_CB+0x188>
 8001080:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001084:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001088:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800108c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001090:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001094:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001098:	ee17 3a90 	vmov	r3, s15
 800109c:	b21b      	sxth	r3, r3
 800109e:	4619      	mov	r1, r3
 80010a0:	ee16 0a90 	vmov	r0, s13
 80010a4:	f000 f824 	bl	80010f0 <BlueMS_Environmental_Update>
  }

  if(connection_handle !=0)
 80010a8:	4b10      	ldr	r3, [pc, #64]	@ (80010ec <Read_Request_CB+0x18c>)
 80010aa:	881b      	ldrh	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d007      	beq.n	80010c0 <Read_Request_CB+0x160>
  {
    ret = aci_gatt_allow_read(connection_handle);
 80010b0:	4b0e      	ldr	r3, [pc, #56]	@ (80010ec <Read_Request_CB+0x18c>)
 80010b2:	881b      	ldrh	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f007 fff7 	bl	80090a8 <aci_gatt_allow_read>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINTF("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 80010c0:	bf00      	nop
 80010c2:	3738      	adds	r7, #56	@ 0x38
 80010c4:	46bd      	mov	sp, r7
 80010c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80010ca:	bf00      	nop
 80010cc:	200000ac 	.word	0x200000ac
 80010d0:	200000f4 	.word	0x200000f4
 80010d4:	200000e8 	.word	0x200000e8
 80010d8:	200000dc 	.word	0x200000dc
 80010dc:	200000aa 	.word	0x200000aa
 80010e0:	403b0000 	.word	0x403b0000
 80010e4:	408f4000 	.word	0x408f4000
 80010e8:	42c80000 	.word	0x42c80000
 80010ec:	200000d4 	.word	0x200000d4

080010f0 <BlueMS_Environmental_Update>:

tBleStatus BlueMS_Environmental_Update(int32_t press, int16_t temp)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b088      	sub	sp, #32
 80010f4:	af02      	add	r7, sp, #8
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 80010fc:	f001 ff7e 	bl	8002ffc <HAL_GetTick>
 8001100:	4603      	mov	r3, r0
 8001102:	08db      	lsrs	r3, r3, #3
 8001104:	b2db      	uxtb	r3, r3
 8001106:	733b      	strb	r3, [r7, #12]
 8001108:	f001 ff78 	bl	8002ffc <HAL_GetTick>
 800110c:	4603      	mov	r3, r0
 800110e:	0adb      	lsrs	r3, r3, #11
 8001110:	b2db      	uxtb	r3, r3
 8001112:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	b2db      	uxtb	r3, r3
 8001118:	73bb      	strb	r3, [r7, #14]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	121b      	asrs	r3, r3, #8
 800111e:	b2db      	uxtb	r3, r3
 8001120:	73fb      	strb	r3, [r7, #15]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	141b      	asrs	r3, r3, #16
 8001126:	b2db      	uxtb	r3, r3
 8001128:	743b      	strb	r3, [r7, #16]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	161b      	asrs	r3, r3, #24
 800112e:	b2db      	uxtb	r3, r3
 8001130:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 8001132:	887b      	ldrh	r3, [r7, #2]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	74bb      	strb	r3, [r7, #18]
 8001138:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800113c:	121b      	asrs	r3, r3, #8
 800113e:	b21b      	sxth	r3, r3
 8001140:	b2db      	uxtb	r3, r3
 8001142:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8001144:	4b0b      	ldr	r3, [pc, #44]	@ (8001174 <BlueMS_Environmental_Update+0x84>)
 8001146:	8818      	ldrh	r0, [r3, #0]
 8001148:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <BlueMS_Environmental_Update+0x88>)
 800114a:	8819      	ldrh	r1, [r3, #0]
 800114c:	f107 030c 	add.w	r3, r7, #12
 8001150:	9300      	str	r3, [sp, #0]
 8001152:	2308      	movs	r3, #8
 8001154:	2200      	movs	r2, #0
 8001156:	f007 ff17 	bl	8008f88 <aci_gatt_update_char_value>
 800115a:	4603      	mov	r3, r0
 800115c:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 800115e:	7dfb      	ldrb	r3, [r7, #23]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <BlueMS_Environmental_Update+0x78>
    PRINTF("Error while updating TEMP characteristic: 0x%04X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8001164:	2347      	movs	r3, #71	@ 0x47
 8001166:	e000      	b.n	800116a <BlueMS_Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	200000a8 	.word	0x200000a8
 8001178:	200000aa 	.word	0x200000aa

0800117c <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	61fb      	str	r3, [r7, #28]
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	3301      	adds	r3, #1
 800118c:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type != HCI_EVENT_PKT)
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b04      	cmp	r3, #4
 8001194:	d139      	bne.n	800120a <user_notify+0x8e>
    return;

  switch(event_pckt->evt){
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2bff      	cmp	r3, #255	@ 0xff
 800119c:	d01f      	beq.n	80011de <user_notify+0x62>
 800119e:	2bff      	cmp	r3, #255	@ 0xff
 80011a0:	dc38      	bgt.n	8001214 <user_notify+0x98>
 80011a2:	2b05      	cmp	r3, #5
 80011a4:	d002      	beq.n	80011ac <user_notify+0x30>
 80011a6:	2b3e      	cmp	r3, #62	@ 0x3e
 80011a8:	d003      	beq.n	80011b2 <user_notify+0x36>
 80011aa:	e033      	b.n	8001214 <user_notify+0x98>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 80011ac:	f000 f836 	bl	800121c <GAP_DisconnectionComplete_CB>
    }
    break;
 80011b0:	e030      	b.n	8001214 <user_notify+0x98>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	3302      	adds	r3, #2
 80011b6:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d126      	bne.n	800120e <user_notify+0x92>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	3301      	adds	r3, #1
 80011c4:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	1d5a      	adds	r2, r3, #5
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	4619      	mov	r1, r3
 80011d4:	4610      	mov	r0, r2
 80011d6:	f000 f837 	bl	8001248 <GAP_ConnectionComplete_CB>
        }
        break;
 80011da:	bf00      	nop
      }
    }
    break;
 80011dc:	e017      	b.n	800120e <user_notify+0x92>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 80011de:	69bb      	ldr	r3, [r7, #24]
 80011e0:	3302      	adds	r3, #2
 80011e2:	617b      	str	r3, [r7, #20]
      switch(blue_evt->ecode){
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	881b      	ldrh	r3, [r3, #0]
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	461a      	mov	r2, r3
 80011ec:	f640 4314 	movw	r3, #3092	@ 0xc14
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d10e      	bne.n	8001212 <user_notify+0x96>

      case EVT_BLUE_GATT_READ_PERMIT_REQ:
        {
          evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	3302      	adds	r3, #2
 80011f8:	613b      	str	r3, [r7, #16]
          Read_Request_CB(pr->attr_handle);
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	885b      	ldrh	r3, [r3, #2]
 80011fe:	b29b      	uxth	r3, r3
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff fead 	bl	8000f60 <Read_Request_CB>
        }
        break;
 8001206:	bf00      	nop
      }

    }
    break;
 8001208:	e003      	b.n	8001212 <user_notify+0x96>
    return;
 800120a:	bf00      	nop
 800120c:	e002      	b.n	8001214 <user_notify+0x98>
    break;
 800120e:	bf00      	nop
 8001210:	e000      	b.n	8001214 <user_notify+0x98>
    break;
 8001212:	bf00      	nop
  }
}
 8001214:	3720      	adds	r7, #32
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  connected = FALSE;
 8001220:	4b06      	ldr	r3, [pc, #24]	@ (800123c <GAP_DisconnectionComplete_CB+0x20>)
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8001226:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <GAP_DisconnectionComplete_CB+0x24>)
 8001228:	2201      	movs	r2, #1
 800122a:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 800122c:	4b05      	ldr	r3, [pc, #20]	@ (8001244 <GAP_DisconnectionComplete_CB+0x28>)
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]
}
 8001232:	bf00      	nop
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	200000d8 	.word	0x200000d8
 8001240:	20000001 	.word	0x20000001
 8001244:	200000d6 	.word	0x200000d6

08001248 <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	460b      	mov	r3, r1
 8001252:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8001254:	4b0a      	ldr	r3, [pc, #40]	@ (8001280 <GAP_ConnectionComplete_CB+0x38>)
 8001256:	2201      	movs	r2, #1
 8001258:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 800125a:	4a0a      	ldr	r2, [pc, #40]	@ (8001284 <GAP_ConnectionComplete_CB+0x3c>)
 800125c:	887b      	ldrh	r3, [r7, #2]
 800125e:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
  for(uint32_t i = 5; i > 0; i--){
 8001260:	2305      	movs	r3, #5
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	e002      	b.n	800126c <GAP_ConnectionComplete_CB+0x24>
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	3b01      	subs	r3, #1
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d1f9      	bne.n	8001266 <GAP_ConnectionComplete_CB+0x1e>
    PRINTF("%02X-", addr[i]);
  }
  PRINTF("%02X\n", addr[0]);
}
 8001272:	bf00      	nop
 8001274:	bf00      	nop
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	200000d8 	.word	0x200000d8
 8001284:	200000d4 	.word	0x200000d4

08001288 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b088      	sub	sp, #32
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001290:	4b1f      	ldr	r3, [pc, #124]	@ (8001310 <HCI_TL_SPI_Init+0x88>)
 8001292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001294:	4a1e      	ldr	r2, [pc, #120]	@ (8001310 <HCI_TL_SPI_Init+0x88>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800129c:	4b1c      	ldr	r3, [pc, #112]	@ (8001310 <HCI_TL_SPI_Init+0x88>)
 800129e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a0:	f003 0301 	and.w	r3, r3, #1
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80012a8:	2340      	movs	r3, #64	@ 0x40
 80012aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012ac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80012b6:	f107 030c 	add.w	r3, r7, #12
 80012ba:	4619      	mov	r1, r3
 80012bc:	4815      	ldr	r0, [pc, #84]	@ (8001314 <HCI_TL_SPI_Init+0x8c>)
 80012be:	f003 f82b 	bl	8004318 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80012c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c8:	2301      	movs	r3, #1
 80012ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	4619      	mov	r1, r3
 80012da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012de:	f003 f81b 	bl	8004318 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80012e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	4619      	mov	r1, r3
 80012fa:	4807      	ldr	r0, [pc, #28]	@ (8001318 <HCI_TL_SPI_Init+0x90>)
 80012fc:	f003 f80c 	bl	8004318 <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 8001300:	f001 fd22 	bl	8002d48 <BSP_SPI3_Init>
 8001304:	4603      	mov	r3, r0
}
 8001306:	4618      	mov	r0, r3
 8001308:	3720      	adds	r7, #32
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40021000 	.word	0x40021000
 8001314:	48001000 	.word	0x48001000
 8001318:	48000c00 	.word	0x48000c00

0800131c <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8001320:	2140      	movs	r1, #64	@ 0x40
 8001322:	4808      	ldr	r0, [pc, #32]	@ (8001344 <HCI_TL_SPI_DeInit+0x28>)
 8001324:	f003 f98a 	bl	800463c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001328:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800132c:	4806      	ldr	r0, [pc, #24]	@ (8001348 <HCI_TL_SPI_DeInit+0x2c>)
 800132e:	f003 f985 	bl	800463c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8001332:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001336:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800133a:	f003 f97f 	bl	800463c <HAL_GPIO_DeInit>
  return 0;
 800133e:	2300      	movs	r3, #0
}
 8001340:	4618      	mov	r0, r3
 8001342:	bd80      	pop	{r7, pc}
 8001344:	48001000 	.word	0x48001000
 8001348:	48000c00 	.word	0x48000c00

0800134c <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001350:	2201      	movs	r2, #1
 8001352:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001356:	480d      	ldr	r0, [pc, #52]	@ (800138c <HCI_TL_SPI_Reset+0x40>)
 8001358:	f003 fa7a 	bl	8004850 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001366:	f003 fa73 	bl	8004850 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800136a:	2005      	movs	r0, #5
 800136c:	f001 fe52 	bl	8003014 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8001370:	2201      	movs	r2, #1
 8001372:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001376:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800137a:	f003 fa69 	bl	8004850 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800137e:	2005      	movs	r0, #5
 8001380:	f001 fe48 	bl	8003014 <HAL_Delay>
  return 0;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	48000c00 	.word	0x48000c00

08001390 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	460b      	mov	r3, r1
 800139a:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 80013a0:	23ff      	movs	r3, #255	@ 0xff
 80013a2:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80013a4:	230b      	movs	r3, #11
 80013a6:	617b      	str	r3, [r7, #20]
 80013a8:	2300      	movs	r3, #0
 80013aa:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013b2:	4822      	ldr	r0, [pc, #136]	@ (800143c <HCI_TL_SPI_Receive+0xac>)
 80013b4:	f003 fa4c 	bl	8004850 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 80013b8:	f107 010c 	add.w	r1, r7, #12
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	2205      	movs	r2, #5
 80013c2:	4618      	mov	r0, r3
 80013c4:	f001 fcf0 	bl	8002da8 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 80013c8:	7b3b      	ldrb	r3, [r7, #12]
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d12a      	bne.n	8001424 <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 80013ce:	7c3b      	ldrb	r3, [r7, #16]
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
 80013d8:	b21b      	sxth	r3, r3
 80013da:	4313      	orrs	r3, r2
 80013dc:	b21b      	sxth	r3, r3
 80013de:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 80013e0:	8bfb      	ldrh	r3, [r7, #30]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d01e      	beq.n	8001424 <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 80013e6:	8bfa      	ldrh	r2, [r7, #30]
 80013e8:	887b      	ldrh	r3, [r7, #2]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d901      	bls.n	80013f2 <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 80013ee:	887b      	ldrh	r3, [r7, #2]
 80013f0:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	777b      	strb	r3, [r7, #29]
 80013f6:	e010      	b.n	800141a <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 80013f8:	f107 011b 	add.w	r1, r7, #27
 80013fc:	f107 031c 	add.w	r3, r7, #28
 8001400:	2201      	movs	r2, #1
 8001402:	4618      	mov	r0, r3
 8001404:	f001 fcd0 	bl	8002da8 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 8001408:	7f7b      	ldrb	r3, [r7, #29]
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	4413      	add	r3, r2
 800140e:	7efa      	ldrb	r2, [r7, #27]
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8001414:	7f7b      	ldrb	r3, [r7, #29]
 8001416:	3301      	adds	r3, #1
 8001418:	777b      	strb	r3, [r7, #29]
 800141a:	7f7b      	ldrb	r3, [r7, #29]
 800141c:	b29b      	uxth	r3, r3
 800141e:	8bfa      	ldrh	r2, [r7, #30]
 8001420:	429a      	cmp	r2, r3
 8001422:	d8e9      	bhi.n	80013f8 <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001424:	2201      	movs	r2, #1
 8001426:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800142a:	4804      	ldr	r0, [pc, #16]	@ (800143c <HCI_TL_SPI_Receive+0xac>)
 800142c:	f003 fa10 	bl	8004850 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8001430:	7f7b      	ldrb	r3, [r7, #29]
}
 8001432:	4618      	mov	r0, r3
 8001434:	3720      	adds	r7, #32
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	48000c00 	.word	0x48000c00

08001440 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 800144c:	230a      	movs	r3, #10
 800144e:	613b      	str	r3, [r7, #16]
 8001450:	2300      	movs	r3, #0
 8001452:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8001454:	f001 fdd2 	bl	8002ffc <HAL_GetTick>
 8001458:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800145e:	2200      	movs	r2, #0
 8001460:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001464:	481c      	ldr	r0, [pc, #112]	@ (80014d8 <HCI_TL_SPI_Send+0x98>)
 8001466:	f003 f9f3 	bl	8004850 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 800146a:	f107 0108 	add.w	r1, r7, #8
 800146e:	f107 0310 	add.w	r3, r7, #16
 8001472:	2205      	movs	r2, #5
 8001474:	4618      	mov	r0, r3
 8001476:	f001 fc97 	bl	8002da8 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 800147a:	7a3b      	ldrb	r3, [r7, #8]
 800147c:	2b02      	cmp	r3, #2
 800147e:	d10f      	bne.n	80014a0 <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8001480:	7a7b      	ldrb	r3, [r7, #9]
 8001482:	461a      	mov	r2, r3
 8001484:	887b      	ldrh	r3, [r7, #2]
 8001486:	4293      	cmp	r3, r2
 8001488:	d806      	bhi.n	8001498 <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 800148a:	887b      	ldrh	r3, [r7, #2]
 800148c:	461a      	mov	r2, r3
 800148e:	4913      	ldr	r1, [pc, #76]	@ (80014dc <HCI_TL_SPI_Send+0x9c>)
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f001 fc89 	bl	8002da8 <BSP_SPI3_SendRecv>
 8001496:	e006      	b.n	80014a6 <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 8001498:	f06f 0301 	mvn.w	r3, #1
 800149c:	61fb      	str	r3, [r7, #28]
 800149e:	e002      	b.n	80014a6 <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80014a6:	2201      	movs	r2, #1
 80014a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014ac:	480a      	ldr	r0, [pc, #40]	@ (80014d8 <HCI_TL_SPI_Send+0x98>)
 80014ae:	f003 f9cf 	bl	8004850 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80014b2:	f001 fda3 	bl	8002ffc <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b0f      	cmp	r3, #15
 80014be:	d903      	bls.n	80014c8 <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 80014c0:	f06f 0302 	mvn.w	r3, #2
 80014c4:	61fb      	str	r3, [r7, #28]
      break;
 80014c6:	e002      	b.n	80014ce <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	dbc5      	blt.n	800145a <HCI_TL_SPI_Send+0x1a>

  return result;
 80014ce:	69fb      	ldr	r3, [r7, #28]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3720      	adds	r7, #32
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	48000c00 	.word	0x48000c00
 80014dc:	20000108 	.word	0x20000108

080014e0 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80014e4:	2140      	movs	r1, #64	@ 0x40
 80014e6:	4805      	ldr	r0, [pc, #20]	@ (80014fc <IsDataAvailable+0x1c>)
 80014e8:	f003 f99a 	bl	8004820 <HAL_GPIO_ReadPin>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	bf0c      	ite	eq
 80014f2:	2301      	moveq	r3, #1
 80014f4:	2300      	movne	r3, #0
 80014f6:	b2db      	uxtb	r3, r3
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	48001000 	.word	0x48001000

08001500 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b088      	sub	sp, #32
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8001506:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <hci_tl_lowlevel_init+0x50>)
 8001508:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800150a:	4b12      	ldr	r3, [pc, #72]	@ (8001554 <hci_tl_lowlevel_init+0x54>)
 800150c:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 800150e:	4b12      	ldr	r3, [pc, #72]	@ (8001558 <hci_tl_lowlevel_init+0x58>)
 8001510:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8001512:	4b12      	ldr	r3, [pc, #72]	@ (800155c <hci_tl_lowlevel_init+0x5c>)
 8001514:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8001516:	4b12      	ldr	r3, [pc, #72]	@ (8001560 <hci_tl_lowlevel_init+0x60>)
 8001518:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800151a:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <hci_tl_lowlevel_init+0x64>)
 800151c:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 800151e:	1d3b      	adds	r3, r7, #4
 8001520:	4618      	mov	r0, r3
 8001522:	f008 f801 	bl	8009528 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 8001526:	4910      	ldr	r1, [pc, #64]	@ (8001568 <hci_tl_lowlevel_init+0x68>)
 8001528:	4810      	ldr	r0, [pc, #64]	@ (800156c <hci_tl_lowlevel_init+0x6c>)
 800152a:	f002 feb1 	bl	8004290 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 800152e:	4a10      	ldr	r2, [pc, #64]	@ (8001570 <hci_tl_lowlevel_init+0x70>)
 8001530:	2100      	movs	r1, #0
 8001532:	480e      	ldr	r0, [pc, #56]	@ (800156c <hci_tl_lowlevel_init+0x6c>)
 8001534:	f002 fe92 	bl	800425c <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001538:	2200      	movs	r2, #0
 800153a:	2100      	movs	r1, #0
 800153c:	2017      	movs	r0, #23
 800153e:	f002 fd4a 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001542:	2017      	movs	r0, #23
 8001544:	f002 fd63 	bl	800400e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001548:	bf00      	nop
 800154a:	3720      	adds	r7, #32
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	08001289 	.word	0x08001289
 8001554:	0800131d 	.word	0x0800131d
 8001558:	08001441 	.word	0x08001441
 800155c:	08001391 	.word	0x08001391
 8001560:	0800134d 	.word	0x0800134d
 8001564:	08002de9 	.word	0x08002de9
 8001568:	16000006 	.word	0x16000006
 800156c:	20000100 	.word	0x20000100
 8001570:	08001575 	.word	0x08001575

08001574 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001578:	e005      	b.n	8001586 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800157a:	2000      	movs	r0, #0
 800157c:	f008 f90c 	bl	8009798 <hci_notify_asynch_evt>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d105      	bne.n	8001592 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8001586:	f7ff ffab 	bl	80014e0 <IsDataAvailable>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1f4      	bne.n	800157a <hci_tl_lowlevel_isr+0x6>
 8001590:	e000      	b.n	8001594 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001592:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001594:	bd80      	pop	{r7, pc}
	...

08001598 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4a07      	ldr	r2, [pc, #28]	@ (80015c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80015a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	4a06      	ldr	r2, [pc, #24]	@ (80015c8 <vApplicationGetIdleTaskMemory+0x30>)
 80015ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2280      	movs	r2, #128	@ 0x80
 80015b4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80015b6:	bf00      	nop
 80015b8:	3714      	adds	r7, #20
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	20000208 	.word	0x20000208
 80015c8:	2000025c 	.word	0x2000025c

080015cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015cc:	b5b0      	push	{r4, r5, r7, lr}
 80015ce:	b08e      	sub	sp, #56	@ 0x38
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015d2:	f001 fcab 	bl	8002f2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015d6:	f000 f84d 	bl	8001674 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80015da:	f000 f8ad 	bl	8001738 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015de:	f000 fbcd 	bl	8001d7c <MX_GPIO_Init>
  MX_ADC1_Init();
 80015e2:	f000 f8d9 	bl	8001798 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 80015e6:	f000 f93b 	bl	8001860 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 80015ea:	f000 f971 	bl	80018d0 <MX_I2C1_Init>
  MX_I2C2_Init();
 80015ee:	f000 f9af 	bl	8001950 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 80015f2:	f000 f9ed 	bl	80019d0 <MX_OCTOSPI1_Init>
  MX_SPI1_Init();
 80015f6:	f000 fa41 	bl	8001a7c <MX_SPI1_Init>
  MX_UART4_Init();
 80015fa:	f000 fad1 	bl	8001ba0 <MX_UART4_Init>
  MX_USART2_UART_Init();
 80015fe:	f000 fb1b 	bl	8001c38 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001602:	f000 fb67 	bl	8001cd4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 8001606:	f000 fbb1 	bl	8001d6c <MX_USB_OTG_FS_USB_Init>
  MX_TIM1_Init();
 800160a:	f000 fa75 	bl	8001af8 <MX_TIM1_Init>
  MX_BlueNRG_MS_Init();
 800160e:	f7ff f9f1 	bl	80009f4 <MX_BlueNRG_MS_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001612:	4b14      	ldr	r3, [pc, #80]	@ (8001664 <main+0x98>)
 8001614:	f107 041c 	add.w	r4, r7, #28
 8001618:	461d      	mov	r5, r3
 800161a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800161c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800161e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001622:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001626:	f107 031c 	add.w	r3, r7, #28
 800162a:	2100      	movs	r1, #0
 800162c:	4618      	mov	r0, r3
 800162e:	f008 fa35 	bl	8009a9c <osThreadCreate>
 8001632:	4603      	mov	r3, r0
 8001634:	4a0c      	ldr	r2, [pc, #48]	@ (8001668 <main+0x9c>)
 8001636:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityHigh, 0, 128);
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <main+0xa0>)
 800163a:	463c      	mov	r4, r7
 800163c:	461d      	mov	r5, r3
 800163e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001642:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001646:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 800164a:	463b      	mov	r3, r7
 800164c:	2100      	movs	r1, #0
 800164e:	4618      	mov	r0, r3
 8001650:	f008 fa24 	bl	8009a9c <osThreadCreate>
 8001654:	4603      	mov	r3, r0
 8001656:	4a06      	ldr	r2, [pc, #24]	@ (8001670 <main+0xa4>)
 8001658:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800165a:	f008 fa18 	bl	8009a8e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800165e:	bf00      	nop
 8001660:	e7fd      	b.n	800165e <main+0x92>
 8001662:	bf00      	nop
 8001664:	0800bf7c 	.word	0x0800bf7c
 8001668:	20000860 	.word	0x20000860
 800166c:	0800bfa4 	.word	0x0800bfa4
 8001670:	20000864 	.word	0x20000864

08001674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b096      	sub	sp, #88	@ 0x58
 8001678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800167a:	f107 0314 	add.w	r3, r7, #20
 800167e:	2244      	movs	r2, #68	@ 0x44
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f009 fdbb 	bl	800b1fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001688:	463b      	mov	r3, r7
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
 8001694:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001696:	2000      	movs	r0, #0
 8001698:	f003 ff52 	bl	8005540 <HAL_PWREx_ControlVoltageScaling>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80016a2:	f000 fcc3 	bl	800202c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80016a6:	f003 ff1b 	bl	80054e0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80016aa:	4b22      	ldr	r3, [pc, #136]	@ (8001734 <SystemClock_Config+0xc0>)
 80016ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016b0:	4a20      	ldr	r2, [pc, #128]	@ (8001734 <SystemClock_Config+0xc0>)
 80016b2:	f023 0318 	bic.w	r3, r3, #24
 80016b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80016ba:	2314      	movs	r3, #20
 80016bc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80016be:	2301      	movs	r3, #1
 80016c0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80016c2:	2301      	movs	r3, #1
 80016c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80016ca:	2360      	movs	r3, #96	@ 0x60
 80016cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ce:	2302      	movs	r3, #2
 80016d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80016d2:	2301      	movs	r3, #1
 80016d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016d6:	2301      	movs	r3, #1
 80016d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80016da:	233c      	movs	r3, #60	@ 0x3c
 80016dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016de:	2302      	movs	r3, #2
 80016e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016e2:	2302      	movs	r3, #2
 80016e4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016e6:	2302      	movs	r3, #2
 80016e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	4618      	mov	r0, r3
 80016f0:	f003 ffca 	bl	8005688 <HAL_RCC_OscConfig>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80016fa:	f000 fc97 	bl	800202c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016fe:	230f      	movs	r3, #15
 8001700:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001702:	2303      	movs	r3, #3
 8001704:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001706:	2300      	movs	r3, #0
 8001708:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001712:	463b      	mov	r3, r7
 8001714:	2105      	movs	r1, #5
 8001716:	4618      	mov	r0, r3
 8001718:	f004 fbd0 	bl	8005ebc <HAL_RCC_ClockConfig>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001722:	f000 fc83 	bl	800202c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001726:	f005 f9b7 	bl	8006a98 <HAL_RCCEx_EnableMSIPLLMode>
}
 800172a:	bf00      	nop
 800172c:	3758      	adds	r7, #88	@ 0x58
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000

08001738 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b0a6      	sub	sp, #152	@ 0x98
 800173c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800173e:	1d3b      	adds	r3, r7, #4
 8001740:	2294      	movs	r2, #148	@ 0x94
 8001742:	2100      	movs	r1, #0
 8001744:	4618      	mov	r0, r3
 8001746:	f009 fd5a 	bl	800b1fe <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 800174a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800174e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001750:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001754:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001758:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800175c:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800175e:	2301      	movs	r3, #1
 8001760:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001762:	2301      	movs	r3, #1
 8001764:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001766:	2318      	movs	r3, #24
 8001768:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800176a:	2302      	movs	r3, #2
 800176c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800176e:	2302      	movs	r3, #2
 8001770:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001772:	2302      	movs	r3, #2
 8001774:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001776:	f04f 7388 	mov.w	r3, #17825792	@ 0x1100000
 800177a:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	4618      	mov	r0, r3
 8001780:	f004 fe5a 	bl	8006438 <HAL_RCCEx_PeriphCLKConfig>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800178a:	f000 fc4f 	bl	800202c <Error_Handler>
  }
}
 800178e:	bf00      	nop
 8001790:	3798      	adds	r7, #152	@ 0x98
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800179e:	463b      	mov	r3, r7
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
 80017ac:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80017ae:	4b29      	ldr	r3, [pc, #164]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017b0:	4a29      	ldr	r2, [pc, #164]	@ (8001858 <MX_ADC1_Init+0xc0>)
 80017b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80017b4:	4b27      	ldr	r3, [pc, #156]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017ba:	4b26      	ldr	r3, [pc, #152]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017bc:	2200      	movs	r2, #0
 80017be:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017c0:	4b24      	ldr	r3, [pc, #144]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017c6:	4b23      	ldr	r3, [pc, #140]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017cc:	4b21      	ldr	r3, [pc, #132]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017ce:	2204      	movs	r2, #4
 80017d0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80017d2:	4b20      	ldr	r3, [pc, #128]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017da:	2200      	movs	r2, #0
 80017dc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80017de:	4b1d      	ldr	r3, [pc, #116]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017ec:	4b19      	ldr	r3, [pc, #100]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017f2:	4b18      	ldr	r3, [pc, #96]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017f8:	4b16      	ldr	r3, [pc, #88]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001800:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <MX_ADC1_Init+0xbc>)
 8001802:	2200      	movs	r2, #0
 8001804:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001806:	4b13      	ldr	r3, [pc, #76]	@ (8001854 <MX_ADC1_Init+0xbc>)
 8001808:	2200      	movs	r2, #0
 800180a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800180e:	4811      	ldr	r0, [pc, #68]	@ (8001854 <MX_ADC1_Init+0xbc>)
 8001810:	f001 fdc4 	bl	800339c <HAL_ADC_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800181a:	f000 fc07 	bl	800202c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800181e:	4b0f      	ldr	r3, [pc, #60]	@ (800185c <MX_ADC1_Init+0xc4>)
 8001820:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001822:	2306      	movs	r3, #6
 8001824:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001826:	2300      	movs	r3, #0
 8001828:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800182a:	237f      	movs	r3, #127	@ 0x7f
 800182c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800182e:	2304      	movs	r3, #4
 8001830:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001836:	463b      	mov	r3, r7
 8001838:	4619      	mov	r1, r3
 800183a:	4806      	ldr	r0, [pc, #24]	@ (8001854 <MX_ADC1_Init+0xbc>)
 800183c:	f001 fef4 	bl	8003628 <HAL_ADC_ConfigChannel>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001846:	f000 fbf1 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800184a:	bf00      	nop
 800184c:	3718      	adds	r7, #24
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	2000045c 	.word	0x2000045c
 8001858:	50040000 	.word	0x50040000
 800185c:	04300002 	.word	0x04300002

08001860 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8001864:	4b18      	ldr	r3, [pc, #96]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001866:	4a19      	ldr	r2, [pc, #100]	@ (80018cc <MX_DFSDM1_Init+0x6c>)
 8001868:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 800186a:	4b17      	ldr	r3, [pc, #92]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 800186c:	2201      	movs	r2, #1
 800186e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001870:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 8001876:	4b14      	ldr	r3, [pc, #80]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001878:	2202      	movs	r2, #2
 800187a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800187c:	4b12      	ldr	r3, [pc, #72]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 800187e:	2200      	movs	r2, #0
 8001880:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001882:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001884:	2200      	movs	r2, #0
 8001886:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8001888:	4b0f      	ldr	r3, [pc, #60]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 800188a:	2200      	movs	r2, #0
 800188c:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800188e:	4b0e      	ldr	r3, [pc, #56]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001890:	2200      	movs	r2, #0
 8001892:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001894:	4b0c      	ldr	r3, [pc, #48]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001896:	2204      	movs	r2, #4
 8001898:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800189a:	4b0b      	ldr	r3, [pc, #44]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 800189c:	2200      	movs	r2, #0
 800189e:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80018a0:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80018a6:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80018b2:	4805      	ldr	r0, [pc, #20]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 80018b4:	f002 fbc6 	bl	8004044 <HAL_DFSDM_ChannelInit>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 80018be:	f000 fbb5 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	200004c4 	.word	0x200004c4
 80018cc:	40016040 	.word	0x40016040

080018d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001948 <MX_I2C1_Init+0x78>)
 80018d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80018da:	4b1a      	ldr	r3, [pc, #104]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018dc:	4a1b      	ldr	r2, [pc, #108]	@ (800194c <MX_I2C1_Init+0x7c>)
 80018de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018e0:	4b18      	ldr	r3, [pc, #96]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018e6:	4b17      	ldr	r3, [pc, #92]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018e8:	2201      	movs	r2, #1
 80018ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018ec:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018f2:	4b14      	ldr	r3, [pc, #80]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018f8:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018fe:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <MX_I2C1_Init+0x74>)
 8001900:	2200      	movs	r2, #0
 8001902:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001904:	4b0f      	ldr	r3, [pc, #60]	@ (8001944 <MX_I2C1_Init+0x74>)
 8001906:	2200      	movs	r2, #0
 8001908:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800190a:	480e      	ldr	r0, [pc, #56]	@ (8001944 <MX_I2C1_Init+0x74>)
 800190c:	f002 ffdb 	bl	80048c6 <HAL_I2C_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001916:	f000 fb89 	bl	800202c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800191a:	2100      	movs	r1, #0
 800191c:	4809      	ldr	r0, [pc, #36]	@ (8001944 <MX_I2C1_Init+0x74>)
 800191e:	f003 f86d 	bl	80049fc <HAL_I2CEx_ConfigAnalogFilter>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001928:	f000 fb80 	bl	800202c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800192c:	2100      	movs	r1, #0
 800192e:	4805      	ldr	r0, [pc, #20]	@ (8001944 <MX_I2C1_Init+0x74>)
 8001930:	f003 f8af 	bl	8004a92 <HAL_I2CEx_ConfigDigitalFilter>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800193a:	f000 fb77 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	200004fc 	.word	0x200004fc
 8001948:	40005400 	.word	0x40005400
 800194c:	307075b1 	.word	0x307075b1

08001950 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001954:	4b1b      	ldr	r3, [pc, #108]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001956:	4a1c      	ldr	r2, [pc, #112]	@ (80019c8 <MX_I2C2_Init+0x78>)
 8001958:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 800195a:	4b1a      	ldr	r3, [pc, #104]	@ (80019c4 <MX_I2C2_Init+0x74>)
 800195c:	4a1b      	ldr	r2, [pc, #108]	@ (80019cc <MX_I2C2_Init+0x7c>)
 800195e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001960:	4b18      	ldr	r3, [pc, #96]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001962:	2200      	movs	r2, #0
 8001964:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001966:	4b17      	ldr	r3, [pc, #92]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001968:	2201      	movs	r2, #1
 800196a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800196c:	4b15      	ldr	r3, [pc, #84]	@ (80019c4 <MX_I2C2_Init+0x74>)
 800196e:	2200      	movs	r2, #0
 8001970:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001972:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001974:	2200      	movs	r2, #0
 8001976:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001978:	4b12      	ldr	r3, [pc, #72]	@ (80019c4 <MX_I2C2_Init+0x74>)
 800197a:	2200      	movs	r2, #0
 800197c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800197e:	4b11      	ldr	r3, [pc, #68]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001980:	2200      	movs	r2, #0
 8001982:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001984:	4b0f      	ldr	r3, [pc, #60]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001986:	2200      	movs	r2, #0
 8001988:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800198a:	480e      	ldr	r0, [pc, #56]	@ (80019c4 <MX_I2C2_Init+0x74>)
 800198c:	f002 ff9b 	bl	80048c6 <HAL_I2C_Init>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001996:	f000 fb49 	bl	800202c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800199a:	2100      	movs	r1, #0
 800199c:	4809      	ldr	r0, [pc, #36]	@ (80019c4 <MX_I2C2_Init+0x74>)
 800199e:	f003 f82d 	bl	80049fc <HAL_I2CEx_ConfigAnalogFilter>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80019a8:	f000 fb40 	bl	800202c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80019ac:	2100      	movs	r1, #0
 80019ae:	4805      	ldr	r0, [pc, #20]	@ (80019c4 <MX_I2C2_Init+0x74>)
 80019b0:	f003 f86f 	bl	8004a92 <HAL_I2CEx_ConfigDigitalFilter>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80019ba:	f000 fb37 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000550 	.word	0x20000550
 80019c8:	40005800 	.word	0x40005800
 80019cc:	307075b1 	.word	0x307075b1

080019d0 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 80019d6:	1d3b      	adds	r3, r7, #4
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 80019e4:	4b23      	ldr	r3, [pc, #140]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 80019e6:	4a24      	ldr	r2, [pc, #144]	@ (8001a78 <MX_OCTOSPI1_Init+0xa8>)
 80019e8:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80019ea:	4b22      	ldr	r3, [pc, #136]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80019f0:	4b20      	ldr	r3, [pc, #128]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 80019f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 80019f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80019fc:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80019fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a00:	2220      	movs	r2, #32
 8001a02:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001a04:	4b1b      	ldr	r3, [pc, #108]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a06:	2201      	movs	r2, #1
 8001a08:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001a10:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001a16:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001a1c:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001a22:	4b14      	ldr	r3, [pc, #80]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001a28:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001a2e:	4b11      	ldr	r3, [pc, #68]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a30:	2208      	movs	r2, #8
 8001a32:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001a34:	480f      	ldr	r0, [pc, #60]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a36:	f003 f879 	bl	8004b2c <HAL_OSPI_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 8001a40:	f000 faf4 	bl	800202c <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8001a44:	2301      	movs	r3, #1
 8001a46:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001a4c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8001a50:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a52:	1d3b      	adds	r3, r7, #4
 8001a54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4806      	ldr	r0, [pc, #24]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a5c:	f003 f920 	bl	8004ca0 <HAL_OSPIM_Config>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 8001a66:	f000 fae1 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001a6a:	bf00      	nop
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	200005a4 	.word	0x200005a4
 8001a78:	a0001000 	.word	0xa0001000

08001a7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a80:	4b1b      	ldr	r3, [pc, #108]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001a82:	4a1c      	ldr	r2, [pc, #112]	@ (8001af4 <MX_SPI1_Init+0x78>)
 8001a84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a86:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001a88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a8e:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001a94:	4b16      	ldr	r3, [pc, #88]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001a96:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001a9a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a9c:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001aa2:	4b13      	ldr	r3, [pc, #76]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001aa8:	4b11      	ldr	r3, [pc, #68]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001aaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001ab2:	2208      	movs	r2, #8
 8001ab4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001abc:	4b0c      	ldr	r3, [pc, #48]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001ac8:	4b09      	ldr	r3, [pc, #36]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001aca:	2207      	movs	r2, #7
 8001acc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ace:	4b08      	ldr	r3, [pc, #32]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ad4:	4b06      	ldr	r3, [pc, #24]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001ad6:	2208      	movs	r2, #8
 8001ad8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ada:	4805      	ldr	r0, [pc, #20]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001adc:	f005 f9d4 	bl	8006e88 <HAL_SPI_Init>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001ae6:	f000 faa1 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200005f4 	.word	0x200005f4
 8001af4:	40013000 	.word	0x40013000

08001af8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b088      	sub	sp, #32
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afe:	f107 0310 	add.w	r3, r7, #16
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b16:	4b20      	ldr	r3, [pc, #128]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b18:	4a20      	ldr	r2, [pc, #128]	@ (8001b9c <MX_TIM1_Init+0xa4>)
 8001b1a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b22:	4b1d      	ldr	r3, [pc, #116]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b28:	4b1b      	ldr	r3, [pc, #108]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b2e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b30:	4b19      	ldr	r3, [pc, #100]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b36:	4b18      	ldr	r3, [pc, #96]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b3c:	4b16      	ldr	r3, [pc, #88]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b42:	4815      	ldr	r0, [pc, #84]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b44:	f005 fdd4 	bl	80076f0 <HAL_TIM_Base_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001b4e:	f000 fa6d 	bl	800202c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b56:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b58:	f107 0310 	add.w	r3, r7, #16
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	480e      	ldr	r0, [pc, #56]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b60:	f005 fe1d 	bl	800779e <HAL_TIM_ConfigClockSource>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001b6a:	f000 fa5f 	bl	800202c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b72:	2300      	movs	r3, #0
 8001b74:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b7a:	1d3b      	adds	r3, r7, #4
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4806      	ldr	r0, [pc, #24]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b80:	f006 f816 	bl	8007bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001b8a:	f000 fa4f 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b8e:	bf00      	nop
 8001b90:	3720      	adds	r7, #32
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000658 	.word	0x20000658
 8001b9c:	40012c00 	.word	0x40012c00

08001ba0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001ba4:	4b22      	ldr	r3, [pc, #136]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001ba6:	4a23      	ldr	r2, [pc, #140]	@ (8001c34 <MX_UART4_Init+0x94>)
 8001ba8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001baa:	4b21      	ldr	r3, [pc, #132]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bb0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001bb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bc6:	220c      	movs	r2, #12
 8001bc8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bca:	4b19      	ldr	r3, [pc, #100]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd0:	4b17      	ldr	r3, [pc, #92]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bd6:	4b16      	ldr	r3, [pc, #88]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bdc:	4b14      	ldr	r3, [pc, #80]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001be2:	4b13      	ldr	r3, [pc, #76]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001be8:	4811      	ldr	r0, [pc, #68]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bea:	f006 f869 	bl	8007cc0 <HAL_UART_Init>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001bf4:	f000 fa1a 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	480d      	ldr	r0, [pc, #52]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bfc:	f006 fe92 	bl	8008924 <HAL_UARTEx_SetTxFifoThreshold>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001c06:	f000 fa11 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4808      	ldr	r0, [pc, #32]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001c0e:	f006 fec7 	bl	80089a0 <HAL_UARTEx_SetRxFifoThreshold>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001c18:	f000 fa08 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001c1c:	4804      	ldr	r0, [pc, #16]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001c1e:	f006 fe48 	bl	80088b2 <HAL_UARTEx_DisableFifoMode>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001c28:	f000 fa00 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001c2c:	bf00      	nop
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	200006a4 	.word	0x200006a4
 8001c34:	40004c00 	.word	0x40004c00

08001c38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c3c:	4b23      	ldr	r3, [pc, #140]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c3e:	4a24      	ldr	r2, [pc, #144]	@ (8001cd0 <MX_USART2_UART_Init+0x98>)
 8001c40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c42:	4b22      	ldr	r3, [pc, #136]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c4a:	4b20      	ldr	r3, [pc, #128]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c50:	4b1e      	ldr	r3, [pc, #120]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c56:	4b1d      	ldr	r3, [pc, #116]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c5e:	220c      	movs	r2, #12
 8001c60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001c62:	4b1a      	ldr	r3, [pc, #104]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c64:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001c68:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c6a:	4b18      	ldr	r3, [pc, #96]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c70:	4b16      	ldr	r3, [pc, #88]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c76:	4b15      	ldr	r3, [pc, #84]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c7c:	4b13      	ldr	r3, [pc, #76]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c82:	4812      	ldr	r0, [pc, #72]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c84:	f006 f81c 	bl	8007cc0 <HAL_UART_Init>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8001c8e:	f000 f9cd 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c92:	2100      	movs	r1, #0
 8001c94:	480d      	ldr	r0, [pc, #52]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c96:	f006 fe45 	bl	8008924 <HAL_UARTEx_SetTxFifoThreshold>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8001ca0:	f000 f9c4 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4809      	ldr	r0, [pc, #36]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001ca8:	f006 fe7a 	bl	80089a0 <HAL_UARTEx_SetRxFifoThreshold>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8001cb2:	f000 f9bb 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001cb6:	4805      	ldr	r0, [pc, #20]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001cb8:	f006 fdfb 	bl	80088b2 <HAL_UARTEx_DisableFifoMode>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8001cc2:	f000 f9b3 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000738 	.word	0x20000738
 8001cd0:	40004400 	.word	0x40004400

08001cd4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001cd8:	4b22      	ldr	r3, [pc, #136]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cda:	4a23      	ldr	r2, [pc, #140]	@ (8001d68 <MX_USART3_UART_Init+0x94>)
 8001cdc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001cde:	4b21      	ldr	r3, [pc, #132]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001ce0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ce4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001cec:	4b1d      	ldr	r3, [pc, #116]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cfa:	220c      	movs	r2, #12
 8001cfc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cfe:	4b19      	ldr	r3, [pc, #100]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d04:	4b17      	ldr	r3, [pc, #92]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d0a:	4b16      	ldr	r3, [pc, #88]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d10:	4b14      	ldr	r3, [pc, #80]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d16:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d1c:	4811      	ldr	r0, [pc, #68]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d1e:	f005 ffcf 	bl	8007cc0 <HAL_UART_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001d28:	f000 f980 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	480d      	ldr	r0, [pc, #52]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d30:	f006 fdf8 	bl	8008924 <HAL_UARTEx_SetTxFifoThreshold>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001d3a:	f000 f977 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d3e:	2100      	movs	r1, #0
 8001d40:	4808      	ldr	r0, [pc, #32]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d42:	f006 fe2d 	bl	80089a0 <HAL_UARTEx_SetRxFifoThreshold>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001d4c:	f000 f96e 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001d50:	4804      	ldr	r0, [pc, #16]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d52:	f006 fdae 	bl	80088b2 <HAL_UARTEx_DisableFifoMode>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001d5c:	f000 f966 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	200007cc 	.word	0x200007cc
 8001d68:	40004800 	.word	0x40004800

08001d6c <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
	...

08001d7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08c      	sub	sp, #48	@ 0x30
 8001d80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d82:	f107 031c 	add.w	r3, r7, #28
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	605a      	str	r2, [r3, #4]
 8001d8c:	609a      	str	r2, [r3, #8]
 8001d8e:	60da      	str	r2, [r3, #12]
 8001d90:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d92:	4b96      	ldr	r3, [pc, #600]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d96:	4a95      	ldr	r2, [pc, #596]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001d98:	f043 0310 	orr.w	r3, r3, #16
 8001d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d9e:	4b93      	ldr	r3, [pc, #588]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da2:	f003 0310 	and.w	r3, r3, #16
 8001da6:	61bb      	str	r3, [r7, #24]
 8001da8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001daa:	4b90      	ldr	r3, [pc, #576]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dae:	4a8f      	ldr	r2, [pc, #572]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001db0:	f043 0304 	orr.w	r3, r3, #4
 8001db4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001db6:	4b8d      	ldr	r3, [pc, #564]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dba:	f003 0304 	and.w	r3, r3, #4
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dc2:	4b8a      	ldr	r3, [pc, #552]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc6:	4a89      	ldr	r2, [pc, #548]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001dc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dce:	4b87      	ldr	r3, [pc, #540]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd6:	613b      	str	r3, [r7, #16]
 8001dd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dda:	4b84      	ldr	r3, [pc, #528]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dde:	4a83      	ldr	r2, [pc, #524]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001de6:	4b81      	ldr	r3, [pc, #516]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df2:	4b7e      	ldr	r3, [pc, #504]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df6:	4a7d      	ldr	r2, [pc, #500]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001df8:	f043 0302 	orr.w	r3, r3, #2
 8001dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dfe:	4b7b      	ldr	r3, [pc, #492]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e0a:	4b78      	ldr	r3, [pc, #480]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e0e:	4a77      	ldr	r2, [pc, #476]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001e10:	f043 0308 	orr.w	r3, r3, #8
 8001e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e16:	4b75      	ldr	r3, [pc, #468]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e1a:	f003 0308 	and.w	r3, r3, #8
 8001e1e:	607b      	str	r3, [r7, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8001e22:	2200      	movs	r2, #0
 8001e24:	f240 1105 	movw	r1, #261	@ 0x105
 8001e28:	4871      	ldr	r0, [pc, #452]	@ (8001ff0 <MX_GPIO_Init+0x274>)
 8001e2a:	f002 fd11 	bl	8004850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f248 111c 	movw	r1, #33052	@ 0x811c
 8001e34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e38:	f002 fd0a 	bl	8004850 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f24b 0134 	movw	r1, #45108	@ 0xb034
 8001e42:	486c      	ldr	r0, [pc, #432]	@ (8001ff4 <MX_GPIO_Init+0x278>)
 8001e44:	f002 fd04 	bl	8004850 <HAL_GPIO_WritePin>
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f242 0183 	movw	r1, #8323	@ 0x2083
 8001e4e:	486a      	ldr	r0, [pc, #424]	@ (8001ff8 <MX_GPIO_Init+0x27c>)
 8001e50:	f002 fcfe 	bl	8004850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001e54:	2200      	movs	r2, #0
 8001e56:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8001e5a:	4868      	ldr	r0, [pc, #416]	@ (8001ffc <MX_GPIO_Init+0x280>)
 8001e5c:	f002 fcf8 	bl	8004850 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001e60:	f240 1305 	movw	r3, #261	@ 0x105
 8001e64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e66:	2301      	movs	r3, #1
 8001e68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e72:	f107 031c 	add.w	r3, r7, #28
 8001e76:	4619      	mov	r1, r3
 8001e78:	485d      	ldr	r0, [pc, #372]	@ (8001ff0 <MX_GPIO_Init+0x274>)
 8001e7a:	f002 fa4d 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 8001e7e:	237a      	movs	r3, #122	@ 0x7a
 8001e80:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e82:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001e86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e8c:	f107 031c 	add.w	r3, r7, #28
 8001e90:	4619      	mov	r1, r3
 8001e92:	4857      	ldr	r0, [pc, #348]	@ (8001ff0 <MX_GPIO_Init+0x274>)
 8001e94:	f002 fa40 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8001e98:	f248 131c 	movw	r3, #33052	@ 0x811c
 8001e9c:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eb4:	f002 fa30 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ebc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ec0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001ec6:	f107 031c 	add.w	r3, r7, #28
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4849      	ldr	r0, [pc, #292]	@ (8001ff4 <MX_GPIO_Init+0x278>)
 8001ece:	f002 fa23 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001ee6:	f107 031c 	add.w	r3, r7, #28
 8001eea:	4619      	mov	r1, r3
 8001eec:	4841      	ldr	r0, [pc, #260]	@ (8001ff4 <MX_GPIO_Init+0x278>)
 8001eee:	f002 fa13 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8001ef2:	f24b 0334 	movw	r3, #45108	@ 0xb034
 8001ef6:	61fb      	str	r3, [r7, #28]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f00:	2300      	movs	r3, #0
 8001f02:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f04:	f107 031c 	add.w	r3, r7, #28
 8001f08:	4619      	mov	r1, r3
 8001f0a:	483a      	ldr	r0, [pc, #232]	@ (8001ff4 <MX_GPIO_Init+0x278>)
 8001f0c:	f002 fa04 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8001f10:	f64d 4304 	movw	r3, #56324	@ 0xdc04
 8001f14:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f16:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f20:	f107 031c 	add.w	r3, r7, #28
 8001f24:	4619      	mov	r1, r3
 8001f26:	4834      	ldr	r0, [pc, #208]	@ (8001ff8 <MX_GPIO_Init+0x27c>)
 8001f28:	f002 f9f6 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 8001f2c:	f242 0383 	movw	r3, #8323	@ 0x2083
 8001f30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f32:	2301      	movs	r3, #1
 8001f34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f36:	2300      	movs	r3, #0
 8001f38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f3e:	f107 031c 	add.w	r3, r7, #28
 8001f42:	4619      	mov	r1, r3
 8001f44:	482c      	ldr	r0, [pc, #176]	@ (8001ff8 <MX_GPIO_Init+0x27c>)
 8001f46:	f002 f9e7 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001f4a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001f4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f50:	2301      	movs	r3, #1
 8001f52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f5c:	f107 031c 	add.w	r3, r7, #28
 8001f60:	4619      	mov	r1, r3
 8001f62:	4826      	ldr	r0, [pc, #152]	@ (8001ffc <MX_GPIO_Init+0x280>)
 8001f64:	f002 f9d8 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001f68:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001f6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f6e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f78:	f107 031c 	add.w	r3, r7, #28
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	481f      	ldr	r0, [pc, #124]	@ (8001ffc <MX_GPIO_Init+0x280>)
 8001f80:	f002 f9ca 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001f84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001f92:	f107 031c 	add.w	r3, r7, #28
 8001f96:	4619      	mov	r1, r3
 8001f98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f9c:	f002 f9bc 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001fa0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001fa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fb2:	230a      	movs	r3, #10
 8001fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb6:	f107 031c 	add.w	r3, r7, #28
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fc0:	f002 f9aa 	bl	8004318 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	2105      	movs	r1, #5
 8001fc8:	2017      	movs	r0, #23
 8001fca:	f002 f804 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001fce:	2017      	movs	r0, #23
 8001fd0:	f002 f81d 	bl	800400e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	2105      	movs	r1, #5
 8001fd8:	2028      	movs	r0, #40	@ 0x28
 8001fda:	f001 fffc 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001fde:	2028      	movs	r0, #40	@ 0x28
 8001fe0:	f002 f815 	bl	800400e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001fe4:	bf00      	nop
 8001fe6:	3730      	adds	r7, #48	@ 0x30
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	48001000 	.word	0x48001000
 8001ff4:	48000400 	.word	0x48000400
 8001ff8:	48000c00 	.word	0x48000c00
 8001ffc:	48000800 	.word	0x48000800

08002000 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002008:	2001      	movs	r0, #1
 800200a:	f007 fd93 	bl	8009b34 <osDelay>
 800200e:	e7fb      	b.n	8002008 <StartDefaultTask+0x8>

08002010 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	printf("hello/r/n");
 8002018:	4803      	ldr	r0, [pc, #12]	@ (8002028 <StartTask02+0x18>)
 800201a:	f009 f89b 	bl	800b154 <iprintf>
    osDelay(1);
 800201e:	2001      	movs	r0, #1
 8002020:	f007 fd88 	bl	8009b34 <osDelay>
  {
 8002024:	bf00      	nop
 8002026:	e7f7      	b.n	8002018 <StartTask02+0x8>
 8002028:	0800bfc0 	.word	0x0800bfc0

0800202c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002030:	b672      	cpsid	i
}
 8002032:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <Error_Handler+0x8>

08002038 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800203e:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <HAL_MspInit+0x4c>)
 8002040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002042:	4a10      	ldr	r2, [pc, #64]	@ (8002084 <HAL_MspInit+0x4c>)
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	6613      	str	r3, [r2, #96]	@ 0x60
 800204a:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <HAL_MspInit+0x4c>)
 800204c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	607b      	str	r3, [r7, #4]
 8002054:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002056:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <HAL_MspInit+0x4c>)
 8002058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205a:	4a0a      	ldr	r2, [pc, #40]	@ (8002084 <HAL_MspInit+0x4c>)
 800205c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002060:	6593      	str	r3, [r2, #88]	@ 0x58
 8002062:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <HAL_MspInit+0x4c>)
 8002064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800206a:	603b      	str	r3, [r7, #0]
 800206c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800206e:	2200      	movs	r2, #0
 8002070:	210f      	movs	r1, #15
 8002072:	f06f 0001 	mvn.w	r0, #1
 8002076:	f001 ffae 	bl	8003fd6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40021000 	.word	0x40021000

08002088 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08a      	sub	sp, #40	@ 0x28
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	f107 0314 	add.w	r3, r7, #20
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a15      	ldr	r2, [pc, #84]	@ (80020fc <HAL_ADC_MspInit+0x74>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d123      	bne.n	80020f2 <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80020aa:	4b15      	ldr	r3, [pc, #84]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ae:	4a14      	ldr	r2, [pc, #80]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80020b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020b6:	4b12      	ldr	r3, [pc, #72]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c6:	4a0e      	ldr	r2, [pc, #56]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020c8:	f043 0304 	orr.w	r3, r3, #4
 80020cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 80020da:	233f      	movs	r3, #63	@ 0x3f
 80020dc:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80020de:	230b      	movs	r3, #11
 80020e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020e6:	f107 0314 	add.w	r3, r7, #20
 80020ea:	4619      	mov	r1, r3
 80020ec:	4805      	ldr	r0, [pc, #20]	@ (8002104 <HAL_ADC_MspInit+0x7c>)
 80020ee:	f002 f913 	bl	8004318 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80020f2:	bf00      	nop
 80020f4:	3728      	adds	r7, #40	@ 0x28
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	50040000 	.word	0x50040000
 8002100:	40021000 	.word	0x40021000
 8002104:	48000800 	.word	0x48000800

08002108 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b0ae      	sub	sp, #184	@ 0xb8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002110:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002120:	f107 0310 	add.w	r3, r7, #16
 8002124:	2294      	movs	r2, #148	@ 0x94
 8002126:	2100      	movs	r1, #0
 8002128:	4618      	mov	r0, r3
 800212a:	f009 f868 	bl	800b1fe <memset>
  if(DFSDM1_Init == 0)
 800212e:	4b25      	ldr	r3, [pc, #148]	@ (80021c4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d142      	bne.n	80021bc <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8002136:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800213a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800213c:	2300      	movs	r3, #0
 800213e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002142:	f107 0310 	add.w	r3, r7, #16
 8002146:	4618      	mov	r0, r3
 8002148:	f004 f976 	bl	8006438 <HAL_RCCEx_PeriphCLKConfig>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8002152:	f7ff ff6b 	bl	800202c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8002156:	4b1c      	ldr	r3, [pc, #112]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800215a:	4a1b      	ldr	r2, [pc, #108]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800215c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002160:	6613      	str	r3, [r2, #96]	@ 0x60
 8002162:	4b19      	ldr	r3, [pc, #100]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002166:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800216e:	4b16      	ldr	r3, [pc, #88]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002172:	4a15      	ldr	r2, [pc, #84]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002174:	f043 0310 	orr.w	r3, r3, #16
 8002178:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800217a:	4b13      	ldr	r3, [pc, #76]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800217c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217e:	f003 0310 	and.w	r3, r3, #16
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8002186:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800218a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218e:	2302      	movs	r3, #2
 8002190:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	2300      	movs	r3, #0
 800219c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80021a0:	2306      	movs	r3, #6
 80021a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021a6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021aa:	4619      	mov	r1, r3
 80021ac:	4807      	ldr	r0, [pc, #28]	@ (80021cc <HAL_DFSDM_ChannelMspInit+0xc4>)
 80021ae:	f002 f8b3 	bl	8004318 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80021b2:	4b04      	ldr	r3, [pc, #16]	@ (80021c4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	3301      	adds	r3, #1
 80021b8:	4a02      	ldr	r2, [pc, #8]	@ (80021c4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80021ba:	6013      	str	r3, [r2, #0]
  }

}
 80021bc:	bf00      	nop
 80021be:	37b8      	adds	r7, #184	@ 0xb8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000868 	.word	0x20000868
 80021c8:	40021000 	.word	0x40021000
 80021cc:	48001000 	.word	0x48001000

080021d0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b0b0      	sub	sp, #192	@ 0xc0
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
 80021e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021e8:	f107 0318 	add.w	r3, r7, #24
 80021ec:	2294      	movs	r2, #148	@ 0x94
 80021ee:	2100      	movs	r1, #0
 80021f0:	4618      	mov	r0, r3
 80021f2:	f009 f804 	bl	800b1fe <memset>
  if(hi2c->Instance==I2C1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a42      	ldr	r2, [pc, #264]	@ (8002304 <HAL_I2C_MspInit+0x134>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d13c      	bne.n	800227a <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002200:	2340      	movs	r3, #64	@ 0x40
 8002202:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002204:	2300      	movs	r3, #0
 8002206:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002208:	f107 0318 	add.w	r3, r7, #24
 800220c:	4618      	mov	r0, r3
 800220e:	f004 f913 	bl	8006438 <HAL_RCCEx_PeriphCLKConfig>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002218:	f7ff ff08 	bl	800202c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221c:	4b3a      	ldr	r3, [pc, #232]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 800221e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002220:	4a39      	ldr	r2, [pc, #228]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 8002222:	f043 0302 	orr.w	r3, r3, #2
 8002226:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002228:	4b37      	ldr	r3, [pc, #220]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 800222a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8002234:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002238:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800223c:	2312      	movs	r3, #18
 800223e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002242:	2301      	movs	r3, #1
 8002244:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002248:	2303      	movs	r3, #3
 800224a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800224e:	2304      	movs	r3, #4
 8002250:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002254:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002258:	4619      	mov	r1, r3
 800225a:	482c      	ldr	r0, [pc, #176]	@ (800230c <HAL_I2C_MspInit+0x13c>)
 800225c:	f002 f85c 	bl	8004318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002260:	4b29      	ldr	r3, [pc, #164]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 8002262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002264:	4a28      	ldr	r2, [pc, #160]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 8002266:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800226a:	6593      	str	r3, [r2, #88]	@ 0x58
 800226c:	4b26      	ldr	r3, [pc, #152]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 800226e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002274:	613b      	str	r3, [r7, #16]
 8002276:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002278:	e040      	b.n	80022fc <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a24      	ldr	r2, [pc, #144]	@ (8002310 <HAL_I2C_MspInit+0x140>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d13b      	bne.n	80022fc <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002284:	2380      	movs	r3, #128	@ 0x80
 8002286:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002288:	2300      	movs	r3, #0
 800228a:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800228c:	f107 0318 	add.w	r3, r7, #24
 8002290:	4618      	mov	r0, r3
 8002292:	f004 f8d1 	bl	8006438 <HAL_RCCEx_PeriphCLKConfig>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 800229c:	f7ff fec6 	bl	800202c <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a0:	4b19      	ldr	r3, [pc, #100]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a4:	4a18      	ldr	r2, [pc, #96]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022a6:	f043 0302 	orr.w	r3, r3, #2
 80022aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022ac:	4b16      	ldr	r3, [pc, #88]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b0:	f003 0302 	and.w	r3, r3, #2
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80022b8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80022bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022c0:	2312      	movs	r3, #18
 80022c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022c6:	2301      	movs	r3, #1
 80022c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022cc:	2303      	movs	r3, #3
 80022ce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80022d2:	2304      	movs	r3, #4
 80022d4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80022dc:	4619      	mov	r1, r3
 80022de:	480b      	ldr	r0, [pc, #44]	@ (800230c <HAL_I2C_MspInit+0x13c>)
 80022e0:	f002 f81a 	bl	8004318 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80022e4:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e8:	4a07      	ldr	r2, [pc, #28]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80022ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80022f0:	4b05      	ldr	r3, [pc, #20]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	68bb      	ldr	r3, [r7, #8]
}
 80022fc:	bf00      	nop
 80022fe:	37c0      	adds	r7, #192	@ 0xc0
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40005400 	.word	0x40005400
 8002308:	40021000 	.word	0x40021000
 800230c:	48000400 	.word	0x48000400
 8002310:	40005800 	.word	0x40005800

08002314 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b0b0      	sub	sp, #192	@ 0xc0
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800232c:	f107 0318 	add.w	r3, r7, #24
 8002330:	2294      	movs	r2, #148	@ 0x94
 8002332:	2100      	movs	r1, #0
 8002334:	4618      	mov	r0, r3
 8002336:	f008 ff62 	bl	800b1fe <memset>
  if(hospi->Instance==OCTOSPI1)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a28      	ldr	r2, [pc, #160]	@ (80023e0 <HAL_OSPI_MspInit+0xcc>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d149      	bne.n	80023d8 <HAL_OSPI_MspInit+0xc4>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002344:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002348:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 800234a:	2300      	movs	r3, #0
 800234c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002350:	f107 0318 	add.w	r3, r7, #24
 8002354:	4618      	mov	r0, r3
 8002356:	f004 f86f 	bl	8006438 <HAL_RCCEx_PeriphCLKConfig>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8002360:	f7ff fe64 	bl	800202c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002364:	4b1f      	ldr	r3, [pc, #124]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 8002366:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002368:	4a1e      	ldr	r2, [pc, #120]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 800236a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800236e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002370:	4b1c      	ldr	r3, [pc, #112]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 8002372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002374:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800237c:	4b19      	ldr	r3, [pc, #100]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 800237e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002380:	4a18      	ldr	r2, [pc, #96]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 8002382:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002386:	6513      	str	r3, [r2, #80]	@ 0x50
 8002388:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 800238a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800238c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002390:	613b      	str	r3, [r7, #16]
 8002392:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002394:	4b13      	ldr	r3, [pc, #76]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 8002396:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002398:	4a12      	ldr	r2, [pc, #72]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 800239a:	f043 0310 	orr.w	r3, r3, #16
 800239e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023a0:	4b10      	ldr	r3, [pc, #64]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 80023a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a4:	f003 0310 	and.w	r3, r3, #16
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80023ac:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80023b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b4:	2302      	movs	r3, #2
 80023b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c0:	2303      	movs	r3, #3
 80023c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80023c6:	230a      	movs	r3, #10
 80023c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80023d0:	4619      	mov	r1, r3
 80023d2:	4805      	ldr	r0, [pc, #20]	@ (80023e8 <HAL_OSPI_MspInit+0xd4>)
 80023d4:	f001 ffa0 	bl	8004318 <HAL_GPIO_Init>

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 80023d8:	bf00      	nop
 80023da:	37c0      	adds	r7, #192	@ 0xc0
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	a0001000 	.word	0xa0001000
 80023e4:	40021000 	.word	0x40021000
 80023e8:	48001000 	.word	0x48001000

080023ec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08a      	sub	sp, #40	@ 0x28
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f4:	f107 0314 	add.w	r3, r7, #20
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	605a      	str	r2, [r3, #4]
 80023fe:	609a      	str	r2, [r3, #8]
 8002400:	60da      	str	r2, [r3, #12]
 8002402:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a17      	ldr	r2, [pc, #92]	@ (8002468 <HAL_SPI_MspInit+0x7c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d128      	bne.n	8002460 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800240e:	4b17      	ldr	r3, [pc, #92]	@ (800246c <HAL_SPI_MspInit+0x80>)
 8002410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002412:	4a16      	ldr	r2, [pc, #88]	@ (800246c <HAL_SPI_MspInit+0x80>)
 8002414:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002418:	6613      	str	r3, [r2, #96]	@ 0x60
 800241a:	4b14      	ldr	r3, [pc, #80]	@ (800246c <HAL_SPI_MspInit+0x80>)
 800241c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800241e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002426:	4b11      	ldr	r3, [pc, #68]	@ (800246c <HAL_SPI_MspInit+0x80>)
 8002428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800242a:	4a10      	ldr	r2, [pc, #64]	@ (800246c <HAL_SPI_MspInit+0x80>)
 800242c:	f043 0301 	orr.w	r3, r3, #1
 8002430:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002432:	4b0e      	ldr	r3, [pc, #56]	@ (800246c <HAL_SPI_MspInit+0x80>)
 8002434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800243e:	23e0      	movs	r3, #224	@ 0xe0
 8002440:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002442:	2302      	movs	r3, #2
 8002444:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800244a:	2303      	movs	r3, #3
 800244c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800244e:	2305      	movs	r3, #5
 8002450:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002452:	f107 0314 	add.w	r3, r7, #20
 8002456:	4619      	mov	r1, r3
 8002458:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800245c:	f001 ff5c 	bl	8004318 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002460:	bf00      	nop
 8002462:	3728      	adds	r7, #40	@ 0x28
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40013000 	.word	0x40013000
 800246c:	40021000 	.word	0x40021000

08002470 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a0a      	ldr	r2, [pc, #40]	@ (80024a8 <HAL_TIM_Base_MspInit+0x38>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d10b      	bne.n	800249a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002482:	4b0a      	ldr	r3, [pc, #40]	@ (80024ac <HAL_TIM_Base_MspInit+0x3c>)
 8002484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002486:	4a09      	ldr	r2, [pc, #36]	@ (80024ac <HAL_TIM_Base_MspInit+0x3c>)
 8002488:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800248c:	6613      	str	r3, [r2, #96]	@ 0x60
 800248e:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <HAL_TIM_Base_MspInit+0x3c>)
 8002490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002492:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40012c00 	.word	0x40012c00
 80024ac:	40021000 	.word	0x40021000

080024b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b0b2      	sub	sp, #200	@ 0xc8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b8:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024c8:	f107 0320 	add.w	r3, r7, #32
 80024cc:	2294      	movs	r2, #148	@ 0x94
 80024ce:	2100      	movs	r1, #0
 80024d0:	4618      	mov	r0, r3
 80024d2:	f008 fe94 	bl	800b1fe <memset>
  if(huart->Instance==UART4)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a63      	ldr	r2, [pc, #396]	@ (8002668 <HAL_UART_MspInit+0x1b8>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d13c      	bne.n	800255a <HAL_UART_MspInit+0xaa>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80024e0:	2308      	movs	r3, #8
 80024e2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80024e4:	2300      	movs	r3, #0
 80024e6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024e8:	f107 0320 	add.w	r3, r7, #32
 80024ec:	4618      	mov	r0, r3
 80024ee:	f003 ffa3 	bl	8006438 <HAL_RCCEx_PeriphCLKConfig>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80024f8:	f7ff fd98 	bl	800202c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80024fc:	4b5b      	ldr	r3, [pc, #364]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 80024fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002500:	4a5a      	ldr	r2, [pc, #360]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002502:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002506:	6593      	str	r3, [r2, #88]	@ 0x58
 8002508:	4b58      	ldr	r3, [pc, #352]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800250a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002510:	61fb      	str	r3, [r7, #28]
 8002512:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002514:	4b55      	ldr	r3, [pc, #340]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002518:	4a54      	ldr	r2, [pc, #336]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800251a:	f043 0301 	orr.w	r3, r3, #1
 800251e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002520:	4b52      	ldr	r3, [pc, #328]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002524:	f003 0301 	and.w	r3, r3, #1
 8002528:	61bb      	str	r3, [r7, #24]
 800252a:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 800252c:	2303      	movs	r3, #3
 800252e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002532:	2302      	movs	r3, #2
 8002534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800253e:	2303      	movs	r3, #3
 8002540:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002544:	2308      	movs	r3, #8
 8002546:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800254e:	4619      	mov	r1, r3
 8002550:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002554:	f001 fee0 	bl	8004318 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002558:	e081      	b.n	800265e <HAL_UART_MspInit+0x1ae>
  else if(huart->Instance==USART2)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a44      	ldr	r2, [pc, #272]	@ (8002670 <HAL_UART_MspInit+0x1c0>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d13b      	bne.n	80025dc <HAL_UART_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002564:	2302      	movs	r3, #2
 8002566:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002568:	2300      	movs	r3, #0
 800256a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800256c:	f107 0320 	add.w	r3, r7, #32
 8002570:	4618      	mov	r0, r3
 8002572:	f003 ff61 	bl	8006438 <HAL_RCCEx_PeriphCLKConfig>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 800257c:	f7ff fd56 	bl	800202c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002580:	4b3a      	ldr	r3, [pc, #232]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002584:	4a39      	ldr	r2, [pc, #228]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800258a:	6593      	str	r3, [r2, #88]	@ 0x58
 800258c:	4b37      	ldr	r3, [pc, #220]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800258e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002594:	617b      	str	r3, [r7, #20]
 8002596:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002598:	4b34      	ldr	r3, [pc, #208]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800259a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800259c:	4a33      	ldr	r2, [pc, #204]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800259e:	f043 0308 	orr.w	r3, r3, #8
 80025a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025a4:	4b31      	ldr	r3, [pc, #196]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 80025a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a8:	f003 0308 	and.w	r3, r3, #8
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80025b0:	2378      	movs	r3, #120	@ 0x78
 80025b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b6:	2302      	movs	r3, #2
 80025b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c2:	2303      	movs	r3, #3
 80025c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025c8:	2307      	movs	r3, #7
 80025ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ce:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80025d2:	4619      	mov	r1, r3
 80025d4:	4827      	ldr	r0, [pc, #156]	@ (8002674 <HAL_UART_MspInit+0x1c4>)
 80025d6:	f001 fe9f 	bl	8004318 <HAL_GPIO_Init>
}
 80025da:	e040      	b.n	800265e <HAL_UART_MspInit+0x1ae>
  else if(huart->Instance==USART3)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a25      	ldr	r2, [pc, #148]	@ (8002678 <HAL_UART_MspInit+0x1c8>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d13b      	bne.n	800265e <HAL_UART_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80025e6:	2304      	movs	r3, #4
 80025e8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80025ea:	2300      	movs	r3, #0
 80025ec:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025ee:	f107 0320 	add.w	r3, r7, #32
 80025f2:	4618      	mov	r0, r3
 80025f4:	f003 ff20 	bl	8006438 <HAL_RCCEx_PeriphCLKConfig>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <HAL_UART_MspInit+0x152>
      Error_Handler();
 80025fe:	f7ff fd15 	bl	800202c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002602:	4b1a      	ldr	r3, [pc, #104]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002606:	4a19      	ldr	r2, [pc, #100]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800260c:	6593      	str	r3, [r2, #88]	@ 0x58
 800260e:	4b17      	ldr	r3, [pc, #92]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002612:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800261a:	4b14      	ldr	r3, [pc, #80]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800261c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800261e:	4a13      	ldr	r2, [pc, #76]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002620:	f043 0308 	orr.w	r3, r3, #8
 8002624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002626:	4b11      	ldr	r3, [pc, #68]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800262a:	f003 0308 	and.w	r3, r3, #8
 800262e:	60bb      	str	r3, [r7, #8]
 8002630:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002632:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002636:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263a:	2302      	movs	r3, #2
 800263c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002640:	2300      	movs	r3, #0
 8002642:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002646:	2303      	movs	r3, #3
 8002648:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800264c:	2307      	movs	r3, #7
 800264e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002652:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002656:	4619      	mov	r1, r3
 8002658:	4806      	ldr	r0, [pc, #24]	@ (8002674 <HAL_UART_MspInit+0x1c4>)
 800265a:	f001 fe5d 	bl	8004318 <HAL_GPIO_Init>
}
 800265e:	bf00      	nop
 8002660:	37c8      	adds	r7, #200	@ 0xc8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40004c00 	.word	0x40004c00
 800266c:	40021000 	.word	0x40021000
 8002670:	40004400 	.word	0x40004400
 8002674:	48000c00 	.word	0x48000c00
 8002678:	40004800 	.word	0x40004800

0800267c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002680:	bf00      	nop
 8002682:	e7fd      	b.n	8002680 <NMI_Handler+0x4>

08002684 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002688:	bf00      	nop
 800268a:	e7fd      	b.n	8002688 <HardFault_Handler+0x4>

0800268c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002690:	bf00      	nop
 8002692:	e7fd      	b.n	8002690 <MemManage_Handler+0x4>

08002694 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002698:	bf00      	nop
 800269a:	e7fd      	b.n	8002698 <BusFault_Handler+0x4>

0800269c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026a0:	bf00      	nop
 80026a2:	e7fd      	b.n	80026a0 <UsageFault_Handler+0x4>

080026a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr

080026b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026b6:	f000 fc8d 	bl	8002fd4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80026ba:	f007 ffcb 	bl	800a654 <xTaskGetSchedulerState>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d001      	beq.n	80026c8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80026c4:	f008 fa08 	bl	800aad8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026c8:	bf00      	nop
 80026ca:	bd80      	pop	{r7, pc}

080026cc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80026d0:	2020      	movs	r0, #32
 80026d2:	f002 f8d5 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 80026d6:	4806      	ldr	r0, [pc, #24]	@ (80026f0 <EXTI9_5_IRQHandler+0x24>)
 80026d8:	f001 fdee 	bl	80042b8 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80026dc:	2080      	movs	r0, #128	@ 0x80
 80026de:	f002 f8cf 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80026e2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80026e6:	f002 f8cb 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000100 	.word	0x20000100

080026f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 80026f8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80026fc:	f002 f8c0 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002700:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002704:	f002 f8bc 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 8002708:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800270c:	f002 f8b8 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8002710:	4806      	ldr	r0, [pc, #24]	@ (800272c <EXTI15_10_IRQHandler+0x38>)
 8002712:	f001 fdd1 	bl	80042b8 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002716:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800271a:	f002 f8b1 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800271e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002722:	f002 f8ad 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2000000c 	.word	0x2000000c

08002730 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  return 1;
 8002734:	2301      	movs	r3, #1
}
 8002736:	4618      	mov	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <_kill>:

int _kill(int pid, int sig)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800274a:	f008 fda7 	bl	800b29c <__errno>
 800274e:	4603      	mov	r3, r0
 8002750:	2216      	movs	r2, #22
 8002752:	601a      	str	r2, [r3, #0]
  return -1;
 8002754:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002758:	4618      	mov	r0, r3
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <_exit>:

void _exit (int status)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002768:	f04f 31ff 	mov.w	r1, #4294967295
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7ff ffe7 	bl	8002740 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002772:	bf00      	nop
 8002774:	e7fd      	b.n	8002772 <_exit+0x12>

08002776 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b086      	sub	sp, #24
 800277a:	af00      	add	r7, sp, #0
 800277c:	60f8      	str	r0, [r7, #12]
 800277e:	60b9      	str	r1, [r7, #8]
 8002780:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002782:	2300      	movs	r3, #0
 8002784:	617b      	str	r3, [r7, #20]
 8002786:	e00a      	b.n	800279e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002788:	f3af 8000 	nop.w
 800278c:	4601      	mov	r1, r0
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	1c5a      	adds	r2, r3, #1
 8002792:	60ba      	str	r2, [r7, #8]
 8002794:	b2ca      	uxtb	r2, r1
 8002796:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	3301      	adds	r3, #1
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	dbf0      	blt.n	8002788 <_read+0x12>
  }

  return len;
 80027a6:	687b      	ldr	r3, [r7, #4]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
 80027c0:	e009      	b.n	80027d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	60ba      	str	r2, [r7, #8]
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f000 fa42 	bl	8002c54 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	3301      	adds	r3, #1
 80027d4:	617b      	str	r3, [r7, #20]
 80027d6:	697a      	ldr	r2, [r7, #20]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	429a      	cmp	r2, r3
 80027dc:	dbf1      	blt.n	80027c2 <_write+0x12>
  }
  return len;
 80027de:	687b      	ldr	r3, [r7, #4]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <_close>:

int _close(int file)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80027f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002810:	605a      	str	r2, [r3, #4]
  return 0;
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <_isatty>:

int _isatty(int file)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002828:	2301      	movs	r3, #1
}
 800282a:	4618      	mov	r0, r3
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr

08002836 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002836:	b480      	push	{r7}
 8002838:	b085      	sub	sp, #20
 800283a:	af00      	add	r7, sp, #0
 800283c:	60f8      	str	r0, [r7, #12]
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3714      	adds	r7, #20
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002858:	4a14      	ldr	r2, [pc, #80]	@ (80028ac <_sbrk+0x5c>)
 800285a:	4b15      	ldr	r3, [pc, #84]	@ (80028b0 <_sbrk+0x60>)
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002864:	4b13      	ldr	r3, [pc, #76]	@ (80028b4 <_sbrk+0x64>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d102      	bne.n	8002872 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800286c:	4b11      	ldr	r3, [pc, #68]	@ (80028b4 <_sbrk+0x64>)
 800286e:	4a12      	ldr	r2, [pc, #72]	@ (80028b8 <_sbrk+0x68>)
 8002870:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002872:	4b10      	ldr	r3, [pc, #64]	@ (80028b4 <_sbrk+0x64>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4413      	add	r3, r2
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	429a      	cmp	r2, r3
 800287e:	d207      	bcs.n	8002890 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002880:	f008 fd0c 	bl	800b29c <__errno>
 8002884:	4603      	mov	r3, r0
 8002886:	220c      	movs	r2, #12
 8002888:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800288a:	f04f 33ff 	mov.w	r3, #4294967295
 800288e:	e009      	b.n	80028a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002890:	4b08      	ldr	r3, [pc, #32]	@ (80028b4 <_sbrk+0x64>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002896:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <_sbrk+0x64>)
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4413      	add	r3, r2
 800289e:	4a05      	ldr	r2, [pc, #20]	@ (80028b4 <_sbrk+0x64>)
 80028a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028a2:	68fb      	ldr	r3, [r7, #12]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3718      	adds	r7, #24
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	200a0000 	.word	0x200a0000
 80028b0:	00000400 	.word	0x00000400
 80028b4:	2000086c 	.word	0x2000086c
 80028b8:	20001ae0 	.word	0x20001ae0

080028bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80028c0:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <SystemInit+0x20>)
 80028c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028c6:	4a05      	ldr	r2, [pc, #20]	@ (80028dc <SystemInit+0x20>)
 80028c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	e000ed00 	.word	0xe000ed00

080028e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80028e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002918 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80028e4:	f7ff ffea 	bl	80028bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028e8:	480c      	ldr	r0, [pc, #48]	@ (800291c <LoopForever+0x6>)
  ldr r1, =_edata
 80028ea:	490d      	ldr	r1, [pc, #52]	@ (8002920 <LoopForever+0xa>)
  ldr r2, =_sidata
 80028ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002924 <LoopForever+0xe>)
  movs r3, #0
 80028ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028f0:	e002      	b.n	80028f8 <LoopCopyDataInit>

080028f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028f6:	3304      	adds	r3, #4

080028f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028fc:	d3f9      	bcc.n	80028f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002928 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002900:	4c0a      	ldr	r4, [pc, #40]	@ (800292c <LoopForever+0x16>)
  movs r3, #0
 8002902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002904:	e001      	b.n	800290a <LoopFillZerobss>

08002906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002908:	3204      	adds	r2, #4

0800290a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800290a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800290c:	d3fb      	bcc.n	8002906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800290e:	f008 fccb 	bl	800b2a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002912:	f7fe fe5b 	bl	80015cc <main>

08002916 <LoopForever>:

LoopForever:
    b LoopForever
 8002916:	e7fe      	b.n	8002916 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002918:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800291c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002920:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002924:	0800c148 	.word	0x0800c148
  ldr r2, =_sbss
 8002928:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800292c:	20001adc 	.word	0x20001adc

08002930 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002930:	e7fe      	b.n	8002930 <ADC1_IRQHandler>
	...

08002934 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	4a04      	ldr	r2, [pc, #16]	@ (8002954 <BSP_LED_Init+0x20>)
 8002942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002946:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	0800c01c 	.word	0x0800c01c

08002958 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8002958:	b580      	push	{r7, lr}
 800295a:	b088      	sub	sp, #32
 800295c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800295e:	4b1c      	ldr	r3, [pc, #112]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 8002960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002962:	4a1b      	ldr	r2, [pc, #108]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 8002964:	f043 0302 	orr.w	r3, r3, #2
 8002968:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800296a:	4b19      	ldr	r3, [pc, #100]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 800296c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002976:	f107 030c 	add.w	r3, r7, #12
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	605a      	str	r2, [r3, #4]
 8002980:	609a      	str	r2, [r3, #8]
 8002982:	60da      	str	r2, [r3, #12]
 8002984:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002986:	4b12      	ldr	r3, [pc, #72]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 8002988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298a:	4a11      	ldr	r2, [pc, #68]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 800298c:	f043 0302 	orr.w	r3, r3, #2
 8002990:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002992:	4b0f      	ldr	r3, [pc, #60]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 8002994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	607b      	str	r3, [r7, #4]
 800299c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 800299e:	2200      	movs	r2, #0
 80029a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029a4:	480b      	ldr	r0, [pc, #44]	@ (80029d4 <LED_USER_GPIO_Init+0x7c>)
 80029a6:	f001 ff53 	bl	8004850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 80029aa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b0:	2301      	movs	r3, #1
 80029b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 80029bc:	f107 030c 	add.w	r3, r7, #12
 80029c0:	4619      	mov	r1, r3
 80029c2:	4804      	ldr	r0, [pc, #16]	@ (80029d4 <LED_USER_GPIO_Init+0x7c>)
 80029c4:	f001 fca8 	bl	8004318 <HAL_GPIO_Init>

}
 80029c8:	bf00      	nop
 80029ca:	3720      	adds	r7, #32
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	40021000 	.word	0x40021000
 80029d4:	48000400 	.word	0x48000400

080029d8 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	4603      	mov	r3, r0
 80029e0:	460a      	mov	r2, r1
 80029e2:	71fb      	strb	r3, [r7, #7]
 80029e4:	4613      	mov	r3, r2
 80029e6:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80029e8:	2300      	movs	r3, #0
 80029ea:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	4a1f      	ldr	r2, [pc, #124]	@ (8002a6c <BSP_PB_Init+0x94>)
 80029f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f4:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 80029f6:	79bb      	ldrb	r3, [r7, #6]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d132      	bne.n	8002a62 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 80029fc:	79fb      	ldrb	r3, [r7, #7]
 80029fe:	00db      	lsls	r3, r3, #3
 8002a00:	4a1b      	ldr	r2, [pc, #108]	@ (8002a70 <BSP_PB_Init+0x98>)
 8002a02:	441a      	add	r2, r3
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	491b      	ldr	r1, [pc, #108]	@ (8002a74 <BSP_PB_Init+0x9c>)
 8002a08:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4610      	mov	r0, r2
 8002a10:	f001 fc3e 	bl	8004290 <HAL_EXTI_GetHandle>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002a1a:	f06f 0303 	mvn.w	r3, #3
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	e01f      	b.n	8002a62 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	4a12      	ldr	r2, [pc, #72]	@ (8002a70 <BSP_PB_Init+0x98>)
 8002a28:	1898      	adds	r0, r3, r2
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	4a12      	ldr	r2, [pc, #72]	@ (8002a78 <BSP_PB_Init+0xa0>)
 8002a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a32:	461a      	mov	r2, r3
 8002a34:	2100      	movs	r1, #0
 8002a36:	f001 fc11 	bl	800425c <HAL_EXTI_RegisterCallback>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d003      	beq.n	8002a48 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002a40:	f06f 0303 	mvn.w	r3, #3
 8002a44:	60fb      	str	r3, [r7, #12]
 8002a46:	e00c      	b.n	8002a62 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002a48:	2028      	movs	r0, #40	@ 0x28
 8002a4a:	79fb      	ldrb	r3, [r7, #7]
 8002a4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002a7c <BSP_PB_Init+0xa4>)
 8002a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a52:	2200      	movs	r2, #0
 8002a54:	4619      	mov	r1, r3
 8002a56:	f001 fabe 	bl	8003fd6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002a5a:	2328      	movs	r3, #40	@ 0x28
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f001 fad6 	bl	800400e <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8002a62:	68fb      	ldr	r3, [r7, #12]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	0800c020 	.word	0x0800c020
 8002a70:	2000000c 	.word	0x2000000c
 8002a74:	0800c024 	.word	0x0800c024
 8002a78:	0800c028 	.word	0x0800c028
 8002a7c:	0800c02c 	.word	0x0800c02c

08002a80 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	4a09      	ldr	r2, [pc, #36]	@ (8002ab4 <BSP_PB_GetState+0x34>)
 8002a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a96:	4611      	mov	r1, r2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f001 fec1 	bl	8004820 <HAL_GPIO_ReadPin>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	bf0c      	ite	eq
 8002aa4:	2301      	moveq	r3, #1
 8002aa6:	2300      	movne	r3, #0
 8002aa8:	b2db      	uxtb	r3, r3
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000008 	.word	0x20000008

08002ab8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002abc:	2000      	movs	r0, #0
 8002abe:	f7fe f853 	bl	8000b68 <BSP_PB_Callback>
}
 8002ac2:	bf00      	nop
 8002ac4:	bd80      	pop	{r7, pc}
	...

08002ac8 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b088      	sub	sp, #32
 8002acc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ace:	4b19      	ldr	r3, [pc, #100]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad2:	4a18      	ldr	r2, [pc, #96]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002ad4:	f043 0304 	orr.w	r3, r3, #4
 8002ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ada:	4b16      	ldr	r3, [pc, #88]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	60bb      	str	r3, [r7, #8]
 8002ae4:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae6:	f107 030c 	add.w	r3, r7, #12
 8002aea:	2200      	movs	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
 8002aee:	605a      	str	r2, [r3, #4]
 8002af0:	609a      	str	r2, [r3, #8]
 8002af2:	60da      	str	r2, [r3, #12]
 8002af4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002af6:	4b0f      	ldr	r3, [pc, #60]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afa:	4a0e      	ldr	r2, [pc, #56]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002afc:	f043 0304 	orr.w	r3, r3, #4
 8002b00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b02:	4b0c      	ldr	r3, [pc, #48]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	607b      	str	r3, [r7, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8002b0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b14:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8002b1e:	f107 030c 	add.w	r3, r7, #12
 8002b22:	4619      	mov	r1, r3
 8002b24:	4804      	ldr	r0, [pc, #16]	@ (8002b38 <BUTTON_USER_GPIO_Init+0x70>)
 8002b26:	f001 fbf7 	bl	8004318 <HAL_GPIO_Init>

}
 8002b2a:	bf00      	nop
 8002b2c:	3720      	adds	r7, #32
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40021000 	.word	0x40021000
 8002b38:	48000800 	.word	0x48000800

08002b3c <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002b46:	2300      	movs	r3, #0
 8002b48:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d903      	bls.n	8002b58 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002b50:	f06f 0301 	mvn.w	r3, #1
 8002b54:	60fb      	str	r3, [r7, #12]
 8002b56:	e022      	b.n	8002b9e <BSP_COM_Init+0x62>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8002b58:	79fa      	ldrb	r2, [r7, #7]
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	4912      	ldr	r1, [pc, #72]	@ (8002ba8 <BSP_COM_Init+0x6c>)
 8002b5e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002b62:	4912      	ldr	r1, [pc, #72]	@ (8002bac <BSP_COM_Init+0x70>)
 8002b64:	2094      	movs	r0, #148	@ 0x94
 8002b66:	fb00 f303 	mul.w	r3, r0, r3
 8002b6a:	440b      	add	r3, r1
 8002b6c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
 8002b70:	2294      	movs	r2, #148	@ 0x94
 8002b72:	fb02 f303 	mul.w	r3, r2, r3
 8002b76:	4a0d      	ldr	r2, [pc, #52]	@ (8002bac <BSP_COM_Init+0x70>)
 8002b78:	4413      	add	r3, r2
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 f886 	bl	8002c8c <USART1_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	2294      	movs	r2, #148	@ 0x94
 8002b84:	fb02 f303 	mul.w	r3, r2, r3
 8002b88:	4a08      	ldr	r2, [pc, #32]	@ (8002bac <BSP_COM_Init+0x70>)
 8002b8a:	4413      	add	r3, r2
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f000 f80f 	bl	8002bb0 <MX_USART1_UART_Init>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d002      	beq.n	8002b9e <BSP_COM_Init+0x62>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002b98:	f06f 0303 	mvn.w	r3, #3
 8002b9c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20000014 	.word	0x20000014
 8002bac:	20000870 	.word	0x20000870

08002bb0 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a24      	ldr	r2, [pc, #144]	@ (8002c50 <MX_USART1_UART_Init+0xa0>)
 8002bc0:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bc8:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	220c      	movs	r2, #12
 8002be0:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(huart) != HAL_OK)
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f005 f85d 	bl	8007cc0 <HAL_UART_Init>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <MX_USART1_UART_Init+0x60>
  {
    ret = HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_UARTEx_SetTxFifoThreshold(huart, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c10:	2100      	movs	r1, #0
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f005 fe86 	bl	8008924 <HAL_UARTEx_SetTxFifoThreshold>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <MX_USART1_UART_Init+0x72>
  {
    ret = HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_UARTEx_SetRxFifoThreshold(huart, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c22:	2100      	movs	r1, #0
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f005 febb 	bl	80089a0 <HAL_UARTEx_SetRxFifoThreshold>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <MX_USART1_UART_Init+0x84>
  {
    ret = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_UARTEx_DisableFifoMode(huart) != HAL_OK)
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f005 fe3c 	bl	80088b2 <HAL_UARTEx_DisableFifoMode>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_USART1_UART_Init+0x94>
  {
    ret = HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3710      	adds	r7, #16
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40013800 	.word	0x40013800

08002c54 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 8002c5c:	4b09      	ldr	r3, [pc, #36]	@ (8002c84 <__io_putchar+0x30>)
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	461a      	mov	r2, r3
 8002c62:	2394      	movs	r3, #148	@ 0x94
 8002c64:	fb02 f303 	mul.w	r3, r2, r3
 8002c68:	4a07      	ldr	r2, [pc, #28]	@ (8002c88 <__io_putchar+0x34>)
 8002c6a:	1898      	adds	r0, r3, r2
 8002c6c:	1d39      	adds	r1, r7, #4
 8002c6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c72:	2201      	movs	r2, #1
 8002c74:	f005 f874 	bl	8007d60 <HAL_UART_Transmit>
  return ch;
 8002c78:	687b      	ldr	r3, [r7, #4]
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20000904 	.word	0x20000904
 8002c88:	20000870 	.word	0x20000870

08002c8c <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b0ae      	sub	sp, #184	@ 0xb8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c94:	f107 0310 	add.w	r3, r7, #16
 8002c98:	2294      	movs	r2, #148	@ 0x94
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f008 faae 	bl	800b1fe <memset>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002caa:	f107 0310 	add.w	r3, r7, #16
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f003 fbc2 	bl	8006438 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cb4:	4b22      	ldr	r3, [pc, #136]	@ (8002d40 <USART1_MspInit+0xb4>)
 8002cb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cb8:	4a21      	ldr	r2, [pc, #132]	@ (8002d40 <USART1_MspInit+0xb4>)
 8002cba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cbe:	6613      	str	r3, [r2, #96]	@ 0x60
 8002cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8002d40 <USART1_MspInit+0xb4>)
 8002cc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cc8:	60fb      	str	r3, [r7, #12]
 8002cca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ccc:	4b1c      	ldr	r3, [pc, #112]	@ (8002d40 <USART1_MspInit+0xb4>)
 8002cce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8002d40 <USART1_MspInit+0xb4>)
 8002cd2:	f043 0302 	orr.w	r3, r3, #2
 8002cd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cd8:	4b19      	ldr	r3, [pc, #100]	@ (8002d40 <USART1_MspInit+0xb4>)
 8002cda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	60bb      	str	r3, [r7, #8]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8002ce4:	2340      	movs	r3, #64	@ 0x40
 8002ce6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cea:	2302      	movs	r3, #2
 8002cec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 8002cfc:	2307      	movs	r3, #7
 8002cfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 8002d02:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002d06:	4619      	mov	r1, r3
 8002d08:	480e      	ldr	r0, [pc, #56]	@ (8002d44 <USART1_MspInit+0xb8>)
 8002d0a:	f001 fb05 	bl	8004318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 8002d0e:	2380      	movs	r3, #128	@ 0x80
 8002d10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d14:	2302      	movs	r3, #2
 8002d16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d20:	2303      	movs	r3, #3
 8002d22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 8002d26:	2307      	movs	r3, #7
 8002d28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 8002d2c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002d30:	4619      	mov	r1, r3
 8002d32:	4804      	ldr	r0, [pc, #16]	@ (8002d44 <USART1_MspInit+0xb8>)
 8002d34:	f001 faf0 	bl	8004318 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 8002d38:	bf00      	nop
 8002d3a:	37b8      	adds	r7, #184	@ 0xb8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40021000 	.word	0x40021000
 8002d44:	48000400 	.word	0x48000400

08002d48 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 8002d52:	4b12      	ldr	r3, [pc, #72]	@ (8002d9c <BSP_SPI3_Init+0x54>)
 8002d54:	4a12      	ldr	r2, [pc, #72]	@ (8002da0 <BSP_SPI3_Init+0x58>)
 8002d56:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8002d58:	4b12      	ldr	r3, [pc, #72]	@ (8002da4 <BSP_SPI3_Init+0x5c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	4911      	ldr	r1, [pc, #68]	@ (8002da4 <BSP_SPI3_Init+0x5c>)
 8002d60:	600a      	str	r2, [r1, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d114      	bne.n	8002d90 <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 8002d66:	480d      	ldr	r0, [pc, #52]	@ (8002d9c <BSP_SPI3_Init+0x54>)
 8002d68:	f004 fb50 	bl	800740c <HAL_SPI_GetState>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d10e      	bne.n	8002d90 <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 8002d72:	480a      	ldr	r0, [pc, #40]	@ (8002d9c <BSP_SPI3_Init+0x54>)
 8002d74:	f000 f882 	bl	8002e7c <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d108      	bne.n	8002d90 <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 8002d7e:	4807      	ldr	r0, [pc, #28]	@ (8002d9c <BSP_SPI3_Init+0x54>)
 8002d80:	f000 f83a 	bl	8002df8 <MX_SPI3_Init>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d002      	beq.n	8002d90 <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8002d8a:	f06f 0307 	mvn.w	r3, #7
 8002d8e:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8002d90:	687b      	ldr	r3, [r7, #4]
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	20000908 	.word	0x20000908
 8002da0:	40003c00 	.word	0x40003c00
 8002da4:	2000096c 	.word	0x2000096c

08002da8 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b088      	sub	sp, #32
 8002dac:	af02      	add	r7, sp, #8
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	4613      	mov	r3, r2
 8002db4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8002dba:	88fb      	ldrh	r3, [r7, #6]
 8002dbc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002dc0:	9200      	str	r2, [sp, #0]
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	68f9      	ldr	r1, [r7, #12]
 8002dc6:	4807      	ldr	r0, [pc, #28]	@ (8002de4 <BSP_SPI3_SendRecv+0x3c>)
 8002dc8:	f004 f901 	bl	8006fce <HAL_SPI_TransmitReceive>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d002      	beq.n	8002dd8 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8002dd2:	f06f 0305 	mvn.w	r3, #5
 8002dd6:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8002dd8:	697b      	ldr	r3, [r7, #20]
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	20000908 	.word	0x20000908

08002de8 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002dec:	f000 f906 	bl	8002ffc <HAL_GetTick>
 8002df0:	4603      	mov	r3, r0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	bd80      	pop	{r7, pc}
	...

08002df8 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002e00:	2300      	movs	r3, #0
 8002e02:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a1c      	ldr	r2, [pc, #112]	@ (8002e78 <MX_SPI3_Init+0x80>)
 8002e08:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e10:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002e1e:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e32:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2208      	movs	r2, #8
 8002e38:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2207      	movs	r2, #7
 8002e50:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2208      	movs	r2, #8
 8002e5c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f004 f812 	bl	8006e88 <HAL_SPI_Init>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3710      	adds	r7, #16
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40003c00 	.word	0x40003c00

08002e7c <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b08a      	sub	sp, #40	@ 0x28
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002e84:	4b27      	ldr	r3, [pc, #156]	@ (8002f24 <SPI3_MspInit+0xa8>)
 8002e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e88:	4a26      	ldr	r2, [pc, #152]	@ (8002f24 <SPI3_MspInit+0xa8>)
 8002e8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e90:	4b24      	ldr	r3, [pc, #144]	@ (8002f24 <SPI3_MspInit+0xa8>)
 8002e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e98:	613b      	str	r3, [r7, #16]
 8002e9a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e9c:	4b21      	ldr	r3, [pc, #132]	@ (8002f24 <SPI3_MspInit+0xa8>)
 8002e9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ea0:	4a20      	ldr	r2, [pc, #128]	@ (8002f24 <SPI3_MspInit+0xa8>)
 8002ea2:	f043 0304 	orr.w	r3, r3, #4
 8002ea6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8002f24 <SPI3_MspInit+0xa8>)
 8002eaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	60fb      	str	r3, [r7, #12]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8002eb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eba:	2302      	movs	r3, #2
 8002ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8002ec6:	2306      	movs	r3, #6
 8002ec8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002eca:	f107 0314 	add.w	r3, r7, #20
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4815      	ldr	r0, [pc, #84]	@ (8002f28 <SPI3_MspInit+0xac>)
 8002ed2:	f001 fa21 	bl	8004318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8002ed6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002eda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002edc:	2302      	movs	r3, #2
 8002ede:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8002ee8:	2306      	movs	r3, #6
 8002eea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002eec:	f107 0314 	add.w	r3, r7, #20
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	480d      	ldr	r0, [pc, #52]	@ (8002f28 <SPI3_MspInit+0xac>)
 8002ef4:	f001 fa10 	bl	8004318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8002ef8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002efe:	2302      	movs	r3, #2
 8002f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f02:	2300      	movs	r3, #0
 8002f04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f06:	2303      	movs	r3, #3
 8002f08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8002f0a:	2306      	movs	r3, #6
 8002f0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002f0e:	f107 0314 	add.w	r3, r7, #20
 8002f12:	4619      	mov	r1, r3
 8002f14:	4804      	ldr	r0, [pc, #16]	@ (8002f28 <SPI3_MspInit+0xac>)
 8002f16:	f001 f9ff 	bl	8004318 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8002f1a:	bf00      	nop
 8002f1c:	3728      	adds	r7, #40	@ 0x28
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	40021000 	.word	0x40021000
 8002f28:	48000800 	.word	0x48000800

08002f2c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f32:	2300      	movs	r3, #0
 8002f34:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f36:	2003      	movs	r0, #3
 8002f38:	f001 f842 	bl	8003fc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f3c:	200f      	movs	r0, #15
 8002f3e:	f000 f80d 	bl	8002f5c <HAL_InitTick>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d002      	beq.n	8002f4e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	71fb      	strb	r3, [r7, #7]
 8002f4c:	e001      	b.n	8002f52 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f4e:	f7ff f873 	bl	8002038 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f52:	79fb      	ldrb	r3, [r7, #7]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f64:	2300      	movs	r3, #0
 8002f66:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002f68:	4b17      	ldr	r3, [pc, #92]	@ (8002fc8 <HAL_InitTick+0x6c>)
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d023      	beq.n	8002fb8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002f70:	4b16      	ldr	r3, [pc, #88]	@ (8002fcc <HAL_InitTick+0x70>)
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	4b14      	ldr	r3, [pc, #80]	@ (8002fc8 <HAL_InitTick+0x6c>)
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	4619      	mov	r1, r3
 8002f7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f86:	4618      	mov	r0, r3
 8002f88:	f001 f84f 	bl	800402a <HAL_SYSTICK_Config>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10f      	bne.n	8002fb2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b0f      	cmp	r3, #15
 8002f96:	d809      	bhi.n	8002fac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f98:	2200      	movs	r2, #0
 8002f9a:	6879      	ldr	r1, [r7, #4]
 8002f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa0:	f001 f819 	bl	8003fd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fa4:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd0 <HAL_InitTick+0x74>)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6013      	str	r3, [r2, #0]
 8002faa:	e007      	b.n	8002fbc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	73fb      	strb	r3, [r7, #15]
 8002fb0:	e004      	b.n	8002fbc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	73fb      	strb	r3, [r7, #15]
 8002fb6:	e001      	b.n	8002fbc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	2000001c 	.word	0x2000001c
 8002fcc:	20000004 	.word	0x20000004
 8002fd0:	20000018 	.word	0x20000018

08002fd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002fd8:	4b06      	ldr	r3, [pc, #24]	@ (8002ff4 <HAL_IncTick+0x20>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	461a      	mov	r2, r3
 8002fde:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <HAL_IncTick+0x24>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	4a04      	ldr	r2, [pc, #16]	@ (8002ff8 <HAL_IncTick+0x24>)
 8002fe6:	6013      	str	r3, [r2, #0]
}
 8002fe8:	bf00      	nop
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	2000001c 	.word	0x2000001c
 8002ff8:	20000970 	.word	0x20000970

08002ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8003000:	4b03      	ldr	r3, [pc, #12]	@ (8003010 <HAL_GetTick+0x14>)
 8003002:	681b      	ldr	r3, [r3, #0]
}
 8003004:	4618      	mov	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	20000970 	.word	0x20000970

08003014 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800301c:	f7ff ffee 	bl	8002ffc <HAL_GetTick>
 8003020:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800302c:	d005      	beq.n	800303a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800302e:	4b0a      	ldr	r3, [pc, #40]	@ (8003058 <HAL_Delay+0x44>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	461a      	mov	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4413      	add	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800303a:	bf00      	nop
 800303c:	f7ff ffde 	bl	8002ffc <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	429a      	cmp	r2, r3
 800304a:	d8f7      	bhi.n	800303c <HAL_Delay+0x28>
  {
  }
}
 800304c:	bf00      	nop
 800304e:	bf00      	nop
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	2000001c 	.word	0x2000001c

0800305c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	431a      	orrs	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	609a      	str	r2, [r3, #8]
}
 8003076:	bf00      	nop
 8003078:	370c      	adds	r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr

08003082 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003082:	b480      	push	{r7}
 8003084:	b083      	sub	sp, #12
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
 800308a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	609a      	str	r2, [r3, #8]
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b087      	sub	sp, #28
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
 80030d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	3360      	adds	r3, #96	@ 0x60
 80030d6:	461a      	mov	r2, r3
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4413      	add	r3, r2
 80030de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	4b08      	ldr	r3, [pc, #32]	@ (8003108 <LL_ADC_SetOffset+0x44>)
 80030e6:	4013      	ands	r3, r2
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	4313      	orrs	r3, r2
 80030f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80030fc:	bf00      	nop
 80030fe:	371c      	adds	r7, #28
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	03fff000 	.word	0x03fff000

0800310c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800310c:	b480      	push	{r7}
 800310e:	b085      	sub	sp, #20
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	3360      	adds	r3, #96	@ 0x60
 800311a:	461a      	mov	r2, r3
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	4413      	add	r3, r2
 8003122:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800312c:	4618      	mov	r0, r3
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003138:	b480      	push	{r7}
 800313a:	b087      	sub	sp, #28
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	3360      	adds	r3, #96	@ 0x60
 8003148:	461a      	mov	r2, r3
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	4413      	add	r3, r2
 8003150:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	431a      	orrs	r2, r3
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003162:	bf00      	nop
 8003164:	371c      	adds	r7, #28
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800316e:	b480      	push	{r7}
 8003170:	b083      	sub	sp, #12
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
 8003176:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	695b      	ldr	r3, [r3, #20]
 800317c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	431a      	orrs	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	615a      	str	r2, [r3, #20]
}
 8003188:	bf00      	nop
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr

08003194 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003194:	b480      	push	{r7}
 8003196:	b087      	sub	sp, #28
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	3330      	adds	r3, #48	@ 0x30
 80031a4:	461a      	mov	r2, r3
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	0a1b      	lsrs	r3, r3, #8
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	f003 030c 	and.w	r3, r3, #12
 80031b0:	4413      	add	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	f003 031f 	and.w	r3, r3, #31
 80031be:	211f      	movs	r1, #31
 80031c0:	fa01 f303 	lsl.w	r3, r1, r3
 80031c4:	43db      	mvns	r3, r3
 80031c6:	401a      	ands	r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	0e9b      	lsrs	r3, r3, #26
 80031cc:	f003 011f 	and.w	r1, r3, #31
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	f003 031f 	and.w	r3, r3, #31
 80031d6:	fa01 f303 	lsl.w	r3, r1, r3
 80031da:	431a      	orrs	r2, r3
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80031e0:	bf00      	nop
 80031e2:	371c      	adds	r7, #28
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b087      	sub	sp, #28
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	3314      	adds	r3, #20
 80031fc:	461a      	mov	r2, r3
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	0e5b      	lsrs	r3, r3, #25
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	f003 0304 	and.w	r3, r3, #4
 8003208:	4413      	add	r3, r2
 800320a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	0d1b      	lsrs	r3, r3, #20
 8003214:	f003 031f 	and.w	r3, r3, #31
 8003218:	2107      	movs	r1, #7
 800321a:	fa01 f303 	lsl.w	r3, r1, r3
 800321e:	43db      	mvns	r3, r3
 8003220:	401a      	ands	r2, r3
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	0d1b      	lsrs	r3, r3, #20
 8003226:	f003 031f 	and.w	r3, r3, #31
 800322a:	6879      	ldr	r1, [r7, #4]
 800322c:	fa01 f303 	lsl.w	r3, r1, r3
 8003230:	431a      	orrs	r2, r3
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003236:	bf00      	nop
 8003238:	371c      	adds	r7, #28
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
	...

08003244 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800325c:	43db      	mvns	r3, r3
 800325e:	401a      	ands	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f003 0318 	and.w	r3, r3, #24
 8003266:	4908      	ldr	r1, [pc, #32]	@ (8003288 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003268:	40d9      	lsrs	r1, r3
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	400b      	ands	r3, r1
 800326e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003272:	431a      	orrs	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800327a:	bf00      	nop
 800327c:	3714      	adds	r7, #20
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	0007ffff 	.word	0x0007ffff

0800328c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800329c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6093      	str	r3, [r2, #8]
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032c4:	d101      	bne.n	80032ca <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80032c6:	2301      	movs	r3, #1
 80032c8:	e000      	b.n	80032cc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80032ca:	2300      	movs	r3, #0
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80032e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032ec:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003310:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003314:	d101      	bne.n	800331a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003316:	2301      	movs	r3, #1
 8003318:	e000      	b.n	800331c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b01      	cmp	r3, #1
 800333a:	d101      	bne.n	8003340 <LL_ADC_IsEnabled+0x18>
 800333c:	2301      	movs	r3, #1
 800333e:	e000      	b.n	8003342 <LL_ADC_IsEnabled+0x1a>
 8003340:	2300      	movs	r3, #0
}
 8003342:	4618      	mov	r0, r3
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr

0800334e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800334e:	b480      	push	{r7}
 8003350:	b083      	sub	sp, #12
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f003 0304 	and.w	r3, r3, #4
 800335e:	2b04      	cmp	r3, #4
 8003360:	d101      	bne.n	8003366 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003362:	2301      	movs	r3, #1
 8003364:	e000      	b.n	8003368 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 0308 	and.w	r3, r3, #8
 8003384:	2b08      	cmp	r3, #8
 8003386:	d101      	bne.n	800338c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003388:	2301      	movs	r3, #1
 800338a:	e000      	b.n	800338e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	370c      	adds	r7, #12
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
	...

0800339c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b088      	sub	sp, #32
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033a4:	2300      	movs	r3, #0
 80033a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e129      	b.n	800360a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d109      	bne.n	80033d8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f7fe fe5f 	bl	8002088 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff ff67 	bl	80032b0 <LL_ADC_IsDeepPowerDownEnabled>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d004      	beq.n	80033f2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7ff ff4d 	bl	800328c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7ff ff82 	bl	8003300 <LL_ADC_IsInternalRegulatorEnabled>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d115      	bne.n	800342e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff ff66 	bl	80032d8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800340c:	4b81      	ldr	r3, [pc, #516]	@ (8003614 <HAL_ADC_Init+0x278>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	099b      	lsrs	r3, r3, #6
 8003412:	4a81      	ldr	r2, [pc, #516]	@ (8003618 <HAL_ADC_Init+0x27c>)
 8003414:	fba2 2303 	umull	r2, r3, r2, r3
 8003418:	099b      	lsrs	r3, r3, #6
 800341a:	3301      	adds	r3, #1
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003420:	e002      	b.n	8003428 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	3b01      	subs	r3, #1
 8003426:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1f9      	bne.n	8003422 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4618      	mov	r0, r3
 8003434:	f7ff ff64 	bl	8003300 <LL_ADC_IsInternalRegulatorEnabled>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10d      	bne.n	800345a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003442:	f043 0210 	orr.w	r2, r3, #16
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800344e:	f043 0201 	orr.w	r2, r3, #1
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff ff75 	bl	800334e <LL_ADC_REG_IsConversionOngoing>
 8003464:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800346a:	f003 0310 	and.w	r3, r3, #16
 800346e:	2b00      	cmp	r3, #0
 8003470:	f040 80c2 	bne.w	80035f8 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	2b00      	cmp	r3, #0
 8003478:	f040 80be 	bne.w	80035f8 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003480:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003484:	f043 0202 	orr.w	r2, r3, #2
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f7ff ff49 	bl	8003328 <LL_ADC_IsEnabled>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10b      	bne.n	80034b4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800349c:	485f      	ldr	r0, [pc, #380]	@ (800361c <HAL_ADC_Init+0x280>)
 800349e:	f7ff ff43 	bl	8003328 <LL_ADC_IsEnabled>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d105      	bne.n	80034b4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	4619      	mov	r1, r3
 80034ae:	485c      	ldr	r0, [pc, #368]	@ (8003620 <HAL_ADC_Init+0x284>)
 80034b0:	f7ff fdd4 	bl	800305c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	7e5b      	ldrb	r3, [r3, #25]
 80034b8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80034be:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80034c4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80034ca:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034d2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80034d4:	4313      	orrs	r3, r2
 80034d6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d106      	bne.n	80034f0 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e6:	3b01      	subs	r3, #1
 80034e8:	045b      	lsls	r3, r3, #17
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d009      	beq.n	800350c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fc:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003504:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4313      	orrs	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68da      	ldr	r2, [r3, #12]
 8003512:	4b44      	ldr	r3, [pc, #272]	@ (8003624 <HAL_ADC_Init+0x288>)
 8003514:	4013      	ands	r3, r2
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6812      	ldr	r2, [r2, #0]
 800351a:	69b9      	ldr	r1, [r7, #24]
 800351c:	430b      	orrs	r3, r1
 800351e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4618      	mov	r0, r3
 8003526:	f7ff ff25 	bl	8003374 <LL_ADC_INJ_IsConversionOngoing>
 800352a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d140      	bne.n	80035b4 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d13d      	bne.n	80035b4 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	7e1b      	ldrb	r3, [r3, #24]
 8003540:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003542:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800354a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800354c:	4313      	orrs	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800355a:	f023 0306 	bic.w	r3, r3, #6
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6812      	ldr	r2, [r2, #0]
 8003562:	69b9      	ldr	r1, [r7, #24]
 8003564:	430b      	orrs	r3, r1
 8003566:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800356e:	2b01      	cmp	r3, #1
 8003570:	d118      	bne.n	80035a4 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800357c:	f023 0304 	bic.w	r3, r3, #4
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003588:	4311      	orrs	r1, r2
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800358e:	4311      	orrs	r1, r2
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003594:	430a      	orrs	r2, r1
 8003596:	431a      	orrs	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0201 	orr.w	r2, r2, #1
 80035a0:	611a      	str	r2, [r3, #16]
 80035a2:	e007      	b.n	80035b4 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	691a      	ldr	r2, [r3, #16]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f022 0201 	bic.w	r2, r2, #1
 80035b2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d10c      	bne.n	80035d6 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c2:	f023 010f 	bic.w	r1, r3, #15
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	1e5a      	subs	r2, r3, #1
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	430a      	orrs	r2, r1
 80035d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80035d4:	e007      	b.n	80035e6 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f022 020f 	bic.w	r2, r2, #15
 80035e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ea:	f023 0303 	bic.w	r3, r3, #3
 80035ee:	f043 0201 	orr.w	r2, r3, #1
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80035f6:	e007      	b.n	8003608 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fc:	f043 0210 	orr.w	r2, r3, #16
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003608:	7ffb      	ldrb	r3, [r7, #31]
}
 800360a:	4618      	mov	r0, r3
 800360c:	3720      	adds	r7, #32
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	20000004 	.word	0x20000004
 8003618:	053e2d63 	.word	0x053e2d63
 800361c:	50040000 	.word	0x50040000
 8003620:	50040300 	.word	0x50040300
 8003624:	fff0c007 	.word	0xfff0c007

08003628 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b0b6      	sub	sp, #216	@ 0xd8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003632:	2300      	movs	r3, #0
 8003634:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003638:	2300      	movs	r3, #0
 800363a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003642:	2b01      	cmp	r3, #1
 8003644:	d101      	bne.n	800364a <HAL_ADC_ConfigChannel+0x22>
 8003646:	2302      	movs	r3, #2
 8003648:	e3d5      	b.n	8003df6 <HAL_ADC_ConfigChannel+0x7ce>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f7ff fe79 	bl	800334e <LL_ADC_REG_IsConversionOngoing>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	f040 83ba 	bne.w	8003dd8 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	2b05      	cmp	r3, #5
 8003672:	d824      	bhi.n	80036be <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	3b02      	subs	r3, #2
 800367a:	2b03      	cmp	r3, #3
 800367c:	d81b      	bhi.n	80036b6 <HAL_ADC_ConfigChannel+0x8e>
 800367e:	a201      	add	r2, pc, #4	@ (adr r2, 8003684 <HAL_ADC_ConfigChannel+0x5c>)
 8003680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003684:	08003695 	.word	0x08003695
 8003688:	0800369d 	.word	0x0800369d
 800368c:	080036a5 	.word	0x080036a5
 8003690:	080036ad 	.word	0x080036ad
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003694:	230c      	movs	r3, #12
 8003696:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800369a:	e010      	b.n	80036be <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800369c:	2312      	movs	r3, #18
 800369e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80036a2:	e00c      	b.n	80036be <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80036a4:	2318      	movs	r3, #24
 80036a6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80036aa:	e008      	b.n	80036be <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80036ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80036b4:	e003      	b.n	80036be <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80036b6:	2306      	movs	r3, #6
 80036b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80036bc:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6818      	ldr	r0, [r3, #0]
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	461a      	mov	r2, r3
 80036c8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80036cc:	f7ff fd62 	bl	8003194 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff fe3a 	bl	800334e <LL_ADC_REG_IsConversionOngoing>
 80036da:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7ff fe46 	bl	8003374 <LL_ADC_INJ_IsConversionOngoing>
 80036e8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80036ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f040 81bf 	bne.w	8003a74 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80036f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f040 81ba 	bne.w	8003a74 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003708:	d10f      	bne.n	800372a <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6818      	ldr	r0, [r3, #0]
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2200      	movs	r2, #0
 8003714:	4619      	mov	r1, r3
 8003716:	f7ff fd69 	bl	80031ec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003722:	4618      	mov	r0, r3
 8003724:	f7ff fd23 	bl	800316e <LL_ADC_SetSamplingTimeCommonConfig>
 8003728:	e00e      	b.n	8003748 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6818      	ldr	r0, [r3, #0]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	6819      	ldr	r1, [r3, #0]
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	461a      	mov	r2, r3
 8003738:	f7ff fd58 	bl	80031ec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2100      	movs	r1, #0
 8003742:	4618      	mov	r0, r3
 8003744:	f7ff fd13 	bl	800316e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	695a      	ldr	r2, [r3, #20]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	08db      	lsrs	r3, r3, #3
 8003754:	f003 0303 	and.w	r3, r3, #3
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	fa02 f303 	lsl.w	r3, r2, r3
 800375e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	2b04      	cmp	r3, #4
 8003768:	d00a      	beq.n	8003780 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6818      	ldr	r0, [r3, #0]
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	6919      	ldr	r1, [r3, #16]
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800377a:	f7ff fca3 	bl	80030c4 <LL_ADC_SetOffset>
 800377e:	e179      	b.n	8003a74 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2100      	movs	r1, #0
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff fcc0 	bl	800310c <LL_ADC_GetOffsetChannel>
 800378c:	4603      	mov	r3, r0
 800378e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003792:	2b00      	cmp	r3, #0
 8003794:	d10a      	bne.n	80037ac <HAL_ADC_ConfigChannel+0x184>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2100      	movs	r1, #0
 800379c:	4618      	mov	r0, r3
 800379e:	f7ff fcb5 	bl	800310c <LL_ADC_GetOffsetChannel>
 80037a2:	4603      	mov	r3, r0
 80037a4:	0e9b      	lsrs	r3, r3, #26
 80037a6:	f003 021f 	and.w	r2, r3, #31
 80037aa:	e01e      	b.n	80037ea <HAL_ADC_ConfigChannel+0x1c2>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2100      	movs	r1, #0
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7ff fcaa 	bl	800310c <LL_ADC_GetOffsetChannel>
 80037b8:	4603      	mov	r3, r0
 80037ba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80037c2:	fa93 f3a3 	rbit	r3, r3
 80037c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80037ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80037ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80037d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80037da:	2320      	movs	r3, #32
 80037dc:	e004      	b.n	80037e8 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80037de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80037e2:	fab3 f383 	clz	r3, r3
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d105      	bne.n	8003802 <HAL_ADC_ConfigChannel+0x1da>
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	0e9b      	lsrs	r3, r3, #26
 80037fc:	f003 031f 	and.w	r3, r3, #31
 8003800:	e018      	b.n	8003834 <HAL_ADC_ConfigChannel+0x20c>
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800380e:	fa93 f3a3 	rbit	r3, r3
 8003812:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003816:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800381a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800381e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d101      	bne.n	800382a <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8003826:	2320      	movs	r3, #32
 8003828:	e004      	b.n	8003834 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800382a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800382e:	fab3 f383 	clz	r3, r3
 8003832:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003834:	429a      	cmp	r2, r3
 8003836:	d106      	bne.n	8003846 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2200      	movs	r2, #0
 800383e:	2100      	movs	r1, #0
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff fc79 	bl	8003138 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2101      	movs	r1, #1
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff fc5d 	bl	800310c <LL_ADC_GetOffsetChannel>
 8003852:	4603      	mov	r3, r0
 8003854:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10a      	bne.n	8003872 <HAL_ADC_ConfigChannel+0x24a>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2101      	movs	r1, #1
 8003862:	4618      	mov	r0, r3
 8003864:	f7ff fc52 	bl	800310c <LL_ADC_GetOffsetChannel>
 8003868:	4603      	mov	r3, r0
 800386a:	0e9b      	lsrs	r3, r3, #26
 800386c:	f003 021f 	and.w	r2, r3, #31
 8003870:	e01e      	b.n	80038b0 <HAL_ADC_ConfigChannel+0x288>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2101      	movs	r1, #1
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff fc47 	bl	800310c <LL_ADC_GetOffsetChannel>
 800387e:	4603      	mov	r3, r0
 8003880:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003884:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003888:	fa93 f3a3 	rbit	r3, r3
 800388c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003890:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003894:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003898:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800389c:	2b00      	cmp	r3, #0
 800389e:	d101      	bne.n	80038a4 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80038a0:	2320      	movs	r3, #32
 80038a2:	e004      	b.n	80038ae <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80038a4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80038a8:	fab3 f383 	clz	r3, r3
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d105      	bne.n	80038c8 <HAL_ADC_ConfigChannel+0x2a0>
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	0e9b      	lsrs	r3, r3, #26
 80038c2:	f003 031f 	and.w	r3, r3, #31
 80038c6:	e018      	b.n	80038fa <HAL_ADC_ConfigChannel+0x2d2>
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038d4:	fa93 f3a3 	rbit	r3, r3
 80038d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80038dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80038e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80038e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d101      	bne.n	80038f0 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80038ec:	2320      	movs	r3, #32
 80038ee:	e004      	b.n	80038fa <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80038f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80038f4:	fab3 f383 	clz	r3, r3
 80038f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d106      	bne.n	800390c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2200      	movs	r2, #0
 8003904:	2101      	movs	r1, #1
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff fc16 	bl	8003138 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2102      	movs	r1, #2
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff fbfa 	bl	800310c <LL_ADC_GetOffsetChannel>
 8003918:	4603      	mov	r3, r0
 800391a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800391e:	2b00      	cmp	r3, #0
 8003920:	d10a      	bne.n	8003938 <HAL_ADC_ConfigChannel+0x310>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2102      	movs	r1, #2
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff fbef 	bl	800310c <LL_ADC_GetOffsetChannel>
 800392e:	4603      	mov	r3, r0
 8003930:	0e9b      	lsrs	r3, r3, #26
 8003932:	f003 021f 	and.w	r2, r3, #31
 8003936:	e01e      	b.n	8003976 <HAL_ADC_ConfigChannel+0x34e>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2102      	movs	r1, #2
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff fbe4 	bl	800310c <LL_ADC_GetOffsetChannel>
 8003944:	4603      	mov	r3, r0
 8003946:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800394e:	fa93 f3a3 	rbit	r3, r3
 8003952:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003956:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800395a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800395e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8003966:	2320      	movs	r3, #32
 8003968:	e004      	b.n	8003974 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800396a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800396e:	fab3 f383 	clz	r3, r3
 8003972:	b2db      	uxtb	r3, r3
 8003974:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800397e:	2b00      	cmp	r3, #0
 8003980:	d105      	bne.n	800398e <HAL_ADC_ConfigChannel+0x366>
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	0e9b      	lsrs	r3, r3, #26
 8003988:	f003 031f 	and.w	r3, r3, #31
 800398c:	e014      	b.n	80039b8 <HAL_ADC_ConfigChannel+0x390>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003994:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003996:	fa93 f3a3 	rbit	r3, r3
 800399a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800399c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800399e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80039a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80039aa:	2320      	movs	r3, #32
 80039ac:	e004      	b.n	80039b8 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80039ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039b2:	fab3 f383 	clz	r3, r3
 80039b6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d106      	bne.n	80039ca <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2200      	movs	r2, #0
 80039c2:	2102      	movs	r1, #2
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7ff fbb7 	bl	8003138 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2103      	movs	r1, #3
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff fb9b 	bl	800310c <LL_ADC_GetOffsetChannel>
 80039d6:	4603      	mov	r3, r0
 80039d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d10a      	bne.n	80039f6 <HAL_ADC_ConfigChannel+0x3ce>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2103      	movs	r1, #3
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7ff fb90 	bl	800310c <LL_ADC_GetOffsetChannel>
 80039ec:	4603      	mov	r3, r0
 80039ee:	0e9b      	lsrs	r3, r3, #26
 80039f0:	f003 021f 	and.w	r2, r3, #31
 80039f4:	e017      	b.n	8003a26 <HAL_ADC_ConfigChannel+0x3fe>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2103      	movs	r1, #3
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff fb85 	bl	800310c <LL_ADC_GetOffsetChannel>
 8003a02:	4603      	mov	r3, r0
 8003a04:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a08:	fa93 f3a3 	rbit	r3, r3
 8003a0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003a0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a10:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003a12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8003a18:	2320      	movs	r3, #32
 8003a1a:	e003      	b.n	8003a24 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8003a1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a1e:	fab3 f383 	clz	r3, r3
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d105      	bne.n	8003a3e <HAL_ADC_ConfigChannel+0x416>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	0e9b      	lsrs	r3, r3, #26
 8003a38:	f003 031f 	and.w	r3, r3, #31
 8003a3c:	e011      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x43a>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a46:	fa93 f3a3 	rbit	r3, r3
 8003a4a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003a4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a4e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003a50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8003a56:	2320      	movs	r3, #32
 8003a58:	e003      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8003a5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a5c:	fab3 f383 	clz	r3, r3
 8003a60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d106      	bne.n	8003a74 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	2103      	movs	r1, #3
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7ff fb62 	bl	8003138 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff fc55 	bl	8003328 <LL_ADC_IsEnabled>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	f040 813f 	bne.w	8003d04 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6818      	ldr	r0, [r3, #0]
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	6819      	ldr	r1, [r3, #0]
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	461a      	mov	r2, r3
 8003a94:	f7ff fbd6 	bl	8003244 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	4a8e      	ldr	r2, [pc, #568]	@ (8003cd8 <HAL_ADC_ConfigChannel+0x6b0>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	f040 8130 	bne.w	8003d04 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10b      	bne.n	8003acc <HAL_ADC_ConfigChannel+0x4a4>
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	0e9b      	lsrs	r3, r3, #26
 8003aba:	3301      	adds	r3, #1
 8003abc:	f003 031f 	and.w	r3, r3, #31
 8003ac0:	2b09      	cmp	r3, #9
 8003ac2:	bf94      	ite	ls
 8003ac4:	2301      	movls	r3, #1
 8003ac6:	2300      	movhi	r3, #0
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	e019      	b.n	8003b00 <HAL_ADC_ConfigChannel+0x4d8>
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ad4:	fa93 f3a3 	rbit	r3, r3
 8003ad8:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003ada:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003adc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003ade:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d101      	bne.n	8003ae8 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003ae4:	2320      	movs	r3, #32
 8003ae6:	e003      	b.n	8003af0 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8003ae8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003aea:	fab3 f383 	clz	r3, r3
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	3301      	adds	r3, #1
 8003af2:	f003 031f 	and.w	r3, r3, #31
 8003af6:	2b09      	cmp	r3, #9
 8003af8:	bf94      	ite	ls
 8003afa:	2301      	movls	r3, #1
 8003afc:	2300      	movhi	r3, #0
 8003afe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d079      	beq.n	8003bf8 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d107      	bne.n	8003b20 <HAL_ADC_ConfigChannel+0x4f8>
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	0e9b      	lsrs	r3, r3, #26
 8003b16:	3301      	adds	r3, #1
 8003b18:	069b      	lsls	r3, r3, #26
 8003b1a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b1e:	e015      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x524>
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b28:	fa93 f3a3 	rbit	r3, r3
 8003b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b30:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003b32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d101      	bne.n	8003b3c <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003b38:	2320      	movs	r3, #32
 8003b3a:	e003      	b.n	8003b44 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003b3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b3e:	fab3 f383 	clz	r3, r3
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	3301      	adds	r3, #1
 8003b46:	069b      	lsls	r3, r3, #26
 8003b48:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d109      	bne.n	8003b6c <HAL_ADC_ConfigChannel+0x544>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	0e9b      	lsrs	r3, r3, #26
 8003b5e:	3301      	adds	r3, #1
 8003b60:	f003 031f 	and.w	r3, r3, #31
 8003b64:	2101      	movs	r1, #1
 8003b66:	fa01 f303 	lsl.w	r3, r1, r3
 8003b6a:	e017      	b.n	8003b9c <HAL_ADC_ConfigChannel+0x574>
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b74:	fa93 f3a3 	rbit	r3, r3
 8003b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003b7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b7c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003b7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d101      	bne.n	8003b88 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003b84:	2320      	movs	r3, #32
 8003b86:	e003      	b.n	8003b90 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b8a:	fab3 f383 	clz	r3, r3
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	3301      	adds	r3, #1
 8003b92:	f003 031f 	and.w	r3, r3, #31
 8003b96:	2101      	movs	r1, #1
 8003b98:	fa01 f303 	lsl.w	r3, r1, r3
 8003b9c:	ea42 0103 	orr.w	r1, r2, r3
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d10a      	bne.n	8003bc2 <HAL_ADC_ConfigChannel+0x59a>
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	0e9b      	lsrs	r3, r3, #26
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	f003 021f 	and.w	r2, r3, #31
 8003bb8:	4613      	mov	r3, r2
 8003bba:	005b      	lsls	r3, r3, #1
 8003bbc:	4413      	add	r3, r2
 8003bbe:	051b      	lsls	r3, r3, #20
 8003bc0:	e018      	b.n	8003bf4 <HAL_ADC_ConfigChannel+0x5cc>
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bca:	fa93 f3a3 	rbit	r3, r3
 8003bce:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8003bda:	2320      	movs	r3, #32
 8003bdc:	e003      	b.n	8003be6 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8003bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be0:	fab3 f383 	clz	r3, r3
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	3301      	adds	r3, #1
 8003be8:	f003 021f 	and.w	r2, r3, #31
 8003bec:	4613      	mov	r3, r2
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	4413      	add	r3, r2
 8003bf2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bf4:	430b      	orrs	r3, r1
 8003bf6:	e080      	b.n	8003cfa <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d107      	bne.n	8003c14 <HAL_ADC_ConfigChannel+0x5ec>
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	0e9b      	lsrs	r3, r3, #26
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	069b      	lsls	r3, r3, #26
 8003c0e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c12:	e015      	b.n	8003c40 <HAL_ADC_ConfigChannel+0x618>
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c1c:	fa93 f3a3 	rbit	r3, r3
 8003c20:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d101      	bne.n	8003c30 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8003c2c:	2320      	movs	r3, #32
 8003c2e:	e003      	b.n	8003c38 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8003c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c32:	fab3 f383 	clz	r3, r3
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	3301      	adds	r3, #1
 8003c3a:	069b      	lsls	r3, r3, #26
 8003c3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d109      	bne.n	8003c60 <HAL_ADC_ConfigChannel+0x638>
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	0e9b      	lsrs	r3, r3, #26
 8003c52:	3301      	adds	r3, #1
 8003c54:	f003 031f 	and.w	r3, r3, #31
 8003c58:	2101      	movs	r1, #1
 8003c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c5e:	e017      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x668>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	fa93 f3a3 	rbit	r3, r3
 8003c6c:	61bb      	str	r3, [r7, #24]
  return result;
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003c72:	6a3b      	ldr	r3, [r7, #32]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d101      	bne.n	8003c7c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003c78:	2320      	movs	r3, #32
 8003c7a:	e003      	b.n	8003c84 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003c7c:	6a3b      	ldr	r3, [r7, #32]
 8003c7e:	fab3 f383 	clz	r3, r3
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	3301      	adds	r3, #1
 8003c86:	f003 031f 	and.w	r3, r3, #31
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c90:	ea42 0103 	orr.w	r1, r2, r3
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d10d      	bne.n	8003cbc <HAL_ADC_ConfigChannel+0x694>
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	0e9b      	lsrs	r3, r3, #26
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	f003 021f 	and.w	r2, r3, #31
 8003cac:	4613      	mov	r3, r2
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	4413      	add	r3, r2
 8003cb2:	3b1e      	subs	r3, #30
 8003cb4:	051b      	lsls	r3, r3, #20
 8003cb6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003cba:	e01d      	b.n	8003cf8 <HAL_ADC_ConfigChannel+0x6d0>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	fa93 f3a3 	rbit	r3, r3
 8003cc8:	60fb      	str	r3, [r7, #12]
  return result;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d103      	bne.n	8003cdc <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003cd4:	2320      	movs	r3, #32
 8003cd6:	e005      	b.n	8003ce4 <HAL_ADC_ConfigChannel+0x6bc>
 8003cd8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	fab3 f383 	clz	r3, r3
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	f003 021f 	and.w	r2, r3, #31
 8003cea:	4613      	mov	r3, r2
 8003cec:	005b      	lsls	r3, r3, #1
 8003cee:	4413      	add	r3, r2
 8003cf0:	3b1e      	subs	r3, #30
 8003cf2:	051b      	lsls	r3, r3, #20
 8003cf4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003cf8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003cfa:	683a      	ldr	r2, [r7, #0]
 8003cfc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003cfe:	4619      	mov	r1, r3
 8003d00:	f7ff fa74 	bl	80031ec <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	4b3d      	ldr	r3, [pc, #244]	@ (8003e00 <HAL_ADC_ConfigChannel+0x7d8>)
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d06c      	beq.n	8003dea <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d10:	483c      	ldr	r0, [pc, #240]	@ (8003e04 <HAL_ADC_ConfigChannel+0x7dc>)
 8003d12:	f7ff f9c9 	bl	80030a8 <LL_ADC_GetCommonPathInternalCh>
 8003d16:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a3a      	ldr	r2, [pc, #232]	@ (8003e08 <HAL_ADC_ConfigChannel+0x7e0>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d127      	bne.n	8003d74 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003d24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d121      	bne.n	8003d74 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a35      	ldr	r2, [pc, #212]	@ (8003e0c <HAL_ADC_ConfigChannel+0x7e4>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d157      	bne.n	8003dea <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d3e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003d42:	4619      	mov	r1, r3
 8003d44:	482f      	ldr	r0, [pc, #188]	@ (8003e04 <HAL_ADC_ConfigChannel+0x7dc>)
 8003d46:	f7ff f99c 	bl	8003082 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d4a:	4b31      	ldr	r3, [pc, #196]	@ (8003e10 <HAL_ADC_ConfigChannel+0x7e8>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	099b      	lsrs	r3, r3, #6
 8003d50:	4a30      	ldr	r2, [pc, #192]	@ (8003e14 <HAL_ADC_ConfigChannel+0x7ec>)
 8003d52:	fba2 2303 	umull	r2, r3, r2, r3
 8003d56:	099b      	lsrs	r3, r3, #6
 8003d58:	1c5a      	adds	r2, r3, #1
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	4413      	add	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003d64:	e002      	b.n	8003d6c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1f9      	bne.n	8003d66 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d72:	e03a      	b.n	8003dea <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a27      	ldr	r2, [pc, #156]	@ (8003e18 <HAL_ADC_ConfigChannel+0x7f0>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d113      	bne.n	8003da6 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003d7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10d      	bne.n	8003da6 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8003e0c <HAL_ADC_ConfigChannel+0x7e4>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d12a      	bne.n	8003dea <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	4819      	ldr	r0, [pc, #100]	@ (8003e04 <HAL_ADC_ConfigChannel+0x7dc>)
 8003da0:	f7ff f96f 	bl	8003082 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003da4:	e021      	b.n	8003dea <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a1c      	ldr	r2, [pc, #112]	@ (8003e1c <HAL_ADC_ConfigChannel+0x7f4>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d11c      	bne.n	8003dea <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003db0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003db4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d116      	bne.n	8003dea <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a12      	ldr	r2, [pc, #72]	@ (8003e0c <HAL_ADC_ConfigChannel+0x7e4>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d111      	bne.n	8003dea <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003dc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003dca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003dce:	4619      	mov	r1, r3
 8003dd0:	480c      	ldr	r0, [pc, #48]	@ (8003e04 <HAL_ADC_ConfigChannel+0x7dc>)
 8003dd2:	f7ff f956 	bl	8003082 <LL_ADC_SetCommonPathInternalCh>
 8003dd6:	e008      	b.n	8003dea <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ddc:	f043 0220 	orr.w	r2, r3, #32
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003df2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	37d8      	adds	r7, #216	@ 0xd8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	80080000 	.word	0x80080000
 8003e04:	50040300 	.word	0x50040300
 8003e08:	c7520000 	.word	0xc7520000
 8003e0c:	50040000 	.word	0x50040000
 8003e10:	20000004 	.word	0x20000004
 8003e14:	053e2d63 	.word	0x053e2d63
 8003e18:	cb840000 	.word	0xcb840000
 8003e1c:	80000001 	.word	0x80000001

08003e20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f003 0307 	and.w	r3, r3, #7
 8003e2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e30:	4b0c      	ldr	r3, [pc, #48]	@ (8003e64 <__NVIC_SetPriorityGrouping+0x44>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e52:	4a04      	ldr	r2, [pc, #16]	@ (8003e64 <__NVIC_SetPriorityGrouping+0x44>)
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	60d3      	str	r3, [r2, #12]
}
 8003e58:	bf00      	nop
 8003e5a:	3714      	adds	r7, #20
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr
 8003e64:	e000ed00 	.word	0xe000ed00

08003e68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e6c:	4b04      	ldr	r3, [pc, #16]	@ (8003e80 <__NVIC_GetPriorityGrouping+0x18>)
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	0a1b      	lsrs	r3, r3, #8
 8003e72:	f003 0307 	and.w	r3, r3, #7
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	e000ed00 	.word	0xe000ed00

08003e84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	db0b      	blt.n	8003eae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e96:	79fb      	ldrb	r3, [r7, #7]
 8003e98:	f003 021f 	and.w	r2, r3, #31
 8003e9c:	4907      	ldr	r1, [pc, #28]	@ (8003ebc <__NVIC_EnableIRQ+0x38>)
 8003e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea2:	095b      	lsrs	r3, r3, #5
 8003ea4:	2001      	movs	r0, #1
 8003ea6:	fa00 f202 	lsl.w	r2, r0, r2
 8003eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	e000e100 	.word	0xe000e100

08003ec0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	6039      	str	r1, [r7, #0]
 8003eca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	db0a      	blt.n	8003eea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	490c      	ldr	r1, [pc, #48]	@ (8003f0c <__NVIC_SetPriority+0x4c>)
 8003eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ede:	0112      	lsls	r2, r2, #4
 8003ee0:	b2d2      	uxtb	r2, r2
 8003ee2:	440b      	add	r3, r1
 8003ee4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ee8:	e00a      	b.n	8003f00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	4908      	ldr	r1, [pc, #32]	@ (8003f10 <__NVIC_SetPriority+0x50>)
 8003ef0:	79fb      	ldrb	r3, [r7, #7]
 8003ef2:	f003 030f 	and.w	r3, r3, #15
 8003ef6:	3b04      	subs	r3, #4
 8003ef8:	0112      	lsls	r2, r2, #4
 8003efa:	b2d2      	uxtb	r2, r2
 8003efc:	440b      	add	r3, r1
 8003efe:	761a      	strb	r2, [r3, #24]
}
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr
 8003f0c:	e000e100 	.word	0xe000e100
 8003f10:	e000ed00 	.word	0xe000ed00

08003f14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b089      	sub	sp, #36	@ 0x24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	f1c3 0307 	rsb	r3, r3, #7
 8003f2e:	2b04      	cmp	r3, #4
 8003f30:	bf28      	it	cs
 8003f32:	2304      	movcs	r3, #4
 8003f34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	2b06      	cmp	r3, #6
 8003f3c:	d902      	bls.n	8003f44 <NVIC_EncodePriority+0x30>
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	3b03      	subs	r3, #3
 8003f42:	e000      	b.n	8003f46 <NVIC_EncodePriority+0x32>
 8003f44:	2300      	movs	r3, #0
 8003f46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f48:	f04f 32ff 	mov.w	r2, #4294967295
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f52:	43da      	mvns	r2, r3
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	401a      	ands	r2, r3
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	fa01 f303 	lsl.w	r3, r1, r3
 8003f66:	43d9      	mvns	r1, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f6c:	4313      	orrs	r3, r2
         );
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3724      	adds	r7, #36	@ 0x24
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
	...

08003f7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f8c:	d301      	bcc.n	8003f92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e00f      	b.n	8003fb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f92:	4a0a      	ldr	r2, [pc, #40]	@ (8003fbc <SysTick_Config+0x40>)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3b01      	subs	r3, #1
 8003f98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f9a:	210f      	movs	r1, #15
 8003f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa0:	f7ff ff8e 	bl	8003ec0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fa4:	4b05      	ldr	r3, [pc, #20]	@ (8003fbc <SysTick_Config+0x40>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003faa:	4b04      	ldr	r3, [pc, #16]	@ (8003fbc <SysTick_Config+0x40>)
 8003fac:	2207      	movs	r2, #7
 8003fae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	e000e010 	.word	0xe000e010

08003fc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff ff29 	bl	8003e20 <__NVIC_SetPriorityGrouping>
}
 8003fce:	bf00      	nop
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b086      	sub	sp, #24
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	4603      	mov	r3, r0
 8003fde:	60b9      	str	r1, [r7, #8]
 8003fe0:	607a      	str	r2, [r7, #4]
 8003fe2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fe8:	f7ff ff3e 	bl	8003e68 <__NVIC_GetPriorityGrouping>
 8003fec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	68b9      	ldr	r1, [r7, #8]
 8003ff2:	6978      	ldr	r0, [r7, #20]
 8003ff4:	f7ff ff8e 	bl	8003f14 <NVIC_EncodePriority>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ffe:	4611      	mov	r1, r2
 8004000:	4618      	mov	r0, r3
 8004002:	f7ff ff5d 	bl	8003ec0 <__NVIC_SetPriority>
}
 8004006:	bf00      	nop
 8004008:	3718      	adds	r7, #24
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b082      	sub	sp, #8
 8004012:	af00      	add	r7, sp, #0
 8004014:	4603      	mov	r3, r0
 8004016:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff ff31 	bl	8003e84 <__NVIC_EnableIRQ>
}
 8004022:	bf00      	nop
 8004024:	3708      	adds	r7, #8
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	b082      	sub	sp, #8
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f7ff ffa2 	bl	8003f7c <SysTick_Config>
 8004038:	4603      	mov	r3, r0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
	...

08004044 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d101      	bne.n	8004056 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e0ac      	b.n	80041b0 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4618      	mov	r0, r3
 800405c:	f000 f8b2 	bl	80041c4 <DFSDM_GetChannelFromInstance>
 8004060:	4603      	mov	r3, r0
 8004062:	4a55      	ldr	r2, [pc, #340]	@ (80041b8 <HAL_DFSDM_ChannelInit+0x174>)
 8004064:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d001      	beq.n	8004070 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e09f      	b.n	80041b0 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f7fe f849 	bl	8002108 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8004076:	4b51      	ldr	r3, [pc, #324]	@ (80041bc <HAL_DFSDM_ChannelInit+0x178>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	3301      	adds	r3, #1
 800407c:	4a4f      	ldr	r2, [pc, #316]	@ (80041bc <HAL_DFSDM_ChannelInit+0x178>)
 800407e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8004080:	4b4e      	ldr	r3, [pc, #312]	@ (80041bc <HAL_DFSDM_ChannelInit+0x178>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d125      	bne.n	80040d4 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8004088:	4b4d      	ldr	r3, [pc, #308]	@ (80041c0 <HAL_DFSDM_ChannelInit+0x17c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a4c      	ldr	r2, [pc, #304]	@ (80041c0 <HAL_DFSDM_ChannelInit+0x17c>)
 800408e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004092:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8004094:	4b4a      	ldr	r3, [pc, #296]	@ (80041c0 <HAL_DFSDM_ChannelInit+0x17c>)
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	4948      	ldr	r1, [pc, #288]	@ (80041c0 <HAL_DFSDM_ChannelInit+0x17c>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80040a2:	4b47      	ldr	r3, [pc, #284]	@ (80041c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a46      	ldr	r2, [pc, #280]	@ (80041c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80040a8:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80040ac:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	791b      	ldrb	r3, [r3, #4]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d108      	bne.n	80040c8 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80040b6:	4b42      	ldr	r3, [pc, #264]	@ (80041c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	3b01      	subs	r3, #1
 80040c0:	041b      	lsls	r3, r3, #16
 80040c2:	493f      	ldr	r1, [pc, #252]	@ (80041c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80040c8:	4b3d      	ldr	r3, [pc, #244]	@ (80041c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a3c      	ldr	r2, [pc, #240]	@ (80041c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80040ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80040d2:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80040e2:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	6819      	ldr	r1, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80040f2:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80040f8:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	430a      	orrs	r2, r1
 8004100:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 020f 	bic.w	r2, r2, #15
 8004110:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6819      	ldr	r1, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004120:	431a      	orrs	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	430a      	orrs	r2, r1
 8004128:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8004138:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	6899      	ldr	r1, [r3, #8]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004148:	3b01      	subs	r3, #1
 800414a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800414c:	431a      	orrs	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	430a      	orrs	r2, r1
 8004154:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f002 0207 	and.w	r2, r2, #7
 8004164:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	6859      	ldr	r1, [r3, #4]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004170:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004176:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004178:	431a      	orrs	r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004190:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4618      	mov	r0, r3
 80041a0:	f000 f810 	bl	80041c4 <DFSDM_GetChannelFromInstance>
 80041a4:	4602      	mov	r2, r0
 80041a6:	4904      	ldr	r1, [pc, #16]	@ (80041b8 <HAL_DFSDM_ChannelInit+0x174>)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3708      	adds	r7, #8
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	20000978 	.word	0x20000978
 80041bc:	20000974 	.word	0x20000974
 80041c0:	40016000 	.word	0x40016000

080041c4 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a1c      	ldr	r2, [pc, #112]	@ (8004240 <DFSDM_GetChannelFromInstance+0x7c>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d102      	bne.n	80041da <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80041d4:	2300      	movs	r3, #0
 80041d6:	60fb      	str	r3, [r7, #12]
 80041d8:	e02b      	b.n	8004232 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a19      	ldr	r2, [pc, #100]	@ (8004244 <DFSDM_GetChannelFromInstance+0x80>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d102      	bne.n	80041e8 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80041e2:	2301      	movs	r3, #1
 80041e4:	60fb      	str	r3, [r7, #12]
 80041e6:	e024      	b.n	8004232 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a17      	ldr	r2, [pc, #92]	@ (8004248 <DFSDM_GetChannelFromInstance+0x84>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d102      	bne.n	80041f6 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80041f0:	2302      	movs	r3, #2
 80041f2:	60fb      	str	r3, [r7, #12]
 80041f4:	e01d      	b.n	8004232 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a14      	ldr	r2, [pc, #80]	@ (800424c <DFSDM_GetChannelFromInstance+0x88>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d102      	bne.n	8004204 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80041fe:	2304      	movs	r3, #4
 8004200:	60fb      	str	r3, [r7, #12]
 8004202:	e016      	b.n	8004232 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a12      	ldr	r2, [pc, #72]	@ (8004250 <DFSDM_GetChannelFromInstance+0x8c>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d102      	bne.n	8004212 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800420c:	2305      	movs	r3, #5
 800420e:	60fb      	str	r3, [r7, #12]
 8004210:	e00f      	b.n	8004232 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a0f      	ldr	r2, [pc, #60]	@ (8004254 <DFSDM_GetChannelFromInstance+0x90>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d102      	bne.n	8004220 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800421a:	2306      	movs	r3, #6
 800421c:	60fb      	str	r3, [r7, #12]
 800421e:	e008      	b.n	8004232 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a0d      	ldr	r2, [pc, #52]	@ (8004258 <DFSDM_GetChannelFromInstance+0x94>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d102      	bne.n	800422e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004228:	2307      	movs	r3, #7
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	e001      	b.n	8004232 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800422e:	2303      	movs	r3, #3
 8004230:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8004232:	68fb      	ldr	r3, [r7, #12]
}
 8004234:	4618      	mov	r0, r3
 8004236:	3714      	adds	r7, #20
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	40016000 	.word	0x40016000
 8004244:	40016020 	.word	0x40016020
 8004248:	40016040 	.word	0x40016040
 800424c:	40016080 	.word	0x40016080
 8004250:	400160a0 	.word	0x400160a0
 8004254:	400160c0 	.word	0x400160c0
 8004258:	400160e0 	.word	0x400160e0

0800425c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	460b      	mov	r3, r1
 8004266:	607a      	str	r2, [r7, #4]
 8004268:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800426a:	2300      	movs	r3, #0
 800426c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800426e:	7afb      	ldrb	r3, [r7, #11]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d103      	bne.n	800427c <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	605a      	str	r2, [r3, #4]
      break;
 800427a:	e002      	b.n	8004282 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	75fb      	strb	r3, [r7, #23]
      break;
 8004280:	bf00      	nop
  }

  return status;
 8004282:	7dfb      	ldrb	r3, [r7, #23]
}
 8004284:	4618      	mov	r0, r3
 8004286:	371c      	adds	r7, #28
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d101      	bne.n	80042a4 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e003      	b.n	80042ac <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	683a      	ldr	r2, [r7, #0]
 80042a8:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80042aa:	2300      	movs	r3, #0
  }
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b086      	sub	sp, #24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	0c1b      	lsrs	r3, r3, #16
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 031f 	and.w	r3, r3, #31
 80042d4:	2201      	movs	r2, #1
 80042d6:	fa02 f303 	lsl.w	r3, r2, r3
 80042da:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	015a      	lsls	r2, r3, #5
 80042e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004314 <HAL_EXTI_IRQHandler+0x5c>)
 80042e2:	4413      	add	r3, r2
 80042e4:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	4013      	ands	r3, r2
 80042ee:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d009      	beq.n	800430a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	4798      	blx	r3
    }
  }
}
 800430a:	bf00      	nop
 800430c:	3718      	adds	r7, #24
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	40010414 	.word	0x40010414

08004318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004318:	b480      	push	{r7}
 800431a:	b087      	sub	sp, #28
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004322:	2300      	movs	r3, #0
 8004324:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004326:	e166      	b.n	80045f6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	2101      	movs	r1, #1
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	fa01 f303 	lsl.w	r3, r1, r3
 8004334:	4013      	ands	r3, r2
 8004336:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2b00      	cmp	r3, #0
 800433c:	f000 8158 	beq.w	80045f0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f003 0303 	and.w	r3, r3, #3
 8004348:	2b01      	cmp	r3, #1
 800434a:	d005      	beq.n	8004358 <HAL_GPIO_Init+0x40>
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f003 0303 	and.w	r3, r3, #3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d130      	bne.n	80043ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	005b      	lsls	r3, r3, #1
 8004362:	2203      	movs	r2, #3
 8004364:	fa02 f303 	lsl.w	r3, r2, r3
 8004368:	43db      	mvns	r3, r3
 800436a:	693a      	ldr	r2, [r7, #16]
 800436c:	4013      	ands	r3, r2
 800436e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	68da      	ldr	r2, [r3, #12]
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	005b      	lsls	r3, r3, #1
 8004378:	fa02 f303 	lsl.w	r3, r2, r3
 800437c:	693a      	ldr	r2, [r7, #16]
 800437e:	4313      	orrs	r3, r2
 8004380:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800438e:	2201      	movs	r2, #1
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	fa02 f303 	lsl.w	r3, r2, r3
 8004396:	43db      	mvns	r3, r3
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	4013      	ands	r3, r2
 800439c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	091b      	lsrs	r3, r3, #4
 80043a4:	f003 0201 	and.w	r2, r3, #1
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	fa02 f303 	lsl.w	r3, r2, r3
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f003 0303 	and.w	r3, r3, #3
 80043c2:	2b03      	cmp	r3, #3
 80043c4:	d017      	beq.n	80043f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	2203      	movs	r2, #3
 80043d2:	fa02 f303 	lsl.w	r3, r2, r3
 80043d6:	43db      	mvns	r3, r3
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	4013      	ands	r3, r2
 80043dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	689a      	ldr	r2, [r3, #8]
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	005b      	lsls	r3, r3, #1
 80043e6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f003 0303 	and.w	r3, r3, #3
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d123      	bne.n	800444a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	08da      	lsrs	r2, r3, #3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	3208      	adds	r2, #8
 800440a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800440e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	f003 0307 	and.w	r3, r3, #7
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	220f      	movs	r2, #15
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	43db      	mvns	r3, r3
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	4013      	ands	r3, r2
 8004424:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	691a      	ldr	r2, [r3, #16]
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f003 0307 	and.w	r3, r3, #7
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	fa02 f303 	lsl.w	r3, r2, r3
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	4313      	orrs	r3, r2
 800443a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	08da      	lsrs	r2, r3, #3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	3208      	adds	r2, #8
 8004444:	6939      	ldr	r1, [r7, #16]
 8004446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	005b      	lsls	r3, r3, #1
 8004454:	2203      	movs	r2, #3
 8004456:	fa02 f303 	lsl.w	r3, r2, r3
 800445a:	43db      	mvns	r3, r3
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4013      	ands	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f003 0203 	and.w	r2, r3, #3
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	4313      	orrs	r3, r2
 8004476:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	693a      	ldr	r2, [r7, #16]
 800447c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004486:	2b00      	cmp	r3, #0
 8004488:	f000 80b2 	beq.w	80045f0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800448c:	4b61      	ldr	r3, [pc, #388]	@ (8004614 <HAL_GPIO_Init+0x2fc>)
 800448e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004490:	4a60      	ldr	r2, [pc, #384]	@ (8004614 <HAL_GPIO_Init+0x2fc>)
 8004492:	f043 0301 	orr.w	r3, r3, #1
 8004496:	6613      	str	r3, [r2, #96]	@ 0x60
 8004498:	4b5e      	ldr	r3, [pc, #376]	@ (8004614 <HAL_GPIO_Init+0x2fc>)
 800449a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800449c:	f003 0301 	and.w	r3, r3, #1
 80044a0:	60bb      	str	r3, [r7, #8]
 80044a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80044a4:	4a5c      	ldr	r2, [pc, #368]	@ (8004618 <HAL_GPIO_Init+0x300>)
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	089b      	lsrs	r3, r3, #2
 80044aa:	3302      	adds	r3, #2
 80044ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f003 0303 	and.w	r3, r3, #3
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	220f      	movs	r2, #15
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	43db      	mvns	r3, r3
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	4013      	ands	r3, r2
 80044c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80044ce:	d02b      	beq.n	8004528 <HAL_GPIO_Init+0x210>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a52      	ldr	r2, [pc, #328]	@ (800461c <HAL_GPIO_Init+0x304>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d025      	beq.n	8004524 <HAL_GPIO_Init+0x20c>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a51      	ldr	r2, [pc, #324]	@ (8004620 <HAL_GPIO_Init+0x308>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d01f      	beq.n	8004520 <HAL_GPIO_Init+0x208>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a50      	ldr	r2, [pc, #320]	@ (8004624 <HAL_GPIO_Init+0x30c>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d019      	beq.n	800451c <HAL_GPIO_Init+0x204>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4a4f      	ldr	r2, [pc, #316]	@ (8004628 <HAL_GPIO_Init+0x310>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d013      	beq.n	8004518 <HAL_GPIO_Init+0x200>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a4e      	ldr	r2, [pc, #312]	@ (800462c <HAL_GPIO_Init+0x314>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d00d      	beq.n	8004514 <HAL_GPIO_Init+0x1fc>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a4d      	ldr	r2, [pc, #308]	@ (8004630 <HAL_GPIO_Init+0x318>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d007      	beq.n	8004510 <HAL_GPIO_Init+0x1f8>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a4c      	ldr	r2, [pc, #304]	@ (8004634 <HAL_GPIO_Init+0x31c>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d101      	bne.n	800450c <HAL_GPIO_Init+0x1f4>
 8004508:	2307      	movs	r3, #7
 800450a:	e00e      	b.n	800452a <HAL_GPIO_Init+0x212>
 800450c:	2308      	movs	r3, #8
 800450e:	e00c      	b.n	800452a <HAL_GPIO_Init+0x212>
 8004510:	2306      	movs	r3, #6
 8004512:	e00a      	b.n	800452a <HAL_GPIO_Init+0x212>
 8004514:	2305      	movs	r3, #5
 8004516:	e008      	b.n	800452a <HAL_GPIO_Init+0x212>
 8004518:	2304      	movs	r3, #4
 800451a:	e006      	b.n	800452a <HAL_GPIO_Init+0x212>
 800451c:	2303      	movs	r3, #3
 800451e:	e004      	b.n	800452a <HAL_GPIO_Init+0x212>
 8004520:	2302      	movs	r3, #2
 8004522:	e002      	b.n	800452a <HAL_GPIO_Init+0x212>
 8004524:	2301      	movs	r3, #1
 8004526:	e000      	b.n	800452a <HAL_GPIO_Init+0x212>
 8004528:	2300      	movs	r3, #0
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	f002 0203 	and.w	r2, r2, #3
 8004530:	0092      	lsls	r2, r2, #2
 8004532:	4093      	lsls	r3, r2
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	4313      	orrs	r3, r2
 8004538:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800453a:	4937      	ldr	r1, [pc, #220]	@ (8004618 <HAL_GPIO_Init+0x300>)
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	089b      	lsrs	r3, r3, #2
 8004540:	3302      	adds	r3, #2
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004548:	4b3b      	ldr	r3, [pc, #236]	@ (8004638 <HAL_GPIO_Init+0x320>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	43db      	mvns	r3, r3
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	4013      	ands	r3, r2
 8004556:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004564:	693a      	ldr	r2, [r7, #16]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	4313      	orrs	r3, r2
 800456a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800456c:	4a32      	ldr	r2, [pc, #200]	@ (8004638 <HAL_GPIO_Init+0x320>)
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004572:	4b31      	ldr	r3, [pc, #196]	@ (8004638 <HAL_GPIO_Init+0x320>)
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	43db      	mvns	r3, r3
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	4013      	ands	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	4313      	orrs	r3, r2
 8004594:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004596:	4a28      	ldr	r2, [pc, #160]	@ (8004638 <HAL_GPIO_Init+0x320>)
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800459c:	4b26      	ldr	r3, [pc, #152]	@ (8004638 <HAL_GPIO_Init+0x320>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	43db      	mvns	r3, r3
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	4013      	ands	r3, r2
 80045aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80045b8:	693a      	ldr	r2, [r7, #16]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	4313      	orrs	r3, r2
 80045be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80045c0:	4a1d      	ldr	r2, [pc, #116]	@ (8004638 <HAL_GPIO_Init+0x320>)
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80045c6:	4b1c      	ldr	r3, [pc, #112]	@ (8004638 <HAL_GPIO_Init+0x320>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	43db      	mvns	r3, r3
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	4013      	ands	r3, r2
 80045d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80045ea:	4a13      	ldr	r2, [pc, #76]	@ (8004638 <HAL_GPIO_Init+0x320>)
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	3301      	adds	r3, #1
 80045f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004600:	2b00      	cmp	r3, #0
 8004602:	f47f ae91 	bne.w	8004328 <HAL_GPIO_Init+0x10>
  }
}
 8004606:	bf00      	nop
 8004608:	bf00      	nop
 800460a:	371c      	adds	r7, #28
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr
 8004614:	40021000 	.word	0x40021000
 8004618:	40010000 	.word	0x40010000
 800461c:	48000400 	.word	0x48000400
 8004620:	48000800 	.word	0x48000800
 8004624:	48000c00 	.word	0x48000c00
 8004628:	48001000 	.word	0x48001000
 800462c:	48001400 	.word	0x48001400
 8004630:	48001800 	.word	0x48001800
 8004634:	48001c00 	.word	0x48001c00
 8004638:	40010400 	.word	0x40010400

0800463c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800463c:	b480      	push	{r7}
 800463e:	b087      	sub	sp, #28
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004646:	2300      	movs	r3, #0
 8004648:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800464a:	e0c9      	b.n	80047e0 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800464c:	2201      	movs	r2, #1
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	fa02 f303 	lsl.w	r3, r2, r3
 8004654:	683a      	ldr	r2, [r7, #0]
 8004656:	4013      	ands	r3, r2
 8004658:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	2b00      	cmp	r3, #0
 800465e:	f000 80bc 	beq.w	80047da <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004662:	4a66      	ldr	r2, [pc, #408]	@ (80047fc <HAL_GPIO_DeInit+0x1c0>)
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	089b      	lsrs	r3, r3, #2
 8004668:	3302      	adds	r3, #2
 800466a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800466e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	f003 0303 	and.w	r3, r3, #3
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	220f      	movs	r2, #15
 800467a:	fa02 f303 	lsl.w	r3, r2, r3
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	4013      	ands	r3, r2
 8004682:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800468a:	d02b      	beq.n	80046e4 <HAL_GPIO_DeInit+0xa8>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a5c      	ldr	r2, [pc, #368]	@ (8004800 <HAL_GPIO_DeInit+0x1c4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d025      	beq.n	80046e0 <HAL_GPIO_DeInit+0xa4>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	4a5b      	ldr	r2, [pc, #364]	@ (8004804 <HAL_GPIO_DeInit+0x1c8>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d01f      	beq.n	80046dc <HAL_GPIO_DeInit+0xa0>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4a5a      	ldr	r2, [pc, #360]	@ (8004808 <HAL_GPIO_DeInit+0x1cc>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d019      	beq.n	80046d8 <HAL_GPIO_DeInit+0x9c>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	4a59      	ldr	r2, [pc, #356]	@ (800480c <HAL_GPIO_DeInit+0x1d0>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d013      	beq.n	80046d4 <HAL_GPIO_DeInit+0x98>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a58      	ldr	r2, [pc, #352]	@ (8004810 <HAL_GPIO_DeInit+0x1d4>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d00d      	beq.n	80046d0 <HAL_GPIO_DeInit+0x94>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a57      	ldr	r2, [pc, #348]	@ (8004814 <HAL_GPIO_DeInit+0x1d8>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d007      	beq.n	80046cc <HAL_GPIO_DeInit+0x90>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a56      	ldr	r2, [pc, #344]	@ (8004818 <HAL_GPIO_DeInit+0x1dc>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d101      	bne.n	80046c8 <HAL_GPIO_DeInit+0x8c>
 80046c4:	2307      	movs	r3, #7
 80046c6:	e00e      	b.n	80046e6 <HAL_GPIO_DeInit+0xaa>
 80046c8:	2308      	movs	r3, #8
 80046ca:	e00c      	b.n	80046e6 <HAL_GPIO_DeInit+0xaa>
 80046cc:	2306      	movs	r3, #6
 80046ce:	e00a      	b.n	80046e6 <HAL_GPIO_DeInit+0xaa>
 80046d0:	2305      	movs	r3, #5
 80046d2:	e008      	b.n	80046e6 <HAL_GPIO_DeInit+0xaa>
 80046d4:	2304      	movs	r3, #4
 80046d6:	e006      	b.n	80046e6 <HAL_GPIO_DeInit+0xaa>
 80046d8:	2303      	movs	r3, #3
 80046da:	e004      	b.n	80046e6 <HAL_GPIO_DeInit+0xaa>
 80046dc:	2302      	movs	r3, #2
 80046de:	e002      	b.n	80046e6 <HAL_GPIO_DeInit+0xaa>
 80046e0:	2301      	movs	r3, #1
 80046e2:	e000      	b.n	80046e6 <HAL_GPIO_DeInit+0xaa>
 80046e4:	2300      	movs	r3, #0
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	f002 0203 	and.w	r2, r2, #3
 80046ec:	0092      	lsls	r2, r2, #2
 80046ee:	4093      	lsls	r3, r2
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d132      	bne.n	800475c <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80046f6:	4b49      	ldr	r3, [pc, #292]	@ (800481c <HAL_GPIO_DeInit+0x1e0>)
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	43db      	mvns	r3, r3
 80046fe:	4947      	ldr	r1, [pc, #284]	@ (800481c <HAL_GPIO_DeInit+0x1e0>)
 8004700:	4013      	ands	r3, r2
 8004702:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004704:	4b45      	ldr	r3, [pc, #276]	@ (800481c <HAL_GPIO_DeInit+0x1e0>)
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	43db      	mvns	r3, r3
 800470c:	4943      	ldr	r1, [pc, #268]	@ (800481c <HAL_GPIO_DeInit+0x1e0>)
 800470e:	4013      	ands	r3, r2
 8004710:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004712:	4b42      	ldr	r3, [pc, #264]	@ (800481c <HAL_GPIO_DeInit+0x1e0>)
 8004714:	68da      	ldr	r2, [r3, #12]
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	43db      	mvns	r3, r3
 800471a:	4940      	ldr	r1, [pc, #256]	@ (800481c <HAL_GPIO_DeInit+0x1e0>)
 800471c:	4013      	ands	r3, r2
 800471e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004720:	4b3e      	ldr	r3, [pc, #248]	@ (800481c <HAL_GPIO_DeInit+0x1e0>)
 8004722:	689a      	ldr	r2, [r3, #8]
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	43db      	mvns	r3, r3
 8004728:	493c      	ldr	r1, [pc, #240]	@ (800481c <HAL_GPIO_DeInit+0x1e0>)
 800472a:	4013      	ands	r3, r2
 800472c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	f003 0303 	and.w	r3, r3, #3
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	220f      	movs	r2, #15
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800473e:	4a2f      	ldr	r2, [pc, #188]	@ (80047fc <HAL_GPIO_DeInit+0x1c0>)
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	089b      	lsrs	r3, r3, #2
 8004744:	3302      	adds	r3, #2
 8004746:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	43da      	mvns	r2, r3
 800474e:	482b      	ldr	r0, [pc, #172]	@ (80047fc <HAL_GPIO_DeInit+0x1c0>)
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	089b      	lsrs	r3, r3, #2
 8004754:	400a      	ands	r2, r1
 8004756:	3302      	adds	r3, #2
 8004758:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	005b      	lsls	r3, r3, #1
 8004764:	2103      	movs	r1, #3
 8004766:	fa01 f303 	lsl.w	r3, r1, r3
 800476a:	431a      	orrs	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	08da      	lsrs	r2, r3, #3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	3208      	adds	r2, #8
 8004778:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	f003 0307 	and.w	r3, r3, #7
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	220f      	movs	r2, #15
 8004786:	fa02 f303 	lsl.w	r3, r2, r3
 800478a:	43db      	mvns	r3, r3
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	08d2      	lsrs	r2, r2, #3
 8004790:	4019      	ands	r1, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	3208      	adds	r2, #8
 8004796:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	689a      	ldr	r2, [r3, #8]
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	2103      	movs	r1, #3
 80047a4:	fa01 f303 	lsl.w	r3, r1, r3
 80047a8:	43db      	mvns	r3, r3
 80047aa:	401a      	ands	r2, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685a      	ldr	r2, [r3, #4]
 80047b4:	2101      	movs	r1, #1
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	fa01 f303 	lsl.w	r3, r1, r3
 80047bc:	43db      	mvns	r3, r3
 80047be:	401a      	ands	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	2103      	movs	r1, #3
 80047ce:	fa01 f303 	lsl.w	r3, r1, r3
 80047d2:	43db      	mvns	r3, r3
 80047d4:	401a      	ands	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	3301      	adds	r3, #1
 80047de:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80047e0:	683a      	ldr	r2, [r7, #0]
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	fa22 f303 	lsr.w	r3, r2, r3
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f47f af2f 	bne.w	800464c <HAL_GPIO_DeInit+0x10>
  }
}
 80047ee:	bf00      	nop
 80047f0:	bf00      	nop
 80047f2:	371c      	adds	r7, #28
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr
 80047fc:	40010000 	.word	0x40010000
 8004800:	48000400 	.word	0x48000400
 8004804:	48000800 	.word	0x48000800
 8004808:	48000c00 	.word	0x48000c00
 800480c:	48001000 	.word	0x48001000
 8004810:	48001400 	.word	0x48001400
 8004814:	48001800 	.word	0x48001800
 8004818:	48001c00 	.word	0x48001c00
 800481c:	40010400 	.word	0x40010400

08004820 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004820:	b480      	push	{r7}
 8004822:	b085      	sub	sp, #20
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	460b      	mov	r3, r1
 800482a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	691a      	ldr	r2, [r3, #16]
 8004830:	887b      	ldrh	r3, [r7, #2]
 8004832:	4013      	ands	r3, r2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d002      	beq.n	800483e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004838:	2301      	movs	r3, #1
 800483a:	73fb      	strb	r3, [r7, #15]
 800483c:	e001      	b.n	8004842 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800483e:	2300      	movs	r3, #0
 8004840:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004842:	7bfb      	ldrb	r3, [r7, #15]
}
 8004844:	4618      	mov	r0, r3
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	460b      	mov	r3, r1
 800485a:	807b      	strh	r3, [r7, #2]
 800485c:	4613      	mov	r3, r2
 800485e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004860:	787b      	ldrb	r3, [r7, #1]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d003      	beq.n	800486e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004866:	887a      	ldrh	r2, [r7, #2]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800486c:	e002      	b.n	8004874 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800486e:	887a      	ldrh	r2, [r7, #2]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	4603      	mov	r3, r0
 8004888:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800488a:	4b08      	ldr	r3, [pc, #32]	@ (80048ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800488c:	695a      	ldr	r2, [r3, #20]
 800488e:	88fb      	ldrh	r3, [r7, #6]
 8004890:	4013      	ands	r3, r2
 8004892:	2b00      	cmp	r3, #0
 8004894:	d006      	beq.n	80048a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004896:	4a05      	ldr	r2, [pc, #20]	@ (80048ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004898:	88fb      	ldrh	r3, [r7, #6]
 800489a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800489c:	88fb      	ldrh	r3, [r7, #6]
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 f806 	bl	80048b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80048a4:	bf00      	nop
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	40010400 	.word	0x40010400

080048b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	4603      	mov	r3, r0
 80048b8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048c6:	b580      	push	{r7, lr}
 80048c8:	b082      	sub	sp, #8
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e08d      	b.n	80049f4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d106      	bne.n	80048f2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f7fd fc6f 	bl	80021d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2224      	movs	r2, #36	@ 0x24
 80048f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 0201 	bic.w	r2, r2, #1
 8004908:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004916:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689a      	ldr	r2, [r3, #8]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004926:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d107      	bne.n	8004940 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689a      	ldr	r2, [r3, #8]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800493c:	609a      	str	r2, [r3, #8]
 800493e:	e006      	b.n	800494e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689a      	ldr	r2, [r3, #8]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800494c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d108      	bne.n	8004968 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004964:	605a      	str	r2, [r3, #4]
 8004966:	e007      	b.n	8004978 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004976:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6812      	ldr	r2, [r2, #0]
 8004982:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004986:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800498a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68da      	ldr	r2, [r3, #12]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800499a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	69d9      	ldr	r1, [r3, #28]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a1a      	ldr	r2, [r3, #32]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f042 0201 	orr.w	r2, r2, #1
 80049d4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2220      	movs	r2, #32
 80049e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80049f2:	2300      	movs	r3, #0
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3708      	adds	r7, #8
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b20      	cmp	r3, #32
 8004a10:	d138      	bne.n	8004a84 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d101      	bne.n	8004a20 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	e032      	b.n	8004a86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2224      	movs	r2, #36	@ 0x24
 8004a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f022 0201 	bic.w	r2, r2, #1
 8004a3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a4e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	6819      	ldr	r1, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	683a      	ldr	r2, [r7, #0]
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f042 0201 	orr.w	r2, r2, #1
 8004a6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a80:	2300      	movs	r3, #0
 8004a82:	e000      	b.n	8004a86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a84:	2302      	movs	r3, #2
  }
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	370c      	adds	r7, #12
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr

08004a92 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a92:	b480      	push	{r7}
 8004a94:	b085      	sub	sp, #20
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
 8004a9a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b20      	cmp	r3, #32
 8004aa6:	d139      	bne.n	8004b1c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d101      	bne.n	8004ab6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	e033      	b.n	8004b1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2224      	movs	r2, #36	@ 0x24
 8004ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f022 0201 	bic.w	r2, r2, #1
 8004ad4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004ae4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	021b      	lsls	r3, r3, #8
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f042 0201 	orr.w	r2, r2, #1
 8004b06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	e000      	b.n	8004b1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004b1c:	2302      	movs	r3, #2
  }
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3714      	adds	r7, #20
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
	...

08004b2c <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b086      	sub	sp, #24
 8004b30:	af02      	add	r7, sp, #8
 8004b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b34:	2300      	movs	r3, #0
 8004b36:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004b38:	f7fe fa60 	bl	8002ffc <HAL_GetTick>
 8004b3c:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d102      	bne.n	8004b4a <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	73fb      	strb	r3, [r7, #15]
 8004b48:	e092      	b.n	8004c70 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f040 808b 	bne.w	8004c70 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fd fbda 	bl	8002314 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004b60:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 f88b 	bl	8004c80 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	689a      	ldr	r2, [r3, #8]
 8004b70:	4b42      	ldr	r3, [pc, #264]	@ (8004c7c <HAL_OSPI_Init+0x150>)
 8004b72:	4013      	ands	r3, r2
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	68d1      	ldr	r1, [r2, #12]
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	6912      	ldr	r2, [r2, #16]
 8004b7c:	3a01      	subs	r2, #1
 8004b7e:	0412      	lsls	r2, r2, #16
 8004b80:	4311      	orrs	r1, r2
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6952      	ldr	r2, [r2, #20]
 8004b86:	3a01      	subs	r2, #1
 8004b88:	0212      	lsls	r2, r2, #8
 8004b8a:	4311      	orrs	r1, r2
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b90:	4311      	orrs	r1, r2
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	69d2      	ldr	r2, [r2, #28]
 8004b96:	4311      	orrs	r1, r2
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	6812      	ldr	r2, [r2, #0]
 8004b9c:	430b      	orrs	r3, r1
 8004b9e:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	0412      	lsls	r2, r2, #16
 8004baa:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	021a      	lsls	r2, r3, #8
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bca:	9300      	str	r3, [sp, #0]
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	2120      	movs	r1, #32
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fb9c 	bl	8005310 <OSPI_WaitFlagStateUntilTimeout>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004bdc:	7bfb      	ldrb	r3, [r7, #15]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d146      	bne.n	8004c70 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	1e5a      	subs	r2, r3, #1
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004c18:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c24:	431a      	orrs	r2, r3
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f042 0201 	orr.w	r2, r2, #1
 8004c3e:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d107      	bne.n	8004c58 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	689a      	ldr	r2, [r3, #8]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f042 0202 	orr.w	r2, r2, #2
 8004c56:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c60:	d103      	bne.n	8004c6a <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2201      	movs	r2, #1
 8004c66:	645a      	str	r2, [r3, #68]	@ 0x44
 8004c68:	e002      	b.n	8004c70 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2202      	movs	r2, #2
 8004c6e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8004c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	f8e0f8f4 	.word	0xf8e0f8f4

08004c80 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	683a      	ldr	r2, [r7, #0]
 8004c8e:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
	...

08004ca0 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b092      	sub	sp, #72	@ 0x48
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cac:	2300      	movs	r3, #0
 8004cae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a08      	ldr	r2, [pc, #32]	@ (8004ce0 <HAL_OSPIM_Config+0x40>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d105      	bne.n	8004cce <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 1U;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8004ccc:	e004      	b.n	8004cd8 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 0U;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004cd8:	2300      	movs	r3, #0
 8004cda:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004cde:	e01f      	b.n	8004d20 <HAL_OSPIM_Config+0x80>
 8004ce0:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004ce4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004ce8:	3301      	adds	r3, #1
 8004cea:	b2d8      	uxtb	r0, r3
 8004cec:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004cf0:	f107 0114 	add.w	r1, r7, #20
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	4413      	add	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	440b      	add	r3, r1
 8004cfe:	4619      	mov	r1, r3
 8004d00:	f000 fb3e 	bl	8005380 <OSPIM_GetConfig>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d005      	beq.n	8004d16 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2208      	movs	r2, #8
 8004d14:	649a      	str	r2, [r3, #72]	@ 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004d16:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004d20:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d9dd      	bls.n	8004ce4 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8004d28:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f040 82e3 	bne.w	80052f8 <HAL_OSPIM_Config+0x658>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8004d32:	4bc5      	ldr	r3, [pc, #788]	@ (8005048 <HAL_OSPIM_Config+0x3a8>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00b      	beq.n	8004d56 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004d3e:	4bc2      	ldr	r3, [pc, #776]	@ (8005048 <HAL_OSPIM_Config+0x3a8>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4ac1      	ldr	r2, [pc, #772]	@ (8005048 <HAL_OSPIM_Config+0x3a8>)
 8004d44:	f023 0301 	bic.w	r3, r3, #1
 8004d48:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8004d4a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004d4e:	f043 0301 	orr.w	r3, r3, #1
 8004d52:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004d56:	4bbd      	ldr	r3, [pc, #756]	@ (800504c <HAL_OSPIM_Config+0x3ac>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00b      	beq.n	8004d7a <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004d62:	4bba      	ldr	r3, [pc, #744]	@ (800504c <HAL_OSPIM_Config+0x3ac>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4ab9      	ldr	r2, [pc, #740]	@ (800504c <HAL_OSPIM_Config+0x3ac>)
 8004d68:	f023 0301 	bic.w	r3, r3, #1
 8004d6c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8004d6e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004d72:	f043 0302 	orr.w	r3, r3, #2
 8004d76:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004d7a:	49b5      	ldr	r1, [pc, #724]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004d7c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d7e:	4613      	mov	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	3348      	adds	r3, #72	@ 0x48
 8004d88:	443b      	add	r3, r7
 8004d8a:	3b2c      	subs	r3, #44	@ 0x2c
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	440b      	add	r3, r1
 8004d94:	6859      	ldr	r1, [r3, #4]
 8004d96:	48ae      	ldr	r0, [pc, #696]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004d98:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	4413      	add	r3, r2
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	3348      	adds	r3, #72	@ 0x48
 8004da4:	443b      	add	r3, r7
 8004da6:	3b2c      	subs	r3, #44	@ 0x2c
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	3b01      	subs	r3, #1
 8004dac:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	4403      	add	r3, r0
 8004db4:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8004db6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004db8:	4613      	mov	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	4413      	add	r3, r2
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	3348      	adds	r3, #72	@ 0x48
 8004dc2:	443b      	add	r3, r7
 8004dc4:	3b34      	subs	r3, #52	@ 0x34
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 80a1 	beq.w	8004f10 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004dce:	49a0      	ldr	r1, [pc, #640]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004dd0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	4413      	add	r3, r2
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	3348      	adds	r3, #72	@ 0x48
 8004ddc:	443b      	add	r3, r7
 8004dde:	3b34      	subs	r3, #52	@ 0x34
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	3b01      	subs	r3, #1
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	440b      	add	r3, r1
 8004de8:	6859      	ldr	r1, [r3, #4]
 8004dea:	4899      	ldr	r0, [pc, #612]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004dec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dee:	4613      	mov	r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	4413      	add	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	3348      	adds	r3, #72	@ 0x48
 8004df8:	443b      	add	r3, r7
 8004dfa:	3b34      	subs	r3, #52	@ 0x34
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	f021 0201 	bic.w	r2, r1, #1
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	4403      	add	r3, r0
 8004e08:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8004e0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	3348      	adds	r3, #72	@ 0x48
 8004e16:	443b      	add	r3, r7
 8004e18:	3b30      	subs	r3, #48	@ 0x30
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d01d      	beq.n	8004e5c <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004e20:	498b      	ldr	r1, [pc, #556]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004e22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e24:	4613      	mov	r3, r2
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	3348      	adds	r3, #72	@ 0x48
 8004e2e:	443b      	add	r3, r7
 8004e30:	3b30      	subs	r3, #48	@ 0x30
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	3b01      	subs	r3, #1
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	440b      	add	r3, r1
 8004e3a:	6859      	ldr	r1, [r3, #4]
 8004e3c:	4884      	ldr	r0, [pc, #528]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004e3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e40:	4613      	mov	r3, r2
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	4413      	add	r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	3348      	adds	r3, #72	@ 0x48
 8004e4a:	443b      	add	r3, r7
 8004e4c:	3b30      	subs	r3, #48	@ 0x30
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	3b01      	subs	r3, #1
 8004e52:	f021 0210 	bic.w	r2, r1, #16
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	4403      	add	r3, r0
 8004e5a:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004e5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e5e:	4613      	mov	r3, r2
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	4413      	add	r3, r2
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	3348      	adds	r3, #72	@ 0x48
 8004e68:	443b      	add	r3, r7
 8004e6a:	3b28      	subs	r3, #40	@ 0x28
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d021      	beq.n	8004eb6 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004e72:	4977      	ldr	r1, [pc, #476]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004e74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e76:	4613      	mov	r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4413      	add	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	3348      	adds	r3, #72	@ 0x48
 8004e80:	443b      	add	r3, r7
 8004e82:	3b28      	subs	r3, #40	@ 0x28
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	f003 0301 	and.w	r3, r3, #1
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	440b      	add	r3, r1
 8004e90:	6859      	ldr	r1, [r3, #4]
 8004e92:	486f      	ldr	r0, [pc, #444]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004e94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e96:	4613      	mov	r3, r2
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	4413      	add	r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	3348      	adds	r3, #72	@ 0x48
 8004ea0:	443b      	add	r3, r7
 8004ea2:	3b28      	subs	r3, #40	@ 0x28
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	4403      	add	r3, r0
 8004eb4:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004eb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004eb8:	4613      	mov	r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	3348      	adds	r3, #72	@ 0x48
 8004ec2:	443b      	add	r3, r7
 8004ec4:	3b24      	subs	r3, #36	@ 0x24
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d021      	beq.n	8004f10 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004ecc:	4960      	ldr	r1, [pc, #384]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004ece:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	4413      	add	r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	3348      	adds	r3, #72	@ 0x48
 8004eda:	443b      	add	r3, r7
 8004edc:	3b24      	subs	r3, #36	@ 0x24
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	f003 0301 	and.w	r3, r3, #1
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	440b      	add	r3, r1
 8004eea:	6859      	ldr	r1, [r3, #4]
 8004eec:	4858      	ldr	r0, [pc, #352]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004eee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	4413      	add	r3, r2
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	3348      	adds	r3, #72	@ 0x48
 8004efa:	443b      	add	r3, r7
 8004efc:	3b24      	subs	r3, #36	@ 0x24
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	3b01      	subs	r3, #1
 8004f02:	f003 0301 	and.w	r3, r3, #1
 8004f06:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	4403      	add	r3, r0
 8004f0e:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	6819      	ldr	r1, [r3, #0]
 8004f14:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f18:	4613      	mov	r3, r2
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	4413      	add	r3, r2
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	3348      	adds	r3, #72	@ 0x48
 8004f22:	443b      	add	r3, r7
 8004f24:	3b34      	subs	r3, #52	@ 0x34
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4299      	cmp	r1, r3
 8004f2a:	d03c      	beq.n	8004fa6 <HAL_OSPIM_Config+0x306>
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	6899      	ldr	r1, [r3, #8]
 8004f30:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f34:	4613      	mov	r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	4413      	add	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	3348      	adds	r3, #72	@ 0x48
 8004f3e:	443b      	add	r3, r7
 8004f40:	3b2c      	subs	r3, #44	@ 0x2c
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4299      	cmp	r1, r3
 8004f46:	d02e      	beq.n	8004fa6 <HAL_OSPIM_Config+0x306>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	6859      	ldr	r1, [r3, #4]
 8004f4c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f50:	4613      	mov	r3, r2
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	4413      	add	r3, r2
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	3348      	adds	r3, #72	@ 0x48
 8004f5a:	443b      	add	r3, r7
 8004f5c:	3b30      	subs	r3, #48	@ 0x30
 8004f5e:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8004f60:	4299      	cmp	r1, r3
 8004f62:	d103      	bne.n	8004f6c <HAL_OSPIM_Config+0x2cc>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d11c      	bne.n	8004fa6 <HAL_OSPIM_Config+0x306>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	68d9      	ldr	r1, [r3, #12]
 8004f70:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f74:	4613      	mov	r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	4413      	add	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	3348      	adds	r3, #72	@ 0x48
 8004f7e:	443b      	add	r3, r7
 8004f80:	3b28      	subs	r3, #40	@ 0x28
 8004f82:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004f84:	4299      	cmp	r1, r3
 8004f86:	d00e      	beq.n	8004fa6 <HAL_OSPIM_Config+0x306>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	6919      	ldr	r1, [r3, #16]
 8004f8c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f90:	4613      	mov	r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	4413      	add	r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	3348      	adds	r3, #72	@ 0x48
 8004f9a:	443b      	add	r3, r7
 8004f9c:	3b24      	subs	r3, #36	@ 0x24
 8004f9e:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004fa0:	4299      	cmp	r1, r3
 8004fa2:	f040 80d4 	bne.w	800514e <HAL_OSPIM_Config+0x4ae>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004fa6:	492a      	ldr	r1, [pc, #168]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004fa8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004fac:	4613      	mov	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	3348      	adds	r3, #72	@ 0x48
 8004fb6:	443b      	add	r3, r7
 8004fb8:	3b34      	subs	r3, #52	@ 0x34
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	440b      	add	r3, r1
 8004fc2:	6859      	ldr	r1, [r3, #4]
 8004fc4:	4822      	ldr	r0, [pc, #136]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8004fc6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004fca:	4613      	mov	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	4413      	add	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	3348      	adds	r3, #72	@ 0x48
 8004fd4:	443b      	add	r3, r7
 8004fd6:	3b34      	subs	r3, #52	@ 0x34
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	f021 0201 	bic.w	r2, r1, #1
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4403      	add	r3, r0
 8004fe4:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004fe6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004fea:	4613      	mov	r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	4413      	add	r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	3348      	adds	r3, #72	@ 0x48
 8004ff4:	443b      	add	r3, r7
 8004ff6:	3b30      	subs	r3, #48	@ 0x30
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d01f      	beq.n	800503e <HAL_OSPIM_Config+0x39e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004ffe:	4914      	ldr	r1, [pc, #80]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8005000:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005004:	4613      	mov	r3, r2
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4413      	add	r3, r2
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	3348      	adds	r3, #72	@ 0x48
 800500e:	443b      	add	r3, r7
 8005010:	3b30      	subs	r3, #48	@ 0x30
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	3b01      	subs	r3, #1
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	440b      	add	r3, r1
 800501a:	6859      	ldr	r1, [r3, #4]
 800501c:	480c      	ldr	r0, [pc, #48]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 800501e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005022:	4613      	mov	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	4413      	add	r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	3348      	adds	r3, #72	@ 0x48
 800502c:	443b      	add	r3, r7
 800502e:	3b30      	subs	r3, #48	@ 0x30
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	3b01      	subs	r3, #1
 8005034:	f021 0210 	bic.w	r2, r1, #16
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	4403      	add	r3, r0
 800503c:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800503e:	4904      	ldr	r1, [pc, #16]	@ (8005050 <HAL_OSPIM_Config+0x3b0>)
 8005040:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005044:	e006      	b.n	8005054 <HAL_OSPIM_Config+0x3b4>
 8005046:	bf00      	nop
 8005048:	a0001000 	.word	0xa0001000
 800504c:	a0001400 	.word	0xa0001400
 8005050:	50061c00 	.word	0x50061c00
 8005054:	4613      	mov	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4413      	add	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	3348      	adds	r3, #72	@ 0x48
 800505e:	443b      	add	r3, r7
 8005060:	3b2c      	subs	r3, #44	@ 0x2c
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	3b01      	subs	r3, #1
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	440b      	add	r3, r1
 800506a:	6859      	ldr	r1, [r3, #4]
 800506c:	48a5      	ldr	r0, [pc, #660]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 800506e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005072:	4613      	mov	r3, r2
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	4413      	add	r3, r2
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	3348      	adds	r3, #72	@ 0x48
 800507c:	443b      	add	r3, r7
 800507e:	3b2c      	subs	r3, #44	@ 0x2c
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	3b01      	subs	r3, #1
 8005084:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	4403      	add	r3, r0
 800508c:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800508e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005092:	4613      	mov	r3, r2
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	4413      	add	r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	3348      	adds	r3, #72	@ 0x48
 800509c:	443b      	add	r3, r7
 800509e:	3b28      	subs	r3, #40	@ 0x28
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d023      	beq.n	80050ee <HAL_OSPIM_Config+0x44e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80050a6:	4997      	ldr	r1, [pc, #604]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 80050a8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80050ac:	4613      	mov	r3, r2
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	4413      	add	r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	3348      	adds	r3, #72	@ 0x48
 80050b6:	443b      	add	r3, r7
 80050b8:	3b28      	subs	r3, #40	@ 0x28
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	3b01      	subs	r3, #1
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	440b      	add	r3, r1
 80050c6:	6859      	ldr	r1, [r3, #4]
 80050c8:	488e      	ldr	r0, [pc, #568]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 80050ca:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80050ce:	4613      	mov	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4413      	add	r3, r2
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	3348      	adds	r3, #72	@ 0x48
 80050d8:	443b      	add	r3, r7
 80050da:	3b28      	subs	r3, #40	@ 0x28
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	3b01      	subs	r3, #1
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	4403      	add	r3, r0
 80050ec:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80050ee:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80050f2:	4613      	mov	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4413      	add	r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	3348      	adds	r3, #72	@ 0x48
 80050fc:	443b      	add	r3, r7
 80050fe:	3b24      	subs	r3, #36	@ 0x24
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d023      	beq.n	800514e <HAL_OSPIM_Config+0x4ae>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005106:	497f      	ldr	r1, [pc, #508]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 8005108:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800510c:	4613      	mov	r3, r2
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	4413      	add	r3, r2
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	3348      	adds	r3, #72	@ 0x48
 8005116:	443b      	add	r3, r7
 8005118:	3b24      	subs	r3, #36	@ 0x24
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	3b01      	subs	r3, #1
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	440b      	add	r3, r1
 8005126:	6859      	ldr	r1, [r3, #4]
 8005128:	4876      	ldr	r0, [pc, #472]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 800512a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800512e:	4613      	mov	r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	4413      	add	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	3348      	adds	r3, #72	@ 0x48
 8005138:	443b      	add	r3, r7
 800513a:	3b24      	subs	r3, #36	@ 0x24
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	3b01      	subs	r3, #1
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	4403      	add	r3, r0
 800514c:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800514e:	4a6d      	ldr	r2, [pc, #436]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	3b01      	subs	r3, #1
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4413      	add	r3, r2
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005162:	025b      	lsls	r3, r3, #9
 8005164:	431a      	orrs	r2, r3
 8005166:	4967      	ldr	r1, [pc, #412]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	3b01      	subs	r3, #1
 800516e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	440b      	add	r3, r1
 8005176:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8005178:	4a62      	ldr	r2, [pc, #392]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	3b01      	subs	r3, #1
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	4413      	add	r3, r2
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	f023 0203 	bic.w	r2, r3, #3
 800518a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800518c:	005b      	lsls	r3, r3, #1
 800518e:	431a      	orrs	r2, r3
 8005190:	495c      	ldr	r1, [pc, #368]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	3b01      	subs	r3, #1
 8005198:	f042 0201 	orr.w	r2, r2, #1
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	440b      	add	r3, r1
 80051a0:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d014      	beq.n	80051d4 <HAL_OSPIM_Config+0x534>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 80051aa:	4a56      	ldr	r2, [pc, #344]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	3b01      	subs	r3, #1
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	4413      	add	r3, r2
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80051bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051be:	015b      	lsls	r3, r3, #5
 80051c0:	431a      	orrs	r2, r3
 80051c2:	4950      	ldr	r1, [pc, #320]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	3b01      	subs	r3, #1
 80051ca:	f042 0210 	orr.w	r2, r2, #16
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	440b      	add	r3, r1
 80051d2:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d019      	beq.n	8005214 <HAL_OSPIM_Config+0x574>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80051e0:	4a48      	ldr	r2, [pc, #288]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	68db      	ldr	r3, [r3, #12]
 80051e6:	3b01      	subs	r3, #1
 80051e8:	f003 0301 	and.w	r3, r3, #1
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	4413      	add	r3, r2
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80051f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051f8:	049b      	lsls	r3, r3, #18
 80051fa:	431a      	orrs	r2, r3
 80051fc:	4941      	ldr	r1, [pc, #260]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	3b01      	subs	r3, #1
 8005204:	f003 0301 	and.w	r3, r3, #1
 8005208:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	440b      	add	r3, r1
 8005210:	605a      	str	r2, [r3, #4]
 8005212:	e01c      	b.n	800524e <HAL_OSPIM_Config+0x5ae>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d018      	beq.n	800524e <HAL_OSPIM_Config+0x5ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800521c:	4a39      	ldr	r2, [pc, #228]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	3b01      	subs	r3, #1
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	4413      	add	r3, r2
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005234:	069b      	lsls	r3, r3, #26
 8005236:	431a      	orrs	r2, r3
 8005238:	4932      	ldr	r1, [pc, #200]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	3b01      	subs	r3, #1
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	440b      	add	r3, r1
 800524c:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d019      	beq.n	800528e <HAL_OSPIM_Config+0x5ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800525a:	4a2a      	ldr	r2, [pc, #168]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	691b      	ldr	r3, [r3, #16]
 8005260:	3b01      	subs	r3, #1
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4413      	add	r3, r2
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005270:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005272:	049b      	lsls	r3, r3, #18
 8005274:	431a      	orrs	r2, r3
 8005276:	4923      	ldr	r1, [pc, #140]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	3b01      	subs	r3, #1
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	440b      	add	r3, r1
 800528a:	605a      	str	r2, [r3, #4]
 800528c:	e01c      	b.n	80052c8 <HAL_OSPIM_Config+0x628>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d018      	beq.n	80052c8 <HAL_OSPIM_Config+0x628>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005296:	4a1b      	ldr	r2, [pc, #108]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	3b01      	subs	r3, #1
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80052ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052ae:	069b      	lsls	r3, r3, #26
 80052b0:	431a      	orrs	r2, r3
 80052b2:	4914      	ldr	r1, [pc, #80]	@ (8005304 <HAL_OSPIM_Config+0x664>)
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	691b      	ldr	r3, [r3, #16]
 80052b8:	3b01      	subs	r3, #1
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	440b      	add	r3, r1
 80052c6:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 80052c8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80052cc:	f003 0301 	and.w	r3, r3, #1
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d005      	beq.n	80052e0 <HAL_OSPIM_Config+0x640>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80052d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005308 <HAL_OSPIM_Config+0x668>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a0b      	ldr	r2, [pc, #44]	@ (8005308 <HAL_OSPIM_Config+0x668>)
 80052da:	f043 0301 	orr.w	r3, r3, #1
 80052de:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 80052e0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80052e4:	f003 0302 	and.w	r3, r3, #2
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d005      	beq.n	80052f8 <HAL_OSPIM_Config+0x658>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80052ec:	4b07      	ldr	r3, [pc, #28]	@ (800530c <HAL_OSPIM_Config+0x66c>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a06      	ldr	r2, [pc, #24]	@ (800530c <HAL_OSPIM_Config+0x66c>)
 80052f2:	f043 0301 	orr.w	r3, r3, #1
 80052f6:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 80052f8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3748      	adds	r7, #72	@ 0x48
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	50061c00 	.word	0x50061c00
 8005308:	a0001000 	.word	0xa0001000
 800530c:	a0001400 	.word	0xa0001400

08005310 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	603b      	str	r3, [r7, #0]
 800531c:	4613      	mov	r3, r2
 800531e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8005320:	e01a      	b.n	8005358 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005328:	d016      	beq.n	8005358 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800532a:	f7fd fe67 	bl	8002ffc <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	69ba      	ldr	r2, [r7, #24]
 8005336:	429a      	cmp	r2, r3
 8005338:	d302      	bcc.n	8005340 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10b      	bne.n	8005358 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005346:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800534c:	f043 0201 	orr.w	r2, r3, #1
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e00e      	b.n	8005376 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	6a1a      	ldr	r2, [r3, #32]
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	4013      	ands	r3, r2
 8005362:	2b00      	cmp	r3, #0
 8005364:	bf14      	ite	ne
 8005366:	2301      	movne	r3, #1
 8005368:	2300      	moveq	r3, #0
 800536a:	b2db      	uxtb	r3, r3
 800536c:	461a      	mov	r2, r3
 800536e:	79fb      	ldrb	r3, [r7, #7]
 8005370:	429a      	cmp	r2, r3
 8005372:	d1d6      	bne.n	8005322 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3710      	adds	r7, #16
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
	...

08005380 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8005380:	b480      	push	{r7}
 8005382:	b087      	sub	sp, #28
 8005384:	af00      	add	r7, sp, #0
 8005386:	4603      	mov	r3, r0
 8005388:	6039      	str	r1, [r7, #0]
 800538a:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800538c:	2300      	movs	r3, #0
 800538e:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8005390:	2300      	movs	r3, #0
 8005392:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8005394:	79fb      	ldrb	r3, [r7, #7]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d005      	beq.n	80053a6 <OSPIM_GetConfig+0x26>
 800539a:	79fb      	ldrb	r3, [r7, #7]
 800539c:	2b02      	cmp	r3, #2
 800539e:	d802      	bhi.n	80053a6 <OSPIM_GetConfig+0x26>
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d102      	bne.n	80053ac <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	75fb      	strb	r3, [r7, #23]
 80053aa:	e08e      	b.n	80054ca <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	2200      	movs	r2, #0
 80053b0:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2200      	movs	r2, #0
 80053b6:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	2200      	movs	r2, #0
 80053bc:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2200      	movs	r2, #0
 80053c2:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	2200      	movs	r2, #0
 80053c8:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 80053ca:	79fb      	ldrb	r3, [r7, #7]
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d101      	bne.n	80053d4 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 80053d0:	4b41      	ldr	r3, [pc, #260]	@ (80054d8 <OSPIM_GetConfig+0x158>)
 80053d2:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80053d4:	2300      	movs	r3, #0
 80053d6:	60fb      	str	r3, [r7, #12]
 80053d8:	e074      	b.n	80054c4 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 80053da:	4a40      	ldr	r2, [pc, #256]	@ (80054dc <OSPIM_GetConfig+0x15c>)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f003 0301 	and.w	r3, r3, #1
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00a      	beq.n	8005406 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	4053      	eors	r3, r2
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d103      	bne.n	8005406 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	1c5a      	adds	r2, r3, #1
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	f003 0310 	and.w	r3, r3, #16
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00a      	beq.n	8005426 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	4053      	eors	r3, r2
 8005416:	f003 0320 	and.w	r3, r3, #32
 800541a:	2b00      	cmp	r3, #0
 800541c:	d103      	bne.n	8005426 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	1c5a      	adds	r2, r3, #1
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00a      	beq.n	8005446 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	4053      	eors	r3, r2
 8005436:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800543a:	2b00      	cmp	r3, #0
 800543c:	d103      	bne.n	8005446 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d018      	beq.n	8005482 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	4053      	eors	r3, r2
 8005456:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d111      	bne.n	8005482 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d106      	bne.n	8005476 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	3301      	adds	r3, #1
 800546c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	60da      	str	r2, [r3, #12]
 8005474:	e005      	b.n	8005482 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	3301      	adds	r3, #1
 800547a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d018      	beq.n	80054be <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800548c:	68ba      	ldr	r2, [r7, #8]
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	4053      	eors	r3, r2
 8005492:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d111      	bne.n	80054be <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d106      	bne.n	80054b2 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	3301      	adds	r3, #1
 80054a8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	611a      	str	r2, [r3, #16]
 80054b0:	e005      	b.n	80054be <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	3301      	adds	r3, #1
 80054b6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	3301      	adds	r3, #1
 80054c2:	60fb      	str	r3, [r7, #12]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	d987      	bls.n	80053da <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 80054ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	371c      	adds	r7, #28
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr
 80054d8:	04040222 	.word	0x04040222
 80054dc:	50061c00 	.word	0x50061c00

080054e0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80054e0:	b480      	push	{r7}
 80054e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054e4:	4b05      	ldr	r3, [pc, #20]	@ (80054fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a04      	ldr	r2, [pc, #16]	@ (80054fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80054ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054ee:	6013      	str	r3, [r2, #0]
}
 80054f0:	bf00      	nop
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	40007000 	.word	0x40007000

08005500 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005500:	b480      	push	{r7}
 8005502:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005504:	4b0d      	ldr	r3, [pc, #52]	@ (800553c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800550c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005510:	d102      	bne.n	8005518 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005512:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005516:	e00b      	b.n	8005530 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005518:	4b08      	ldr	r3, [pc, #32]	@ (800553c <HAL_PWREx_GetVoltageRange+0x3c>)
 800551a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800551e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005522:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005526:	d102      	bne.n	800552e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005528:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800552c:	e000      	b.n	8005530 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800552e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005530:	4618      	mov	r0, r3
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	40007000 	.word	0x40007000

08005540 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005540:	b480      	push	{r7}
 8005542:	b085      	sub	sp, #20
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d141      	bne.n	80055d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800554e:	4b4b      	ldr	r3, [pc, #300]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005556:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800555a:	d131      	bne.n	80055c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800555c:	4b47      	ldr	r3, [pc, #284]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800555e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005562:	4a46      	ldr	r2, [pc, #280]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005564:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005568:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800556c:	4b43      	ldr	r3, [pc, #268]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005574:	4a41      	ldr	r2, [pc, #260]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005576:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800557a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800557c:	4b40      	ldr	r3, [pc, #256]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2232      	movs	r2, #50	@ 0x32
 8005582:	fb02 f303 	mul.w	r3, r2, r3
 8005586:	4a3f      	ldr	r2, [pc, #252]	@ (8005684 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005588:	fba2 2303 	umull	r2, r3, r2, r3
 800558c:	0c9b      	lsrs	r3, r3, #18
 800558e:	3301      	adds	r3, #1
 8005590:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005592:	e002      	b.n	800559a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	3b01      	subs	r3, #1
 8005598:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800559a:	4b38      	ldr	r3, [pc, #224]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055a6:	d102      	bne.n	80055ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1f2      	bne.n	8005594 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80055ae:	4b33      	ldr	r3, [pc, #204]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ba:	d158      	bne.n	800566e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80055bc:	2303      	movs	r3, #3
 80055be:	e057      	b.n	8005670 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055c0:	4b2e      	ldr	r3, [pc, #184]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055c6:	4a2d      	ldr	r2, [pc, #180]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80055d0:	e04d      	b.n	800566e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055d8:	d141      	bne.n	800565e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80055da:	4b28      	ldr	r3, [pc, #160]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80055e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055e6:	d131      	bne.n	800564c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055e8:	4b24      	ldr	r3, [pc, #144]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055ee:	4a23      	ldr	r2, [pc, #140]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80055f8:	4b20      	ldr	r3, [pc, #128]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005600:	4a1e      	ldr	r2, [pc, #120]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005602:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005606:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005608:	4b1d      	ldr	r3, [pc, #116]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2232      	movs	r2, #50	@ 0x32
 800560e:	fb02 f303 	mul.w	r3, r2, r3
 8005612:	4a1c      	ldr	r2, [pc, #112]	@ (8005684 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005614:	fba2 2303 	umull	r2, r3, r2, r3
 8005618:	0c9b      	lsrs	r3, r3, #18
 800561a:	3301      	adds	r3, #1
 800561c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800561e:	e002      	b.n	8005626 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	3b01      	subs	r3, #1
 8005624:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005626:	4b15      	ldr	r3, [pc, #84]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800562e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005632:	d102      	bne.n	800563a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1f2      	bne.n	8005620 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800563a:	4b10      	ldr	r3, [pc, #64]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005646:	d112      	bne.n	800566e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e011      	b.n	8005670 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800564c:	4b0b      	ldr	r3, [pc, #44]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800564e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005652:	4a0a      	ldr	r2, [pc, #40]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005658:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800565c:	e007      	b.n	800566e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800565e:	4b07      	ldr	r3, [pc, #28]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005666:	4a05      	ldr	r2, [pc, #20]	@ (800567c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005668:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800566c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3714      	adds	r7, #20
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr
 800567c:	40007000 	.word	0x40007000
 8005680:	20000004 	.word	0x20000004
 8005684:	431bde83 	.word	0x431bde83

08005688 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b088      	sub	sp, #32
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d102      	bne.n	800569c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	f000 bc08 	b.w	8005eac <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800569c:	4b96      	ldr	r3, [pc, #600]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f003 030c 	and.w	r3, r3, #12
 80056a4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056a6:	4b94      	ldr	r3, [pc, #592]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 0310 	and.w	r3, r3, #16
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	f000 80e4 	beq.w	8005886 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d007      	beq.n	80056d4 <HAL_RCC_OscConfig+0x4c>
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	2b0c      	cmp	r3, #12
 80056c8:	f040 808b 	bne.w	80057e2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	f040 8087 	bne.w	80057e2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80056d4:	4b88      	ldr	r3, [pc, #544]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 0302 	and.w	r3, r3, #2
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d005      	beq.n	80056ec <HAL_RCC_OscConfig+0x64>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d101      	bne.n	80056ec <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e3df      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a1a      	ldr	r2, [r3, #32]
 80056f0:	4b81      	ldr	r3, [pc, #516]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0308 	and.w	r3, r3, #8
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d004      	beq.n	8005706 <HAL_RCC_OscConfig+0x7e>
 80056fc:	4b7e      	ldr	r3, [pc, #504]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005704:	e005      	b.n	8005712 <HAL_RCC_OscConfig+0x8a>
 8005706:	4b7c      	ldr	r3, [pc, #496]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005708:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800570c:	091b      	lsrs	r3, r3, #4
 800570e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005712:	4293      	cmp	r3, r2
 8005714:	d223      	bcs.n	800575e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	4618      	mov	r0, r3
 800571c:	f000 fdcc 	bl	80062b8 <RCC_SetFlashLatencyFromMSIRange>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e3c0      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800572a:	4b73      	ldr	r3, [pc, #460]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a72      	ldr	r2, [pc, #456]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005730:	f043 0308 	orr.w	r3, r3, #8
 8005734:	6013      	str	r3, [r2, #0]
 8005736:	4b70      	ldr	r3, [pc, #448]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	496d      	ldr	r1, [pc, #436]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005744:	4313      	orrs	r3, r2
 8005746:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005748:	4b6b      	ldr	r3, [pc, #428]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	69db      	ldr	r3, [r3, #28]
 8005754:	021b      	lsls	r3, r3, #8
 8005756:	4968      	ldr	r1, [pc, #416]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005758:	4313      	orrs	r3, r2
 800575a:	604b      	str	r3, [r1, #4]
 800575c:	e025      	b.n	80057aa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800575e:	4b66      	ldr	r3, [pc, #408]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a65      	ldr	r2, [pc, #404]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005764:	f043 0308 	orr.w	r3, r3, #8
 8005768:	6013      	str	r3, [r2, #0]
 800576a:	4b63      	ldr	r3, [pc, #396]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a1b      	ldr	r3, [r3, #32]
 8005776:	4960      	ldr	r1, [pc, #384]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005778:	4313      	orrs	r3, r2
 800577a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800577c:	4b5e      	ldr	r3, [pc, #376]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	69db      	ldr	r3, [r3, #28]
 8005788:	021b      	lsls	r3, r3, #8
 800578a:	495b      	ldr	r1, [pc, #364]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 800578c:	4313      	orrs	r3, r2
 800578e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d109      	bne.n	80057aa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	4618      	mov	r0, r3
 800579c:	f000 fd8c 	bl	80062b8 <RCC_SetFlashLatencyFromMSIRange>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d001      	beq.n	80057aa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e380      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80057aa:	f000 fcc1 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 80057ae:	4602      	mov	r2, r0
 80057b0:	4b51      	ldr	r3, [pc, #324]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	091b      	lsrs	r3, r3, #4
 80057b6:	f003 030f 	and.w	r3, r3, #15
 80057ba:	4950      	ldr	r1, [pc, #320]	@ (80058fc <HAL_RCC_OscConfig+0x274>)
 80057bc:	5ccb      	ldrb	r3, [r1, r3]
 80057be:	f003 031f 	and.w	r3, r3, #31
 80057c2:	fa22 f303 	lsr.w	r3, r2, r3
 80057c6:	4a4e      	ldr	r2, [pc, #312]	@ (8005900 <HAL_RCC_OscConfig+0x278>)
 80057c8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80057ca:	4b4e      	ldr	r3, [pc, #312]	@ (8005904 <HAL_RCC_OscConfig+0x27c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7fd fbc4 	bl	8002f5c <HAL_InitTick>
 80057d4:	4603      	mov	r3, r0
 80057d6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80057d8:	7bfb      	ldrb	r3, [r7, #15]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d052      	beq.n	8005884 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80057de:	7bfb      	ldrb	r3, [r7, #15]
 80057e0:	e364      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d032      	beq.n	8005850 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80057ea:	4b43      	ldr	r3, [pc, #268]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a42      	ldr	r2, [pc, #264]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80057f0:	f043 0301 	orr.w	r3, r3, #1
 80057f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80057f6:	f7fd fc01 	bl	8002ffc <HAL_GetTick>
 80057fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80057fc:	e008      	b.n	8005810 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80057fe:	f7fd fbfd 	bl	8002ffc <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d901      	bls.n	8005810 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e34d      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005810:	4b39      	ldr	r3, [pc, #228]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 0302 	and.w	r3, r3, #2
 8005818:	2b00      	cmp	r3, #0
 800581a:	d0f0      	beq.n	80057fe <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800581c:	4b36      	ldr	r3, [pc, #216]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a35      	ldr	r2, [pc, #212]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005822:	f043 0308 	orr.w	r3, r3, #8
 8005826:	6013      	str	r3, [r2, #0]
 8005828:	4b33      	ldr	r3, [pc, #204]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	4930      	ldr	r1, [pc, #192]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005836:	4313      	orrs	r3, r2
 8005838:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800583a:	4b2f      	ldr	r3, [pc, #188]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	69db      	ldr	r3, [r3, #28]
 8005846:	021b      	lsls	r3, r3, #8
 8005848:	492b      	ldr	r1, [pc, #172]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 800584a:	4313      	orrs	r3, r2
 800584c:	604b      	str	r3, [r1, #4]
 800584e:	e01a      	b.n	8005886 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005850:	4b29      	ldr	r3, [pc, #164]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a28      	ldr	r2, [pc, #160]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005856:	f023 0301 	bic.w	r3, r3, #1
 800585a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800585c:	f7fd fbce 	bl	8002ffc <HAL_GetTick>
 8005860:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005862:	e008      	b.n	8005876 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005864:	f7fd fbca 	bl	8002ffc <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	2b02      	cmp	r3, #2
 8005870:	d901      	bls.n	8005876 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e31a      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005876:	4b20      	ldr	r3, [pc, #128]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1f0      	bne.n	8005864 <HAL_RCC_OscConfig+0x1dc>
 8005882:	e000      	b.n	8005886 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005884:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d073      	beq.n	800597a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	2b08      	cmp	r3, #8
 8005896:	d005      	beq.n	80058a4 <HAL_RCC_OscConfig+0x21c>
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	2b0c      	cmp	r3, #12
 800589c:	d10e      	bne.n	80058bc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	2b03      	cmp	r3, #3
 80058a2:	d10b      	bne.n	80058bc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058a4:	4b14      	ldr	r3, [pc, #80]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d063      	beq.n	8005978 <HAL_RCC_OscConfig+0x2f0>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d15f      	bne.n	8005978 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e2f7      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058c4:	d106      	bne.n	80058d4 <HAL_RCC_OscConfig+0x24c>
 80058c6:	4b0c      	ldr	r3, [pc, #48]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a0b      	ldr	r2, [pc, #44]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80058cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058d0:	6013      	str	r3, [r2, #0]
 80058d2:	e025      	b.n	8005920 <HAL_RCC_OscConfig+0x298>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80058dc:	d114      	bne.n	8005908 <HAL_RCC_OscConfig+0x280>
 80058de:	4b06      	ldr	r3, [pc, #24]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a05      	ldr	r2, [pc, #20]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80058e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058e8:	6013      	str	r3, [r2, #0]
 80058ea:	4b03      	ldr	r3, [pc, #12]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a02      	ldr	r2, [pc, #8]	@ (80058f8 <HAL_RCC_OscConfig+0x270>)
 80058f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058f4:	6013      	str	r3, [r2, #0]
 80058f6:	e013      	b.n	8005920 <HAL_RCC_OscConfig+0x298>
 80058f8:	40021000 	.word	0x40021000
 80058fc:	0800bfd4 	.word	0x0800bfd4
 8005900:	20000004 	.word	0x20000004
 8005904:	20000018 	.word	0x20000018
 8005908:	4ba0      	ldr	r3, [pc, #640]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a9f      	ldr	r2, [pc, #636]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 800590e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005912:	6013      	str	r3, [r2, #0]
 8005914:	4b9d      	ldr	r3, [pc, #628]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a9c      	ldr	r2, [pc, #624]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 800591a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800591e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d013      	beq.n	8005950 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005928:	f7fd fb68 	bl	8002ffc <HAL_GetTick>
 800592c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800592e:	e008      	b.n	8005942 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005930:	f7fd fb64 	bl	8002ffc <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b64      	cmp	r3, #100	@ 0x64
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e2b4      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005942:	4b92      	ldr	r3, [pc, #584]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0f0      	beq.n	8005930 <HAL_RCC_OscConfig+0x2a8>
 800594e:	e014      	b.n	800597a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005950:	f7fd fb54 	bl	8002ffc <HAL_GetTick>
 8005954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005956:	e008      	b.n	800596a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005958:	f7fd fb50 	bl	8002ffc <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	2b64      	cmp	r3, #100	@ 0x64
 8005964:	d901      	bls.n	800596a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e2a0      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800596a:	4b88      	ldr	r3, [pc, #544]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1f0      	bne.n	8005958 <HAL_RCC_OscConfig+0x2d0>
 8005976:	e000      	b.n	800597a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005978:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d060      	beq.n	8005a48 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	2b04      	cmp	r3, #4
 800598a:	d005      	beq.n	8005998 <HAL_RCC_OscConfig+0x310>
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	2b0c      	cmp	r3, #12
 8005990:	d119      	bne.n	80059c6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	2b02      	cmp	r3, #2
 8005996:	d116      	bne.n	80059c6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005998:	4b7c      	ldr	r3, [pc, #496]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d005      	beq.n	80059b0 <HAL_RCC_OscConfig+0x328>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d101      	bne.n	80059b0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e27d      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059b0:	4b76      	ldr	r3, [pc, #472]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	061b      	lsls	r3, r3, #24
 80059be:	4973      	ldr	r1, [pc, #460]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059c4:	e040      	b.n	8005a48 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d023      	beq.n	8005a16 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059ce:	4b6f      	ldr	r3, [pc, #444]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a6e      	ldr	r2, [pc, #440]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 80059d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059da:	f7fd fb0f 	bl	8002ffc <HAL_GetTick>
 80059de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059e0:	e008      	b.n	80059f4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059e2:	f7fd fb0b 	bl	8002ffc <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	d901      	bls.n	80059f4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e25b      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059f4:	4b65      	ldr	r3, [pc, #404]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d0f0      	beq.n	80059e2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a00:	4b62      	ldr	r3, [pc, #392]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	061b      	lsls	r3, r3, #24
 8005a0e:	495f      	ldr	r1, [pc, #380]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005a10:	4313      	orrs	r3, r2
 8005a12:	604b      	str	r3, [r1, #4]
 8005a14:	e018      	b.n	8005a48 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a16:	4b5d      	ldr	r3, [pc, #372]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a5c      	ldr	r2, [pc, #368]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005a1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a22:	f7fd faeb 	bl	8002ffc <HAL_GetTick>
 8005a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a28:	e008      	b.n	8005a3c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a2a:	f7fd fae7 	bl	8002ffc <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	2b02      	cmp	r3, #2
 8005a36:	d901      	bls.n	8005a3c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	e237      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a3c:	4b53      	ldr	r3, [pc, #332]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1f0      	bne.n	8005a2a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0308 	and.w	r3, r3, #8
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d03c      	beq.n	8005ace <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	695b      	ldr	r3, [r3, #20]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d01c      	beq.n	8005a96 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a5c:	4b4b      	ldr	r3, [pc, #300]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005a5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a62:	4a4a      	ldr	r2, [pc, #296]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005a64:	f043 0301 	orr.w	r3, r3, #1
 8005a68:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a6c:	f7fd fac6 	bl	8002ffc <HAL_GetTick>
 8005a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a74:	f7fd fac2 	bl	8002ffc <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e212      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a86:	4b41      	ldr	r3, [pc, #260]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d0ef      	beq.n	8005a74 <HAL_RCC_OscConfig+0x3ec>
 8005a94:	e01b      	b.n	8005ace <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a96:	4b3d      	ldr	r3, [pc, #244]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005a98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a9c:	4a3b      	ldr	r2, [pc, #236]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005a9e:	f023 0301 	bic.w	r3, r3, #1
 8005aa2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aa6:	f7fd faa9 	bl	8002ffc <HAL_GetTick>
 8005aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005aac:	e008      	b.n	8005ac0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005aae:	f7fd faa5 	bl	8002ffc <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	2b02      	cmp	r3, #2
 8005aba:	d901      	bls.n	8005ac0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005abc:	2303      	movs	r3, #3
 8005abe:	e1f5      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ac0:	4b32      	ldr	r3, [pc, #200]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005ac2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1ef      	bne.n	8005aae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0304 	and.w	r3, r3, #4
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f000 80a6 	beq.w	8005c28 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005adc:	2300      	movs	r3, #0
 8005ade:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ae4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d10d      	bne.n	8005b08 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aec:	4b27      	ldr	r3, [pc, #156]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005af0:	4a26      	ldr	r2, [pc, #152]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005af2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005af6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005af8:	4b24      	ldr	r3, [pc, #144]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b00:	60bb      	str	r3, [r7, #8]
 8005b02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b04:	2301      	movs	r3, #1
 8005b06:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b08:	4b21      	ldr	r3, [pc, #132]	@ (8005b90 <HAL_RCC_OscConfig+0x508>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d118      	bne.n	8005b46 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b14:	4b1e      	ldr	r3, [pc, #120]	@ (8005b90 <HAL_RCC_OscConfig+0x508>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a1d      	ldr	r2, [pc, #116]	@ (8005b90 <HAL_RCC_OscConfig+0x508>)
 8005b1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b20:	f7fd fa6c 	bl	8002ffc <HAL_GetTick>
 8005b24:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b26:	e008      	b.n	8005b3a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b28:	f7fd fa68 	bl	8002ffc <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d901      	bls.n	8005b3a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e1b8      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b3a:	4b15      	ldr	r3, [pc, #84]	@ (8005b90 <HAL_RCC_OscConfig+0x508>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d0f0      	beq.n	8005b28 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d108      	bne.n	8005b60 <HAL_RCC_OscConfig+0x4d8>
 8005b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b54:	4a0d      	ldr	r2, [pc, #52]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005b56:	f043 0301 	orr.w	r3, r3, #1
 8005b5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b5e:	e029      	b.n	8005bb4 <HAL_RCC_OscConfig+0x52c>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	2b05      	cmp	r3, #5
 8005b66:	d115      	bne.n	8005b94 <HAL_RCC_OscConfig+0x50c>
 8005b68:	4b08      	ldr	r3, [pc, #32]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b6e:	4a07      	ldr	r2, [pc, #28]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005b70:	f043 0304 	orr.w	r3, r3, #4
 8005b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b78:	4b04      	ldr	r3, [pc, #16]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b7e:	4a03      	ldr	r2, [pc, #12]	@ (8005b8c <HAL_RCC_OscConfig+0x504>)
 8005b80:	f043 0301 	orr.w	r3, r3, #1
 8005b84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b88:	e014      	b.n	8005bb4 <HAL_RCC_OscConfig+0x52c>
 8005b8a:	bf00      	nop
 8005b8c:	40021000 	.word	0x40021000
 8005b90:	40007000 	.word	0x40007000
 8005b94:	4b9d      	ldr	r3, [pc, #628]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b9a:	4a9c      	ldr	r2, [pc, #624]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005b9c:	f023 0301 	bic.w	r3, r3, #1
 8005ba0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ba4:	4b99      	ldr	r3, [pc, #612]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005baa:	4a98      	ldr	r2, [pc, #608]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005bac:	f023 0304 	bic.w	r3, r3, #4
 8005bb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d016      	beq.n	8005bea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bbc:	f7fd fa1e 	bl	8002ffc <HAL_GetTick>
 8005bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bc2:	e00a      	b.n	8005bda <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bc4:	f7fd fa1a 	bl	8002ffc <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d901      	bls.n	8005bda <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005bd6:	2303      	movs	r3, #3
 8005bd8:	e168      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bda:	4b8c      	ldr	r3, [pc, #560]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005be0:	f003 0302 	and.w	r3, r3, #2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d0ed      	beq.n	8005bc4 <HAL_RCC_OscConfig+0x53c>
 8005be8:	e015      	b.n	8005c16 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bea:	f7fd fa07 	bl	8002ffc <HAL_GetTick>
 8005bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005bf0:	e00a      	b.n	8005c08 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bf2:	f7fd fa03 	bl	8002ffc <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d901      	bls.n	8005c08 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e151      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c08:	4b80      	ldr	r3, [pc, #512]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c0e:	f003 0302 	and.w	r3, r3, #2
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1ed      	bne.n	8005bf2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c16:	7ffb      	ldrb	r3, [r7, #31]
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d105      	bne.n	8005c28 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c1c:	4b7b      	ldr	r3, [pc, #492]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c20:	4a7a      	ldr	r2, [pc, #488]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005c22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c26:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0320 	and.w	r3, r3, #32
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d03c      	beq.n	8005cae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d01c      	beq.n	8005c76 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c3c:	4b73      	ldr	r3, [pc, #460]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005c3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c42:	4a72      	ldr	r2, [pc, #456]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005c44:	f043 0301 	orr.w	r3, r3, #1
 8005c48:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c4c:	f7fd f9d6 	bl	8002ffc <HAL_GetTick>
 8005c50:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c52:	e008      	b.n	8005c66 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c54:	f7fd f9d2 	bl	8002ffc <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d901      	bls.n	8005c66 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e122      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c66:	4b69      	ldr	r3, [pc, #420]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005c68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c6c:	f003 0302 	and.w	r3, r3, #2
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d0ef      	beq.n	8005c54 <HAL_RCC_OscConfig+0x5cc>
 8005c74:	e01b      	b.n	8005cae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c76:	4b65      	ldr	r3, [pc, #404]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005c78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c7c:	4a63      	ldr	r2, [pc, #396]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005c7e:	f023 0301 	bic.w	r3, r3, #1
 8005c82:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c86:	f7fd f9b9 	bl	8002ffc <HAL_GetTick>
 8005c8a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c8c:	e008      	b.n	8005ca0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c8e:	f7fd f9b5 	bl	8002ffc <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d901      	bls.n	8005ca0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	e105      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ca0:	4b5a      	ldr	r3, [pc, #360]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005ca2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1ef      	bne.n	8005c8e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 80f9 	beq.w	8005eaa <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	f040 80cf 	bne.w	8005e60 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005cc2:	4b52      	ldr	r3, [pc, #328]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f003 0203 	and.w	r2, r3, #3
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d12c      	bne.n	8005d30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d123      	bne.n	8005d30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cf2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d11b      	bne.n	8005d30 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d02:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d113      	bne.n	8005d30 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d12:	085b      	lsrs	r3, r3, #1
 8005d14:	3b01      	subs	r3, #1
 8005d16:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d109      	bne.n	8005d30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d26:	085b      	lsrs	r3, r3, #1
 8005d28:	3b01      	subs	r3, #1
 8005d2a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d071      	beq.n	8005e14 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	2b0c      	cmp	r3, #12
 8005d34:	d068      	beq.n	8005e08 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005d36:	4b35      	ldr	r3, [pc, #212]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d105      	bne.n	8005d4e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005d42:	4b32      	ldr	r3, [pc, #200]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d001      	beq.n	8005d52 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e0ac      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005d52:	4b2e      	ldr	r3, [pc, #184]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a2d      	ldr	r2, [pc, #180]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005d58:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d5c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005d5e:	f7fd f94d 	bl	8002ffc <HAL_GetTick>
 8005d62:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d64:	e008      	b.n	8005d78 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d66:	f7fd f949 	bl	8002ffc <HAL_GetTick>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	1ad3      	subs	r3, r2, r3
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d901      	bls.n	8005d78 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005d74:	2303      	movs	r3, #3
 8005d76:	e099      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d78:	4b24      	ldr	r3, [pc, #144]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1f0      	bne.n	8005d66 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d84:	4b21      	ldr	r3, [pc, #132]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005d86:	68da      	ldr	r2, [r3, #12]
 8005d88:	4b21      	ldr	r3, [pc, #132]	@ (8005e10 <HAL_RCC_OscConfig+0x788>)
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005d94:	3a01      	subs	r2, #1
 8005d96:	0112      	lsls	r2, r2, #4
 8005d98:	4311      	orrs	r1, r2
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005d9e:	0212      	lsls	r2, r2, #8
 8005da0:	4311      	orrs	r1, r2
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005da6:	0852      	lsrs	r2, r2, #1
 8005da8:	3a01      	subs	r2, #1
 8005daa:	0552      	lsls	r2, r2, #21
 8005dac:	4311      	orrs	r1, r2
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005db2:	0852      	lsrs	r2, r2, #1
 8005db4:	3a01      	subs	r2, #1
 8005db6:	0652      	lsls	r2, r2, #25
 8005db8:	4311      	orrs	r1, r2
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005dbe:	06d2      	lsls	r2, r2, #27
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	4912      	ldr	r1, [pc, #72]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005dc8:	4b10      	ldr	r3, [pc, #64]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a0f      	ldr	r2, [pc, #60]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005dce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dd2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	4a0c      	ldr	r2, [pc, #48]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005dda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dde:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005de0:	f7fd f90c 	bl	8002ffc <HAL_GetTick>
 8005de4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005de6:	e008      	b.n	8005dfa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005de8:	f7fd f908 	bl	8002ffc <HAL_GetTick>
 8005dec:	4602      	mov	r2, r0
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d901      	bls.n	8005dfa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e058      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dfa:	4b04      	ldr	r3, [pc, #16]	@ (8005e0c <HAL_RCC_OscConfig+0x784>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d0f0      	beq.n	8005de8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e06:	e050      	b.n	8005eaa <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e04f      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
 8005e0c:	40021000 	.word	0x40021000
 8005e10:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e14:	4b27      	ldr	r3, [pc, #156]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d144      	bne.n	8005eaa <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005e20:	4b24      	ldr	r3, [pc, #144]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a23      	ldr	r2, [pc, #140]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e2a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e2c:	4b21      	ldr	r3, [pc, #132]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	4a20      	ldr	r2, [pc, #128]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e36:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005e38:	f7fd f8e0 	bl	8002ffc <HAL_GetTick>
 8005e3c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e3e:	e008      	b.n	8005e52 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e40:	f7fd f8dc 	bl	8002ffc <HAL_GetTick>
 8005e44:	4602      	mov	r2, r0
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	2b02      	cmp	r3, #2
 8005e4c:	d901      	bls.n	8005e52 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005e4e:	2303      	movs	r3, #3
 8005e50:	e02c      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e52:	4b18      	ldr	r3, [pc, #96]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d0f0      	beq.n	8005e40 <HAL_RCC_OscConfig+0x7b8>
 8005e5e:	e024      	b.n	8005eaa <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	2b0c      	cmp	r3, #12
 8005e64:	d01f      	beq.n	8005ea6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e66:	4b13      	ldr	r3, [pc, #76]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a12      	ldr	r2, [pc, #72]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e72:	f7fd f8c3 	bl	8002ffc <HAL_GetTick>
 8005e76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e78:	e008      	b.n	8005e8c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e7a:	f7fd f8bf 	bl	8002ffc <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d901      	bls.n	8005e8c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	e00f      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e8c:	4b09      	ldr	r3, [pc, #36]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d1f0      	bne.n	8005e7a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005e98:	4b06      	ldr	r3, [pc, #24]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e9a:	68da      	ldr	r2, [r3, #12]
 8005e9c:	4905      	ldr	r1, [pc, #20]	@ (8005eb4 <HAL_RCC_OscConfig+0x82c>)
 8005e9e:	4b06      	ldr	r3, [pc, #24]	@ (8005eb8 <HAL_RCC_OscConfig+0x830>)
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	60cb      	str	r3, [r1, #12]
 8005ea4:	e001      	b.n	8005eaa <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e000      	b.n	8005eac <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3720      	adds	r7, #32
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	40021000 	.word	0x40021000
 8005eb8:	feeefffc 	.word	0xfeeefffc

08005ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b086      	sub	sp, #24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e11d      	b.n	8006110 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ed4:	4b90      	ldr	r3, [pc, #576]	@ (8006118 <HAL_RCC_ClockConfig+0x25c>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 030f 	and.w	r3, r3, #15
 8005edc:	683a      	ldr	r2, [r7, #0]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d910      	bls.n	8005f04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ee2:	4b8d      	ldr	r3, [pc, #564]	@ (8006118 <HAL_RCC_ClockConfig+0x25c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f023 020f 	bic.w	r2, r3, #15
 8005eea:	498b      	ldr	r1, [pc, #556]	@ (8006118 <HAL_RCC_ClockConfig+0x25c>)
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ef2:	4b89      	ldr	r3, [pc, #548]	@ (8006118 <HAL_RCC_ClockConfig+0x25c>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 030f 	and.w	r3, r3, #15
 8005efa:	683a      	ldr	r2, [r7, #0]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d001      	beq.n	8005f04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e105      	b.n	8006110 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d010      	beq.n	8005f32 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	689a      	ldr	r2, [r3, #8]
 8005f14:	4b81      	ldr	r3, [pc, #516]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d908      	bls.n	8005f32 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f20:	4b7e      	ldr	r3, [pc, #504]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	497b      	ldr	r1, [pc, #492]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d079      	beq.n	8006032 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	2b03      	cmp	r3, #3
 8005f44:	d11e      	bne.n	8005f84 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f46:	4b75      	ldr	r3, [pc, #468]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d101      	bne.n	8005f56 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e0dc      	b.n	8006110 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005f56:	f000 fa09 	bl	800636c <RCC_GetSysClockFreqFromPLLSource>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	4a70      	ldr	r2, [pc, #448]	@ (8006120 <HAL_RCC_ClockConfig+0x264>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d946      	bls.n	8005ff0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005f62:	4b6e      	ldr	r3, [pc, #440]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d140      	bne.n	8005ff0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f6e:	4b6b      	ldr	r3, [pc, #428]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f76:	4a69      	ldr	r2, [pc, #420]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005f78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f7c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f7e:	2380      	movs	r3, #128	@ 0x80
 8005f80:	617b      	str	r3, [r7, #20]
 8005f82:	e035      	b.n	8005ff0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	2b02      	cmp	r3, #2
 8005f8a:	d107      	bne.n	8005f9c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f8c:	4b63      	ldr	r3, [pc, #396]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d115      	bne.n	8005fc4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e0b9      	b.n	8006110 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d107      	bne.n	8005fb4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005fa4:	4b5d      	ldr	r3, [pc, #372]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f003 0302 	and.w	r3, r3, #2
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d109      	bne.n	8005fc4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e0ad      	b.n	8006110 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fb4:	4b59      	ldr	r3, [pc, #356]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e0a5      	b.n	8006110 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005fc4:	f000 f8b4 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	4a55      	ldr	r2, [pc, #340]	@ (8006120 <HAL_RCC_ClockConfig+0x264>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d90f      	bls.n	8005ff0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005fd0:	4b52      	ldr	r3, [pc, #328]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d109      	bne.n	8005ff0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005fdc:	4b4f      	ldr	r3, [pc, #316]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fe4:	4a4d      	ldr	r2, [pc, #308]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005fe6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fea:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005fec:	2380      	movs	r3, #128	@ 0x80
 8005fee:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ff0:	4b4a      	ldr	r3, [pc, #296]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	f023 0203 	bic.w	r2, r3, #3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	4947      	ldr	r1, [pc, #284]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006002:	f7fc fffb 	bl	8002ffc <HAL_GetTick>
 8006006:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006008:	e00a      	b.n	8006020 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800600a:	f7fc fff7 	bl	8002ffc <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	1ad3      	subs	r3, r2, r3
 8006014:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006018:	4293      	cmp	r3, r2
 800601a:	d901      	bls.n	8006020 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800601c:	2303      	movs	r3, #3
 800601e:	e077      	b.n	8006110 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006020:	4b3e      	ldr	r3, [pc, #248]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f003 020c 	and.w	r2, r3, #12
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	429a      	cmp	r2, r3
 8006030:	d1eb      	bne.n	800600a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	2b80      	cmp	r3, #128	@ 0x80
 8006036:	d105      	bne.n	8006044 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006038:	4b38      	ldr	r3, [pc, #224]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	4a37      	ldr	r2, [pc, #220]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 800603e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006042:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0302 	and.w	r3, r3, #2
 800604c:	2b00      	cmp	r3, #0
 800604e:	d010      	beq.n	8006072 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	689a      	ldr	r2, [r3, #8]
 8006054:	4b31      	ldr	r3, [pc, #196]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800605c:	429a      	cmp	r2, r3
 800605e:	d208      	bcs.n	8006072 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006060:	4b2e      	ldr	r3, [pc, #184]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	492b      	ldr	r1, [pc, #172]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 800606e:	4313      	orrs	r3, r2
 8006070:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006072:	4b29      	ldr	r3, [pc, #164]	@ (8006118 <HAL_RCC_ClockConfig+0x25c>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 030f 	and.w	r3, r3, #15
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	429a      	cmp	r2, r3
 800607e:	d210      	bcs.n	80060a2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006080:	4b25      	ldr	r3, [pc, #148]	@ (8006118 <HAL_RCC_ClockConfig+0x25c>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f023 020f 	bic.w	r2, r3, #15
 8006088:	4923      	ldr	r1, [pc, #140]	@ (8006118 <HAL_RCC_ClockConfig+0x25c>)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	4313      	orrs	r3, r2
 800608e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006090:	4b21      	ldr	r3, [pc, #132]	@ (8006118 <HAL_RCC_ClockConfig+0x25c>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 030f 	and.w	r3, r3, #15
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	429a      	cmp	r2, r3
 800609c:	d001      	beq.n	80060a2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e036      	b.n	8006110 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0304 	and.w	r3, r3, #4
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d008      	beq.n	80060c0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060ae:	4b1b      	ldr	r3, [pc, #108]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	4918      	ldr	r1, [pc, #96]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 80060bc:	4313      	orrs	r3, r2
 80060be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 0308 	and.w	r3, r3, #8
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d009      	beq.n	80060e0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060cc:	4b13      	ldr	r3, [pc, #76]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	691b      	ldr	r3, [r3, #16]
 80060d8:	00db      	lsls	r3, r3, #3
 80060da:	4910      	ldr	r1, [pc, #64]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 80060dc:	4313      	orrs	r3, r2
 80060de:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060e0:	f000 f826 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 80060e4:	4602      	mov	r2, r0
 80060e6:	4b0d      	ldr	r3, [pc, #52]	@ (800611c <HAL_RCC_ClockConfig+0x260>)
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	091b      	lsrs	r3, r3, #4
 80060ec:	f003 030f 	and.w	r3, r3, #15
 80060f0:	490c      	ldr	r1, [pc, #48]	@ (8006124 <HAL_RCC_ClockConfig+0x268>)
 80060f2:	5ccb      	ldrb	r3, [r1, r3]
 80060f4:	f003 031f 	and.w	r3, r3, #31
 80060f8:	fa22 f303 	lsr.w	r3, r2, r3
 80060fc:	4a0a      	ldr	r2, [pc, #40]	@ (8006128 <HAL_RCC_ClockConfig+0x26c>)
 80060fe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006100:	4b0a      	ldr	r3, [pc, #40]	@ (800612c <HAL_RCC_ClockConfig+0x270>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4618      	mov	r0, r3
 8006106:	f7fc ff29 	bl	8002f5c <HAL_InitTick>
 800610a:	4603      	mov	r3, r0
 800610c:	73fb      	strb	r3, [r7, #15]

  return status;
 800610e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006110:	4618      	mov	r0, r3
 8006112:	3718      	adds	r7, #24
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	40022000 	.word	0x40022000
 800611c:	40021000 	.word	0x40021000
 8006120:	04c4b400 	.word	0x04c4b400
 8006124:	0800bfd4 	.word	0x0800bfd4
 8006128:	20000004 	.word	0x20000004
 800612c:	20000018 	.word	0x20000018

08006130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006130:	b480      	push	{r7}
 8006132:	b089      	sub	sp, #36	@ 0x24
 8006134:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	61fb      	str	r3, [r7, #28]
 800613a:	2300      	movs	r3, #0
 800613c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800613e:	4b3e      	ldr	r3, [pc, #248]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x108>)
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f003 030c 	and.w	r3, r3, #12
 8006146:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006148:	4b3b      	ldr	r3, [pc, #236]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x108>)
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	f003 0303 	and.w	r3, r3, #3
 8006150:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d005      	beq.n	8006164 <HAL_RCC_GetSysClockFreq+0x34>
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	2b0c      	cmp	r3, #12
 800615c:	d121      	bne.n	80061a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d11e      	bne.n	80061a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006164:	4b34      	ldr	r3, [pc, #208]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x108>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0308 	and.w	r3, r3, #8
 800616c:	2b00      	cmp	r3, #0
 800616e:	d107      	bne.n	8006180 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006170:	4b31      	ldr	r3, [pc, #196]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x108>)
 8006172:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006176:	0a1b      	lsrs	r3, r3, #8
 8006178:	f003 030f 	and.w	r3, r3, #15
 800617c:	61fb      	str	r3, [r7, #28]
 800617e:	e005      	b.n	800618c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006180:	4b2d      	ldr	r3, [pc, #180]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x108>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	091b      	lsrs	r3, r3, #4
 8006186:	f003 030f 	and.w	r3, r3, #15
 800618a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800618c:	4a2b      	ldr	r2, [pc, #172]	@ (800623c <HAL_RCC_GetSysClockFreq+0x10c>)
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006194:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d10d      	bne.n	80061b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80061a0:	e00a      	b.n	80061b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	2b04      	cmp	r3, #4
 80061a6:	d102      	bne.n	80061ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80061a8:	4b25      	ldr	r3, [pc, #148]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x110>)
 80061aa:	61bb      	str	r3, [r7, #24]
 80061ac:	e004      	b.n	80061b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	2b08      	cmp	r3, #8
 80061b2:	d101      	bne.n	80061b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80061b4:	4b23      	ldr	r3, [pc, #140]	@ (8006244 <HAL_RCC_GetSysClockFreq+0x114>)
 80061b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	2b0c      	cmp	r3, #12
 80061bc:	d134      	bne.n	8006228 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80061be:	4b1e      	ldr	r3, [pc, #120]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x108>)
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	f003 0303 	and.w	r3, r3, #3
 80061c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	2b02      	cmp	r3, #2
 80061cc:	d003      	beq.n	80061d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	2b03      	cmp	r3, #3
 80061d2:	d003      	beq.n	80061dc <HAL_RCC_GetSysClockFreq+0xac>
 80061d4:	e005      	b.n	80061e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80061d6:	4b1a      	ldr	r3, [pc, #104]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x110>)
 80061d8:	617b      	str	r3, [r7, #20]
      break;
 80061da:	e005      	b.n	80061e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80061dc:	4b19      	ldr	r3, [pc, #100]	@ (8006244 <HAL_RCC_GetSysClockFreq+0x114>)
 80061de:	617b      	str	r3, [r7, #20]
      break;
 80061e0:	e002      	b.n	80061e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	617b      	str	r3, [r7, #20]
      break;
 80061e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80061e8:	4b13      	ldr	r3, [pc, #76]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x108>)
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	091b      	lsrs	r3, r3, #4
 80061ee:	f003 030f 	and.w	r3, r3, #15
 80061f2:	3301      	adds	r3, #1
 80061f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80061f6:	4b10      	ldr	r3, [pc, #64]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x108>)
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	0a1b      	lsrs	r3, r3, #8
 80061fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006200:	697a      	ldr	r2, [r7, #20]
 8006202:	fb03 f202 	mul.w	r2, r3, r2
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	fbb2 f3f3 	udiv	r3, r2, r3
 800620c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800620e:	4b0a      	ldr	r3, [pc, #40]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x108>)
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	0e5b      	lsrs	r3, r3, #25
 8006214:	f003 0303 	and.w	r3, r3, #3
 8006218:	3301      	adds	r3, #1
 800621a:	005b      	lsls	r3, r3, #1
 800621c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	fbb2 f3f3 	udiv	r3, r2, r3
 8006226:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006228:	69bb      	ldr	r3, [r7, #24]
}
 800622a:	4618      	mov	r0, r3
 800622c:	3724      	adds	r7, #36	@ 0x24
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	40021000 	.word	0x40021000
 800623c:	0800bfec 	.word	0x0800bfec
 8006240:	00f42400 	.word	0x00f42400
 8006244:	007a1200 	.word	0x007a1200

08006248 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006248:	b480      	push	{r7}
 800624a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800624c:	4b03      	ldr	r3, [pc, #12]	@ (800625c <HAL_RCC_GetHCLKFreq+0x14>)
 800624e:	681b      	ldr	r3, [r3, #0]
}
 8006250:	4618      	mov	r0, r3
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	20000004 	.word	0x20000004

08006260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006264:	f7ff fff0 	bl	8006248 <HAL_RCC_GetHCLKFreq>
 8006268:	4602      	mov	r2, r0
 800626a:	4b06      	ldr	r3, [pc, #24]	@ (8006284 <HAL_RCC_GetPCLK1Freq+0x24>)
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	0a1b      	lsrs	r3, r3, #8
 8006270:	f003 0307 	and.w	r3, r3, #7
 8006274:	4904      	ldr	r1, [pc, #16]	@ (8006288 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006276:	5ccb      	ldrb	r3, [r1, r3]
 8006278:	f003 031f 	and.w	r3, r3, #31
 800627c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006280:	4618      	mov	r0, r3
 8006282:	bd80      	pop	{r7, pc}
 8006284:	40021000 	.word	0x40021000
 8006288:	0800bfe4 	.word	0x0800bfe4

0800628c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006290:	f7ff ffda 	bl	8006248 <HAL_RCC_GetHCLKFreq>
 8006294:	4602      	mov	r2, r0
 8006296:	4b06      	ldr	r3, [pc, #24]	@ (80062b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	0adb      	lsrs	r3, r3, #11
 800629c:	f003 0307 	and.w	r3, r3, #7
 80062a0:	4904      	ldr	r1, [pc, #16]	@ (80062b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80062a2:	5ccb      	ldrb	r3, [r1, r3]
 80062a4:	f003 031f 	and.w	r3, r3, #31
 80062a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	40021000 	.word	0x40021000
 80062b4:	0800bfe4 	.word	0x0800bfe4

080062b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80062c0:	2300      	movs	r3, #0
 80062c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80062c4:	4b27      	ldr	r3, [pc, #156]	@ (8006364 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d003      	beq.n	80062d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80062d0:	f7ff f916 	bl	8005500 <HAL_PWREx_GetVoltageRange>
 80062d4:	6178      	str	r0, [r7, #20]
 80062d6:	e014      	b.n	8006302 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80062d8:	4b22      	ldr	r3, [pc, #136]	@ (8006364 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062dc:	4a21      	ldr	r2, [pc, #132]	@ (8006364 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80062e4:	4b1f      	ldr	r3, [pc, #124]	@ (8006364 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062ec:	60fb      	str	r3, [r7, #12]
 80062ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80062f0:	f7ff f906 	bl	8005500 <HAL_PWREx_GetVoltageRange>
 80062f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80062f6:	4b1b      	ldr	r3, [pc, #108]	@ (8006364 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062fa:	4a1a      	ldr	r2, [pc, #104]	@ (8006364 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006300:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006308:	d10b      	bne.n	8006322 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2b80      	cmp	r3, #128	@ 0x80
 800630e:	d913      	bls.n	8006338 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2ba0      	cmp	r3, #160	@ 0xa0
 8006314:	d902      	bls.n	800631c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006316:	2302      	movs	r3, #2
 8006318:	613b      	str	r3, [r7, #16]
 800631a:	e00d      	b.n	8006338 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800631c:	2301      	movs	r3, #1
 800631e:	613b      	str	r3, [r7, #16]
 8006320:	e00a      	b.n	8006338 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2b7f      	cmp	r3, #127	@ 0x7f
 8006326:	d902      	bls.n	800632e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006328:	2302      	movs	r3, #2
 800632a:	613b      	str	r3, [r7, #16]
 800632c:	e004      	b.n	8006338 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2b70      	cmp	r3, #112	@ 0x70
 8006332:	d101      	bne.n	8006338 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006334:	2301      	movs	r3, #1
 8006336:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006338:	4b0b      	ldr	r3, [pc, #44]	@ (8006368 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f023 020f 	bic.w	r2, r3, #15
 8006340:	4909      	ldr	r1, [pc, #36]	@ (8006368 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	4313      	orrs	r3, r2
 8006346:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006348:	4b07      	ldr	r3, [pc, #28]	@ (8006368 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 030f 	and.w	r3, r3, #15
 8006350:	693a      	ldr	r2, [r7, #16]
 8006352:	429a      	cmp	r2, r3
 8006354:	d001      	beq.n	800635a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e000      	b.n	800635c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800635a:	2300      	movs	r3, #0
}
 800635c:	4618      	mov	r0, r3
 800635e:	3718      	adds	r7, #24
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}
 8006364:	40021000 	.word	0x40021000
 8006368:	40022000 	.word	0x40022000

0800636c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800636c:	b480      	push	{r7}
 800636e:	b087      	sub	sp, #28
 8006370:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006372:	4b2d      	ldr	r3, [pc, #180]	@ (8006428 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	f003 0303 	and.w	r3, r3, #3
 800637a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2b03      	cmp	r3, #3
 8006380:	d00b      	beq.n	800639a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2b03      	cmp	r3, #3
 8006386:	d825      	bhi.n	80063d4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2b01      	cmp	r3, #1
 800638c:	d008      	beq.n	80063a0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2b02      	cmp	r3, #2
 8006392:	d11f      	bne.n	80063d4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006394:	4b25      	ldr	r3, [pc, #148]	@ (800642c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006396:	613b      	str	r3, [r7, #16]
    break;
 8006398:	e01f      	b.n	80063da <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800639a:	4b25      	ldr	r3, [pc, #148]	@ (8006430 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800639c:	613b      	str	r3, [r7, #16]
    break;
 800639e:	e01c      	b.n	80063da <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80063a0:	4b21      	ldr	r3, [pc, #132]	@ (8006428 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 0308 	and.w	r3, r3, #8
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d107      	bne.n	80063bc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80063ac:	4b1e      	ldr	r3, [pc, #120]	@ (8006428 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063b2:	0a1b      	lsrs	r3, r3, #8
 80063b4:	f003 030f 	and.w	r3, r3, #15
 80063b8:	617b      	str	r3, [r7, #20]
 80063ba:	e005      	b.n	80063c8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80063bc:	4b1a      	ldr	r3, [pc, #104]	@ (8006428 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	091b      	lsrs	r3, r3, #4
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80063c8:	4a1a      	ldr	r2, [pc, #104]	@ (8006434 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063d0:	613b      	str	r3, [r7, #16]
    break;
 80063d2:	e002      	b.n	80063da <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80063d4:	2300      	movs	r3, #0
 80063d6:	613b      	str	r3, [r7, #16]
    break;
 80063d8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063da:	4b13      	ldr	r3, [pc, #76]	@ (8006428 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	091b      	lsrs	r3, r3, #4
 80063e0:	f003 030f 	and.w	r3, r3, #15
 80063e4:	3301      	adds	r3, #1
 80063e6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80063e8:	4b0f      	ldr	r3, [pc, #60]	@ (8006428 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	0a1b      	lsrs	r3, r3, #8
 80063ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	fb03 f202 	mul.w	r2, r3, r2
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80063fe:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006400:	4b09      	ldr	r3, [pc, #36]	@ (8006428 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	0e5b      	lsrs	r3, r3, #25
 8006406:	f003 0303 	and.w	r3, r3, #3
 800640a:	3301      	adds	r3, #1
 800640c:	005b      	lsls	r3, r3, #1
 800640e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	fbb2 f3f3 	udiv	r3, r2, r3
 8006418:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800641a:	683b      	ldr	r3, [r7, #0]
}
 800641c:	4618      	mov	r0, r3
 800641e:	371c      	adds	r7, #28
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr
 8006428:	40021000 	.word	0x40021000
 800642c:	00f42400 	.word	0x00f42400
 8006430:	007a1200 	.word	0x007a1200
 8006434:	0800bfec 	.word	0x0800bfec

08006438 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b086      	sub	sp, #24
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006440:	2300      	movs	r3, #0
 8006442:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006444:	2300      	movs	r3, #0
 8006446:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006450:	2b00      	cmp	r3, #0
 8006452:	d040      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006458:	2b80      	cmp	r3, #128	@ 0x80
 800645a:	d02a      	beq.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800645c:	2b80      	cmp	r3, #128	@ 0x80
 800645e:	d825      	bhi.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006460:	2b60      	cmp	r3, #96	@ 0x60
 8006462:	d026      	beq.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006464:	2b60      	cmp	r3, #96	@ 0x60
 8006466:	d821      	bhi.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006468:	2b40      	cmp	r3, #64	@ 0x40
 800646a:	d006      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800646c:	2b40      	cmp	r3, #64	@ 0x40
 800646e:	d81d      	bhi.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006470:	2b00      	cmp	r3, #0
 8006472:	d009      	beq.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006474:	2b20      	cmp	r3, #32
 8006476:	d010      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006478:	e018      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800647a:	4b89      	ldr	r3, [pc, #548]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	4a88      	ldr	r2, [pc, #544]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006484:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006486:	e015      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	3304      	adds	r3, #4
 800648c:	2100      	movs	r1, #0
 800648e:	4618      	mov	r0, r3
 8006490:	f000 fb12 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 8006494:	4603      	mov	r3, r0
 8006496:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006498:	e00c      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	3320      	adds	r3, #32
 800649e:	2100      	movs	r1, #0
 80064a0:	4618      	mov	r0, r3
 80064a2:	f000 fbfd 	bl	8006ca0 <RCCEx_PLLSAI2_Config>
 80064a6:	4603      	mov	r3, r0
 80064a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80064aa:	e003      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	74fb      	strb	r3, [r7, #19]
      break;
 80064b0:	e000      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80064b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064b4:	7cfb      	ldrb	r3, [r7, #19]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10b      	bne.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80064ba:	4b79      	ldr	r3, [pc, #484]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064c0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064c8:	4975      	ldr	r1, [pc, #468]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064ca:	4313      	orrs	r3, r2
 80064cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80064d0:	e001      	b.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064d2:	7cfb      	ldrb	r3, [r7, #19]
 80064d4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d047      	beq.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064ea:	d030      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80064ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064f0:	d82a      	bhi.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80064f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064f6:	d02a      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80064f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064fc:	d824      	bhi.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80064fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006502:	d008      	beq.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006508:	d81e      	bhi.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00a      	beq.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800650e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006512:	d010      	beq.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006514:	e018      	b.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006516:	4b62      	ldr	r3, [pc, #392]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	4a61      	ldr	r2, [pc, #388]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800651c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006520:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006522:	e015      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	3304      	adds	r3, #4
 8006528:	2100      	movs	r1, #0
 800652a:	4618      	mov	r0, r3
 800652c:	f000 fac4 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 8006530:	4603      	mov	r3, r0
 8006532:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006534:	e00c      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	3320      	adds	r3, #32
 800653a:	2100      	movs	r1, #0
 800653c:	4618      	mov	r0, r3
 800653e:	f000 fbaf 	bl	8006ca0 <RCCEx_PLLSAI2_Config>
 8006542:	4603      	mov	r3, r0
 8006544:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006546:	e003      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	74fb      	strb	r3, [r7, #19]
      break;
 800654c:	e000      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800654e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006550:	7cfb      	ldrb	r3, [r7, #19]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10b      	bne.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006556:	4b52      	ldr	r3, [pc, #328]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006558:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800655c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006564:	494e      	ldr	r1, [pc, #312]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006566:	4313      	orrs	r3, r2
 8006568:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800656c:	e001      	b.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800656e:	7cfb      	ldrb	r3, [r7, #19]
 8006570:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800657a:	2b00      	cmp	r3, #0
 800657c:	f000 809f 	beq.w	80066be <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006580:	2300      	movs	r3, #0
 8006582:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006584:	4b46      	ldr	r3, [pc, #280]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006588:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800658c:	2b00      	cmp	r3, #0
 800658e:	d101      	bne.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006590:	2301      	movs	r3, #1
 8006592:	e000      	b.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006594:	2300      	movs	r3, #0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00d      	beq.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800659a:	4b41      	ldr	r3, [pc, #260]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800659c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800659e:	4a40      	ldr	r2, [pc, #256]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80065a6:	4b3e      	ldr	r3, [pc, #248]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065ae:	60bb      	str	r3, [r7, #8]
 80065b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065b2:	2301      	movs	r3, #1
 80065b4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80065b6:	4b3b      	ldr	r3, [pc, #236]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a3a      	ldr	r2, [pc, #232]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80065bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80065c2:	f7fc fd1b 	bl	8002ffc <HAL_GetTick>
 80065c6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80065c8:	e009      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065ca:	f7fc fd17 	bl	8002ffc <HAL_GetTick>
 80065ce:	4602      	mov	r2, r0
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	1ad3      	subs	r3, r2, r3
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d902      	bls.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	74fb      	strb	r3, [r7, #19]
        break;
 80065dc:	e005      	b.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80065de:	4b31      	ldr	r3, [pc, #196]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0ef      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80065ea:	7cfb      	ldrb	r3, [r7, #19]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d15b      	bne.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80065f0:	4b2b      	ldr	r3, [pc, #172]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065fa:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d01f      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006608:	697a      	ldr	r2, [r7, #20]
 800660a:	429a      	cmp	r2, r3
 800660c:	d019      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800660e:	4b24      	ldr	r3, [pc, #144]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006614:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006618:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800661a:	4b21      	ldr	r3, [pc, #132]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800661c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006620:	4a1f      	ldr	r2, [pc, #124]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006622:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006626:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800662a:	4b1d      	ldr	r3, [pc, #116]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800662c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006630:	4a1b      	ldr	r2, [pc, #108]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006632:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006636:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800663a:	4a19      	ldr	r2, [pc, #100]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	f003 0301 	and.w	r3, r3, #1
 8006648:	2b00      	cmp	r3, #0
 800664a:	d016      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800664c:	f7fc fcd6 	bl	8002ffc <HAL_GetTick>
 8006650:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006652:	e00b      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006654:	f7fc fcd2 	bl	8002ffc <HAL_GetTick>
 8006658:	4602      	mov	r2, r0
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006662:	4293      	cmp	r3, r2
 8006664:	d902      	bls.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006666:	2303      	movs	r3, #3
 8006668:	74fb      	strb	r3, [r7, #19]
            break;
 800666a:	e006      	b.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800666c:	4b0c      	ldr	r3, [pc, #48]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800666e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006672:	f003 0302 	and.w	r3, r3, #2
 8006676:	2b00      	cmp	r3, #0
 8006678:	d0ec      	beq.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800667a:	7cfb      	ldrb	r3, [r7, #19]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d10c      	bne.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006680:	4b07      	ldr	r3, [pc, #28]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006686:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006690:	4903      	ldr	r1, [pc, #12]	@ (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006692:	4313      	orrs	r3, r2
 8006694:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006698:	e008      	b.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800669a:	7cfb      	ldrb	r3, [r7, #19]
 800669c:	74bb      	strb	r3, [r7, #18]
 800669e:	e005      	b.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x274>
 80066a0:	40021000 	.word	0x40021000
 80066a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066a8:	7cfb      	ldrb	r3, [r7, #19]
 80066aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80066ac:	7c7b      	ldrb	r3, [r7, #17]
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d105      	bne.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066b2:	4ba0      	ldr	r3, [pc, #640]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066b6:	4a9f      	ldr	r2, [pc, #636]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00a      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80066ca:	4b9a      	ldr	r3, [pc, #616]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066d0:	f023 0203 	bic.w	r2, r3, #3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d8:	4996      	ldr	r1, [pc, #600]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066da:	4313      	orrs	r3, r2
 80066dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 0302 	and.w	r3, r3, #2
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d00a      	beq.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80066ec:	4b91      	ldr	r3, [pc, #580]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066f2:	f023 020c 	bic.w	r2, r3, #12
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066fa:	498e      	ldr	r1, [pc, #568]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066fc:	4313      	orrs	r3, r2
 80066fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0304 	and.w	r3, r3, #4
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00a      	beq.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800670e:	4b89      	ldr	r3, [pc, #548]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006714:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671c:	4985      	ldr	r1, [pc, #532]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800671e:	4313      	orrs	r3, r2
 8006720:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f003 0308 	and.w	r3, r3, #8
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00a      	beq.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006730:	4b80      	ldr	r3, [pc, #512]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006736:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800673e:	497d      	ldr	r1, [pc, #500]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006740:	4313      	orrs	r3, r2
 8006742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0310 	and.w	r3, r3, #16
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00a      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006752:	4b78      	ldr	r3, [pc, #480]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006758:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006760:	4974      	ldr	r1, [pc, #464]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006762:	4313      	orrs	r3, r2
 8006764:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0320 	and.w	r3, r3, #32
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00a      	beq.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006774:	4b6f      	ldr	r3, [pc, #444]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800677a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006782:	496c      	ldr	r1, [pc, #432]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006784:	4313      	orrs	r3, r2
 8006786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006792:	2b00      	cmp	r3, #0
 8006794:	d00a      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006796:	4b67      	ldr	r3, [pc, #412]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800679c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067a4:	4963      	ldr	r1, [pc, #396]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067a6:	4313      	orrs	r3, r2
 80067a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d00a      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80067b8:	4b5e      	ldr	r3, [pc, #376]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067c6:	495b      	ldr	r1, [pc, #364]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067c8:	4313      	orrs	r3, r2
 80067ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00a      	beq.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067da:	4b56      	ldr	r3, [pc, #344]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067e0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067e8:	4952      	ldr	r1, [pc, #328]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d00a      	beq.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80067fc:	4b4d      	ldr	r3, [pc, #308]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006802:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800680a:	494a      	ldr	r1, [pc, #296]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800680c:	4313      	orrs	r3, r2
 800680e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800681a:	2b00      	cmp	r3, #0
 800681c:	d00a      	beq.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800681e:	4b45      	ldr	r3, [pc, #276]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006824:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800682c:	4941      	ldr	r1, [pc, #260]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800682e:	4313      	orrs	r3, r2
 8006830:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800683c:	2b00      	cmp	r3, #0
 800683e:	d00a      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006840:	4b3c      	ldr	r3, [pc, #240]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006842:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006846:	f023 0203 	bic.w	r2, r3, #3
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800684e:	4939      	ldr	r1, [pc, #228]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006850:	4313      	orrs	r3, r2
 8006852:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800685e:	2b00      	cmp	r3, #0
 8006860:	d028      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006862:	4b34      	ldr	r3, [pc, #208]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006868:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006870:	4930      	ldr	r1, [pc, #192]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006872:	4313      	orrs	r3, r2
 8006874:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800687c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006880:	d106      	bne.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006882:	4b2c      	ldr	r3, [pc, #176]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	4a2b      	ldr	r2, [pc, #172]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006888:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800688c:	60d3      	str	r3, [r2, #12]
 800688e:	e011      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006894:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006898:	d10c      	bne.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	3304      	adds	r3, #4
 800689e:	2101      	movs	r1, #1
 80068a0:	4618      	mov	r0, r3
 80068a2:	f000 f909 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 80068a6:	4603      	mov	r3, r0
 80068a8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80068aa:	7cfb      	ldrb	r3, [r7, #19]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d001      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80068b0:	7cfb      	ldrb	r3, [r7, #19]
 80068b2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d04d      	beq.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068c8:	d108      	bne.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80068ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068d0:	4a18      	ldr	r2, [pc, #96]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80068d6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80068da:	e012      	b.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80068dc:	4b15      	ldr	r3, [pc, #84]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068e2:	4a14      	ldr	r2, [pc, #80]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068e8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80068ec:	4b11      	ldr	r3, [pc, #68]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068fa:	490e      	ldr	r1, [pc, #56]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068fc:	4313      	orrs	r3, r2
 80068fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006906:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800690a:	d106      	bne.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800690c:	4b09      	ldr	r3, [pc, #36]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	4a08      	ldr	r2, [pc, #32]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006912:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006916:	60d3      	str	r3, [r2, #12]
 8006918:	e020      	b.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800691e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006922:	d109      	bne.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006924:	4b03      	ldr	r3, [pc, #12]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	4a02      	ldr	r2, [pc, #8]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800692a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800692e:	60d3      	str	r3, [r2, #12]
 8006930:	e014      	b.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006932:	bf00      	nop
 8006934:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800693c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006940:	d10c      	bne.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	3304      	adds	r3, #4
 8006946:	2101      	movs	r1, #1
 8006948:	4618      	mov	r0, r3
 800694a:	f000 f8b5 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 800694e:	4603      	mov	r3, r0
 8006950:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006952:	7cfb      	ldrb	r3, [r7, #19]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d001      	beq.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006958:	7cfb      	ldrb	r3, [r7, #19]
 800695a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006964:	2b00      	cmp	r3, #0
 8006966:	d028      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006968:	4b4a      	ldr	r3, [pc, #296]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800696a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800696e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006976:	4947      	ldr	r1, [pc, #284]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006978:	4313      	orrs	r3, r2
 800697a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006982:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006986:	d106      	bne.n	8006996 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006988:	4b42      	ldr	r3, [pc, #264]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	4a41      	ldr	r2, [pc, #260]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800698e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006992:	60d3      	str	r3, [r2, #12]
 8006994:	e011      	b.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800699a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800699e:	d10c      	bne.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	3304      	adds	r3, #4
 80069a4:	2101      	movs	r1, #1
 80069a6:	4618      	mov	r0, r3
 80069a8:	f000 f886 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 80069ac:	4603      	mov	r3, r0
 80069ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80069b0:	7cfb      	ldrb	r3, [r7, #19]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80069b6:	7cfb      	ldrb	r3, [r7, #19]
 80069b8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d01e      	beq.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80069c6:	4b33      	ldr	r3, [pc, #204]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069cc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069d6:	492f      	ldr	r1, [pc, #188]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069d8:	4313      	orrs	r3, r2
 80069da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069e8:	d10c      	bne.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	3304      	adds	r3, #4
 80069ee:	2102      	movs	r1, #2
 80069f0:	4618      	mov	r0, r3
 80069f2:	f000 f861 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 80069f6:	4603      	mov	r3, r0
 80069f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80069fa:	7cfb      	ldrb	r3, [r7, #19]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006a00:	7cfb      	ldrb	r3, [r7, #19]
 8006a02:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00b      	beq.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006a10:	4b20      	ldr	r3, [pc, #128]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a16:	f023 0204 	bic.w	r2, r3, #4
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a20:	491c      	ldr	r1, [pc, #112]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a22:	4313      	orrs	r3, r2
 8006a24:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00b      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006a34:	4b17      	ldr	r3, [pc, #92]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a3a:	f023 0218 	bic.w	r2, r3, #24
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a44:	4913      	ldr	r1, [pc, #76]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a46:	4313      	orrs	r3, r2
 8006a48:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d017      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006a58:	4b0e      	ldr	r3, [pc, #56]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a68:	490a      	ldr	r1, [pc, #40]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a76:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a7a:	d105      	bne.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a7c:	4b05      	ldr	r3, [pc, #20]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	4a04      	ldr	r2, [pc, #16]	@ (8006a94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a86:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006a88:	7cbb      	ldrb	r3, [r7, #18]
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3718      	adds	r7, #24
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	bf00      	nop
 8006a94:	40021000 	.word	0x40021000

08006a98 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006a9c:	4b05      	ldr	r3, [pc, #20]	@ (8006ab4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a04      	ldr	r2, [pc, #16]	@ (8006ab4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006aa2:	f043 0304 	orr.w	r3, r3, #4
 8006aa6:	6013      	str	r3, [r2, #0]
}
 8006aa8:	bf00      	nop
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	40021000 	.word	0x40021000

08006ab8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006ac6:	4b72      	ldr	r3, [pc, #456]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	f003 0303 	and.w	r3, r3, #3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00e      	beq.n	8006af0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006ad2:	4b6f      	ldr	r3, [pc, #444]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	f003 0203 	and.w	r2, r3, #3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d103      	bne.n	8006aea <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
       ||
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d142      	bne.n	8006b70 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	73fb      	strb	r3, [r7, #15]
 8006aee:	e03f      	b.n	8006b70 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	2b03      	cmp	r3, #3
 8006af6:	d018      	beq.n	8006b2a <RCCEx_PLLSAI1_Config+0x72>
 8006af8:	2b03      	cmp	r3, #3
 8006afa:	d825      	bhi.n	8006b48 <RCCEx_PLLSAI1_Config+0x90>
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d002      	beq.n	8006b06 <RCCEx_PLLSAI1_Config+0x4e>
 8006b00:	2b02      	cmp	r3, #2
 8006b02:	d009      	beq.n	8006b18 <RCCEx_PLLSAI1_Config+0x60>
 8006b04:	e020      	b.n	8006b48 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006b06:	4b62      	ldr	r3, [pc, #392]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f003 0302 	and.w	r3, r3, #2
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d11d      	bne.n	8006b4e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b16:	e01a      	b.n	8006b4e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006b18:	4b5d      	ldr	r3, [pc, #372]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d116      	bne.n	8006b52 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b28:	e013      	b.n	8006b52 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006b2a:	4b59      	ldr	r3, [pc, #356]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d10f      	bne.n	8006b56 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006b36:	4b56      	ldr	r3, [pc, #344]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d109      	bne.n	8006b56 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006b46:	e006      	b.n	8006b56 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	73fb      	strb	r3, [r7, #15]
      break;
 8006b4c:	e004      	b.n	8006b58 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006b4e:	bf00      	nop
 8006b50:	e002      	b.n	8006b58 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006b52:	bf00      	nop
 8006b54:	e000      	b.n	8006b58 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006b56:	bf00      	nop
    }

    if(status == HAL_OK)
 8006b58:	7bfb      	ldrb	r3, [r7, #15]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d108      	bne.n	8006b70 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006b5e:	4b4c      	ldr	r3, [pc, #304]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	f023 0203 	bic.w	r2, r3, #3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4949      	ldr	r1, [pc, #292]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006b70:	7bfb      	ldrb	r3, [r7, #15]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f040 8086 	bne.w	8006c84 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006b78:	4b45      	ldr	r3, [pc, #276]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a44      	ldr	r2, [pc, #272]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b84:	f7fc fa3a 	bl	8002ffc <HAL_GetTick>
 8006b88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006b8a:	e009      	b.n	8006ba0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006b8c:	f7fc fa36 	bl	8002ffc <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	2b02      	cmp	r3, #2
 8006b98:	d902      	bls.n	8006ba0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	73fb      	strb	r3, [r7, #15]
        break;
 8006b9e:	e005      	b.n	8006bac <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006ba0:	4b3b      	ldr	r3, [pc, #236]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1ef      	bne.n	8006b8c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006bac:	7bfb      	ldrb	r3, [r7, #15]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d168      	bne.n	8006c84 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d113      	bne.n	8006be0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006bb8:	4b35      	ldr	r3, [pc, #212]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bba:	691a      	ldr	r2, [r3, #16]
 8006bbc:	4b35      	ldr	r3, [pc, #212]	@ (8006c94 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006bbe:	4013      	ands	r3, r2
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	6892      	ldr	r2, [r2, #8]
 8006bc4:	0211      	lsls	r1, r2, #8
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	68d2      	ldr	r2, [r2, #12]
 8006bca:	06d2      	lsls	r2, r2, #27
 8006bcc:	4311      	orrs	r1, r2
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	6852      	ldr	r2, [r2, #4]
 8006bd2:	3a01      	subs	r2, #1
 8006bd4:	0112      	lsls	r2, r2, #4
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	492d      	ldr	r1, [pc, #180]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	610b      	str	r3, [r1, #16]
 8006bde:	e02d      	b.n	8006c3c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d115      	bne.n	8006c12 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006be6:	4b2a      	ldr	r3, [pc, #168]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006be8:	691a      	ldr	r2, [r3, #16]
 8006bea:	4b2b      	ldr	r3, [pc, #172]	@ (8006c98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bec:	4013      	ands	r3, r2
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	6892      	ldr	r2, [r2, #8]
 8006bf2:	0211      	lsls	r1, r2, #8
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	6912      	ldr	r2, [r2, #16]
 8006bf8:	0852      	lsrs	r2, r2, #1
 8006bfa:	3a01      	subs	r2, #1
 8006bfc:	0552      	lsls	r2, r2, #21
 8006bfe:	4311      	orrs	r1, r2
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	6852      	ldr	r2, [r2, #4]
 8006c04:	3a01      	subs	r2, #1
 8006c06:	0112      	lsls	r2, r2, #4
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	4921      	ldr	r1, [pc, #132]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	610b      	str	r3, [r1, #16]
 8006c10:	e014      	b.n	8006c3c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c12:	4b1f      	ldr	r3, [pc, #124]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c14:	691a      	ldr	r2, [r3, #16]
 8006c16:	4b21      	ldr	r3, [pc, #132]	@ (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c18:	4013      	ands	r3, r2
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	6892      	ldr	r2, [r2, #8]
 8006c1e:	0211      	lsls	r1, r2, #8
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	6952      	ldr	r2, [r2, #20]
 8006c24:	0852      	lsrs	r2, r2, #1
 8006c26:	3a01      	subs	r2, #1
 8006c28:	0652      	lsls	r2, r2, #25
 8006c2a:	4311      	orrs	r1, r2
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	6852      	ldr	r2, [r2, #4]
 8006c30:	3a01      	subs	r2, #1
 8006c32:	0112      	lsls	r2, r2, #4
 8006c34:	430a      	orrs	r2, r1
 8006c36:	4916      	ldr	r1, [pc, #88]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006c3c:	4b14      	ldr	r3, [pc, #80]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	4a13      	ldr	r2, [pc, #76]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c42:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c48:	f7fc f9d8 	bl	8002ffc <HAL_GetTick>
 8006c4c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006c4e:	e009      	b.n	8006c64 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006c50:	f7fc f9d4 	bl	8002ffc <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	2b02      	cmp	r3, #2
 8006c5c:	d902      	bls.n	8006c64 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	73fb      	strb	r3, [r7, #15]
          break;
 8006c62:	e005      	b.n	8006c70 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006c64:	4b0a      	ldr	r3, [pc, #40]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d0ef      	beq.n	8006c50 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006c70:	7bfb      	ldrb	r3, [r7, #15]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d106      	bne.n	8006c84 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006c76:	4b06      	ldr	r3, [pc, #24]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c78:	691a      	ldr	r2, [r3, #16]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	4904      	ldr	r1, [pc, #16]	@ (8006c90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c80:	4313      	orrs	r3, r2
 8006c82:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3710      	adds	r7, #16
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop
 8006c90:	40021000 	.word	0x40021000
 8006c94:	07ff800f 	.word	0x07ff800f
 8006c98:	ff9f800f 	.word	0xff9f800f
 8006c9c:	f9ff800f 	.word	0xf9ff800f

08006ca0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006caa:	2300      	movs	r3, #0
 8006cac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006cae:	4b72      	ldr	r3, [pc, #456]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	f003 0303 	and.w	r3, r3, #3
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00e      	beq.n	8006cd8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006cba:	4b6f      	ldr	r3, [pc, #444]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	f003 0203 	and.w	r2, r3, #3
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d103      	bne.n	8006cd2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
       ||
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d142      	bne.n	8006d58 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	73fb      	strb	r3, [r7, #15]
 8006cd6:	e03f      	b.n	8006d58 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2b03      	cmp	r3, #3
 8006cde:	d018      	beq.n	8006d12 <RCCEx_PLLSAI2_Config+0x72>
 8006ce0:	2b03      	cmp	r3, #3
 8006ce2:	d825      	bhi.n	8006d30 <RCCEx_PLLSAI2_Config+0x90>
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d002      	beq.n	8006cee <RCCEx_PLLSAI2_Config+0x4e>
 8006ce8:	2b02      	cmp	r3, #2
 8006cea:	d009      	beq.n	8006d00 <RCCEx_PLLSAI2_Config+0x60>
 8006cec:	e020      	b.n	8006d30 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006cee:	4b62      	ldr	r3, [pc, #392]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 0302 	and.w	r3, r3, #2
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d11d      	bne.n	8006d36 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006cfe:	e01a      	b.n	8006d36 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006d00:	4b5d      	ldr	r3, [pc, #372]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d116      	bne.n	8006d3a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d10:	e013      	b.n	8006d3a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006d12:	4b59      	ldr	r3, [pc, #356]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d10f      	bne.n	8006d3e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006d1e:	4b56      	ldr	r3, [pc, #344]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d109      	bne.n	8006d3e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006d2e:	e006      	b.n	8006d3e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	73fb      	strb	r3, [r7, #15]
      break;
 8006d34:	e004      	b.n	8006d40 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006d36:	bf00      	nop
 8006d38:	e002      	b.n	8006d40 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006d3a:	bf00      	nop
 8006d3c:	e000      	b.n	8006d40 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006d3e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006d40:	7bfb      	ldrb	r3, [r7, #15]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d108      	bne.n	8006d58 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006d46:	4b4c      	ldr	r3, [pc, #304]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d48:	68db      	ldr	r3, [r3, #12]
 8006d4a:	f023 0203 	bic.w	r2, r3, #3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4949      	ldr	r1, [pc, #292]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d54:	4313      	orrs	r3, r2
 8006d56:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f040 8086 	bne.w	8006e6c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006d60:	4b45      	ldr	r3, [pc, #276]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a44      	ldr	r2, [pc, #272]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d6c:	f7fc f946 	bl	8002ffc <HAL_GetTick>
 8006d70:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006d72:	e009      	b.n	8006d88 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006d74:	f7fc f942 	bl	8002ffc <HAL_GetTick>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	1ad3      	subs	r3, r2, r3
 8006d7e:	2b02      	cmp	r3, #2
 8006d80:	d902      	bls.n	8006d88 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006d82:	2303      	movs	r3, #3
 8006d84:	73fb      	strb	r3, [r7, #15]
        break;
 8006d86:	e005      	b.n	8006d94 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006d88:	4b3b      	ldr	r3, [pc, #236]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1ef      	bne.n	8006d74 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006d94:	7bfb      	ldrb	r3, [r7, #15]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d168      	bne.n	8006e6c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d113      	bne.n	8006dc8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006da0:	4b35      	ldr	r3, [pc, #212]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006da2:	695a      	ldr	r2, [r3, #20]
 8006da4:	4b35      	ldr	r3, [pc, #212]	@ (8006e7c <RCCEx_PLLSAI2_Config+0x1dc>)
 8006da6:	4013      	ands	r3, r2
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	6892      	ldr	r2, [r2, #8]
 8006dac:	0211      	lsls	r1, r2, #8
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	68d2      	ldr	r2, [r2, #12]
 8006db2:	06d2      	lsls	r2, r2, #27
 8006db4:	4311      	orrs	r1, r2
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	6852      	ldr	r2, [r2, #4]
 8006dba:	3a01      	subs	r2, #1
 8006dbc:	0112      	lsls	r2, r2, #4
 8006dbe:	430a      	orrs	r2, r1
 8006dc0:	492d      	ldr	r1, [pc, #180]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	614b      	str	r3, [r1, #20]
 8006dc6:	e02d      	b.n	8006e24 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d115      	bne.n	8006dfa <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006dce:	4b2a      	ldr	r3, [pc, #168]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dd0:	695a      	ldr	r2, [r3, #20]
 8006dd2:	4b2b      	ldr	r3, [pc, #172]	@ (8006e80 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	6892      	ldr	r2, [r2, #8]
 8006dda:	0211      	lsls	r1, r2, #8
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	6912      	ldr	r2, [r2, #16]
 8006de0:	0852      	lsrs	r2, r2, #1
 8006de2:	3a01      	subs	r2, #1
 8006de4:	0552      	lsls	r2, r2, #21
 8006de6:	4311      	orrs	r1, r2
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	6852      	ldr	r2, [r2, #4]
 8006dec:	3a01      	subs	r2, #1
 8006dee:	0112      	lsls	r2, r2, #4
 8006df0:	430a      	orrs	r2, r1
 8006df2:	4921      	ldr	r1, [pc, #132]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006df4:	4313      	orrs	r3, r2
 8006df6:	614b      	str	r3, [r1, #20]
 8006df8:	e014      	b.n	8006e24 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006dfa:	4b1f      	ldr	r3, [pc, #124]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dfc:	695a      	ldr	r2, [r3, #20]
 8006dfe:	4b21      	ldr	r3, [pc, #132]	@ (8006e84 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006e00:	4013      	ands	r3, r2
 8006e02:	687a      	ldr	r2, [r7, #4]
 8006e04:	6892      	ldr	r2, [r2, #8]
 8006e06:	0211      	lsls	r1, r2, #8
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	6952      	ldr	r2, [r2, #20]
 8006e0c:	0852      	lsrs	r2, r2, #1
 8006e0e:	3a01      	subs	r2, #1
 8006e10:	0652      	lsls	r2, r2, #25
 8006e12:	4311      	orrs	r1, r2
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	6852      	ldr	r2, [r2, #4]
 8006e18:	3a01      	subs	r2, #1
 8006e1a:	0112      	lsls	r2, r2, #4
 8006e1c:	430a      	orrs	r2, r1
 8006e1e:	4916      	ldr	r1, [pc, #88]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e20:	4313      	orrs	r3, r2
 8006e22:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006e24:	4b14      	ldr	r3, [pc, #80]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a13      	ldr	r2, [pc, #76]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e30:	f7fc f8e4 	bl	8002ffc <HAL_GetTick>
 8006e34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006e36:	e009      	b.n	8006e4c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006e38:	f7fc f8e0 	bl	8002ffc <HAL_GetTick>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	1ad3      	subs	r3, r2, r3
 8006e42:	2b02      	cmp	r3, #2
 8006e44:	d902      	bls.n	8006e4c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006e46:	2303      	movs	r3, #3
 8006e48:	73fb      	strb	r3, [r7, #15]
          break;
 8006e4a:	e005      	b.n	8006e58 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d0ef      	beq.n	8006e38 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006e58:	7bfb      	ldrb	r3, [r7, #15]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d106      	bne.n	8006e6c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006e5e:	4b06      	ldr	r3, [pc, #24]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e60:	695a      	ldr	r2, [r3, #20]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	699b      	ldr	r3, [r3, #24]
 8006e66:	4904      	ldr	r1, [pc, #16]	@ (8006e78 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	40021000 	.word	0x40021000
 8006e7c:	07ff800f 	.word	0x07ff800f
 8006e80:	ff9f800f 	.word	0xff9f800f
 8006e84:	f9ff800f 	.word	0xf9ff800f

08006e88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d101      	bne.n	8006e9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e095      	b.n	8006fc6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d108      	bne.n	8006eb4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006eaa:	d009      	beq.n	8006ec0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	61da      	str	r2, [r3, #28]
 8006eb2:	e005      	b.n	8006ec0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d106      	bne.n	8006ee0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f7fb fa86 	bl	80023ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2202      	movs	r2, #2
 8006ee4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ef6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006f00:	d902      	bls.n	8006f08 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006f02:	2300      	movs	r3, #0
 8006f04:	60fb      	str	r3, [r7, #12]
 8006f06:	e002      	b.n	8006f0e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006f08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006f0c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006f16:	d007      	beq.n	8006f28 <HAL_SPI_Init+0xa0>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006f20:	d002      	beq.n	8006f28 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006f38:	431a      	orrs	r2, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	431a      	orrs	r2, r3
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	695b      	ldr	r3, [r3, #20]
 8006f48:	f003 0301 	and.w	r3, r3, #1
 8006f4c:	431a      	orrs	r2, r3
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f56:	431a      	orrs	r2, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	69db      	ldr	r3, [r3, #28]
 8006f5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f60:	431a      	orrs	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6a1b      	ldr	r3, [r3, #32]
 8006f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f6a:	ea42 0103 	orr.w	r1, r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f72:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	430a      	orrs	r2, r1
 8006f7c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	0c1b      	lsrs	r3, r3, #16
 8006f84:	f003 0204 	and.w	r2, r3, #4
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f8c:	f003 0310 	and.w	r3, r3, #16
 8006f90:	431a      	orrs	r2, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f96:	f003 0308 	and.w	r3, r3, #8
 8006f9a:	431a      	orrs	r2, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	68db      	ldr	r3, [r3, #12]
 8006fa0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006fa4:	ea42 0103 	orr.w	r1, r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	430a      	orrs	r2, r1
 8006fb4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3710      	adds	r7, #16
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}

08006fce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006fce:	b580      	push	{r7, lr}
 8006fd0:	b08a      	sub	sp, #40	@ 0x28
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	60f8      	str	r0, [r7, #12]
 8006fd6:	60b9      	str	r1, [r7, #8]
 8006fd8:	607a      	str	r2, [r7, #4]
 8006fda:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006fe0:	f7fc f80c 	bl	8002ffc <HAL_GetTick>
 8006fe4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006fec:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006ff4:	887b      	ldrh	r3, [r7, #2]
 8006ff6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006ff8:	887b      	ldrh	r3, [r7, #2]
 8006ffa:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006ffc:	7ffb      	ldrb	r3, [r7, #31]
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d00c      	beq.n	800701c <HAL_SPI_TransmitReceive+0x4e>
 8007002:	69bb      	ldr	r3, [r7, #24]
 8007004:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007008:	d106      	bne.n	8007018 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d102      	bne.n	8007018 <HAL_SPI_TransmitReceive+0x4a>
 8007012:	7ffb      	ldrb	r3, [r7, #31]
 8007014:	2b04      	cmp	r3, #4
 8007016:	d001      	beq.n	800701c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007018:	2302      	movs	r3, #2
 800701a:	e1f3      	b.n	8007404 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d005      	beq.n	800702e <HAL_SPI_TransmitReceive+0x60>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d002      	beq.n	800702e <HAL_SPI_TransmitReceive+0x60>
 8007028:	887b      	ldrh	r3, [r7, #2]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d101      	bne.n	8007032 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	e1e8      	b.n	8007404 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007038:	2b01      	cmp	r3, #1
 800703a:	d101      	bne.n	8007040 <HAL_SPI_TransmitReceive+0x72>
 800703c:	2302      	movs	r3, #2
 800703e:	e1e1      	b.n	8007404 <HAL_SPI_TransmitReceive+0x436>
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800704e:	b2db      	uxtb	r3, r3
 8007050:	2b04      	cmp	r3, #4
 8007052:	d003      	beq.n	800705c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2205      	movs	r2, #5
 8007058:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2200      	movs	r2, #0
 8007060:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	887a      	ldrh	r2, [r7, #2]
 800706c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	887a      	ldrh	r2, [r7, #2]
 8007074:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	887a      	ldrh	r2, [r7, #2]
 8007082:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	887a      	ldrh	r2, [r7, #2]
 8007088:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2200      	movs	r2, #0
 800708e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2200      	movs	r2, #0
 8007094:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800709e:	d802      	bhi.n	80070a6 <HAL_SPI_TransmitReceive+0xd8>
 80070a0:	8abb      	ldrh	r3, [r7, #20]
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d908      	bls.n	80070b8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	685a      	ldr	r2, [r3, #4]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80070b4:	605a      	str	r2, [r3, #4]
 80070b6:	e007      	b.n	80070c8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	685a      	ldr	r2, [r3, #4]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80070c6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070d2:	2b40      	cmp	r3, #64	@ 0x40
 80070d4:	d007      	beq.n	80070e6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80070e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80070ee:	f240 8083 	bls.w	80071f8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d002      	beq.n	8007100 <HAL_SPI_TransmitReceive+0x132>
 80070fa:	8afb      	ldrh	r3, [r7, #22]
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	d16f      	bne.n	80071e0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007104:	881a      	ldrh	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007110:	1c9a      	adds	r2, r3, #2
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800711a:	b29b      	uxth	r3, r3
 800711c:	3b01      	subs	r3, #1
 800711e:	b29a      	uxth	r2, r3
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007124:	e05c      	b.n	80071e0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	f003 0302 	and.w	r3, r3, #2
 8007130:	2b02      	cmp	r3, #2
 8007132:	d11b      	bne.n	800716c <HAL_SPI_TransmitReceive+0x19e>
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007138:	b29b      	uxth	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d016      	beq.n	800716c <HAL_SPI_TransmitReceive+0x19e>
 800713e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007140:	2b01      	cmp	r3, #1
 8007142:	d113      	bne.n	800716c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007148:	881a      	ldrh	r2, [r3, #0]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007154:	1c9a      	adds	r2, r3, #2
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800715e:	b29b      	uxth	r3, r3
 8007160:	3b01      	subs	r3, #1
 8007162:	b29a      	uxth	r2, r3
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007168:	2300      	movs	r3, #0
 800716a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	2b01      	cmp	r3, #1
 8007178:	d11c      	bne.n	80071b4 <HAL_SPI_TransmitReceive+0x1e6>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007180:	b29b      	uxth	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d016      	beq.n	80071b4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	68da      	ldr	r2, [r3, #12]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007190:	b292      	uxth	r2, r2
 8007192:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007198:	1c9a      	adds	r2, r3, #2
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	3b01      	subs	r3, #1
 80071a8:	b29a      	uxth	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071b0:	2301      	movs	r3, #1
 80071b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80071b4:	f7fb ff22 	bl	8002ffc <HAL_GetTick>
 80071b8:	4602      	mov	r2, r0
 80071ba:	6a3b      	ldr	r3, [r7, #32]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d80d      	bhi.n	80071e0 <HAL_SPI_TransmitReceive+0x212>
 80071c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ca:	d009      	beq.n	80071e0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80071dc:	2303      	movs	r3, #3
 80071de:	e111      	b.n	8007404 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d19d      	bne.n	8007126 <HAL_SPI_TransmitReceive+0x158>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d197      	bne.n	8007126 <HAL_SPI_TransmitReceive+0x158>
 80071f6:	e0e5      	b.n	80073c4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d003      	beq.n	8007208 <HAL_SPI_TransmitReceive+0x23a>
 8007200:	8afb      	ldrh	r3, [r7, #22]
 8007202:	2b01      	cmp	r3, #1
 8007204:	f040 80d1 	bne.w	80073aa <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800720c:	b29b      	uxth	r3, r3
 800720e:	2b01      	cmp	r3, #1
 8007210:	d912      	bls.n	8007238 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007216:	881a      	ldrh	r2, [r3, #0]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007222:	1c9a      	adds	r2, r3, #2
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800722c:	b29b      	uxth	r3, r3
 800722e:	3b02      	subs	r3, #2
 8007230:	b29a      	uxth	r2, r3
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007236:	e0b8      	b.n	80073aa <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	330c      	adds	r3, #12
 8007242:	7812      	ldrb	r2, [r2, #0]
 8007244:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724a:	1c5a      	adds	r2, r3, #1
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007254:	b29b      	uxth	r3, r3
 8007256:	3b01      	subs	r3, #1
 8007258:	b29a      	uxth	r2, r3
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800725e:	e0a4      	b.n	80073aa <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	2b02      	cmp	r3, #2
 800726c:	d134      	bne.n	80072d8 <HAL_SPI_TransmitReceive+0x30a>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007272:	b29b      	uxth	r3, r3
 8007274:	2b00      	cmp	r3, #0
 8007276:	d02f      	beq.n	80072d8 <HAL_SPI_TransmitReceive+0x30a>
 8007278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727a:	2b01      	cmp	r3, #1
 800727c:	d12c      	bne.n	80072d8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007282:	b29b      	uxth	r3, r3
 8007284:	2b01      	cmp	r3, #1
 8007286:	d912      	bls.n	80072ae <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800728c:	881a      	ldrh	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007298:	1c9a      	adds	r2, r3, #2
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	3b02      	subs	r3, #2
 80072a6:	b29a      	uxth	r2, r3
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072ac:	e012      	b.n	80072d4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	330c      	adds	r3, #12
 80072b8:	7812      	ldrb	r2, [r2, #0]
 80072ba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c0:	1c5a      	adds	r2, r3, #1
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	3b01      	subs	r3, #1
 80072ce:	b29a      	uxth	r2, r3
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072d4:	2300      	movs	r3, #0
 80072d6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f003 0301 	and.w	r3, r3, #1
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d148      	bne.n	8007378 <HAL_SPI_TransmitReceive+0x3aa>
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d042      	beq.n	8007378 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d923      	bls.n	8007346 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68da      	ldr	r2, [r3, #12]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007308:	b292      	uxth	r2, r2
 800730a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007310:	1c9a      	adds	r2, r3, #2
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800731c:	b29b      	uxth	r3, r3
 800731e:	3b02      	subs	r3, #2
 8007320:	b29a      	uxth	r2, r3
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800732e:	b29b      	uxth	r3, r3
 8007330:	2b01      	cmp	r3, #1
 8007332:	d81f      	bhi.n	8007374 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	685a      	ldr	r2, [r3, #4]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007342:	605a      	str	r2, [r3, #4]
 8007344:	e016      	b.n	8007374 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f103 020c 	add.w	r2, r3, #12
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007352:	7812      	ldrb	r2, [r2, #0]
 8007354:	b2d2      	uxtb	r2, r2
 8007356:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800735c:	1c5a      	adds	r2, r3, #1
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007368:	b29b      	uxth	r3, r3
 800736a:	3b01      	subs	r3, #1
 800736c:	b29a      	uxth	r2, r3
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007374:	2301      	movs	r3, #1
 8007376:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007378:	f7fb fe40 	bl	8002ffc <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	6a3b      	ldr	r3, [r7, #32]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007384:	429a      	cmp	r2, r3
 8007386:	d803      	bhi.n	8007390 <HAL_SPI_TransmitReceive+0x3c2>
 8007388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800738e:	d102      	bne.n	8007396 <HAL_SPI_TransmitReceive+0x3c8>
 8007390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007392:	2b00      	cmp	r3, #0
 8007394:	d109      	bne.n	80073aa <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2201      	movs	r2, #1
 800739a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80073a6:	2303      	movs	r3, #3
 80073a8:	e02c      	b.n	8007404 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	f47f af55 	bne.w	8007260 <HAL_SPI_TransmitReceive+0x292>
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073bc:	b29b      	uxth	r3, r3
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f47f af4e 	bne.w	8007260 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80073c4:	6a3a      	ldr	r2, [r7, #32]
 80073c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f000 f94b 	bl	8007664 <SPI_EndRxTxTransaction>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d008      	beq.n	80073e6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2220      	movs	r2, #32
 80073d8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2200      	movs	r2, #0
 80073de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	e00e      	b.n	8007404 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2201      	movs	r2, #1
 80073ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2200      	movs	r2, #0
 80073f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d001      	beq.n	8007402 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e000      	b.n	8007404 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007402:	2300      	movs	r3, #0
  }
}
 8007404:	4618      	mov	r0, r3
 8007406:	3728      	adds	r7, #40	@ 0x28
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800741a:	b2db      	uxtb	r3, r3
}
 800741c:	4618      	mov	r0, r3
 800741e:	370c      	adds	r7, #12
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr

08007428 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b088      	sub	sp, #32
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	603b      	str	r3, [r7, #0]
 8007434:	4613      	mov	r3, r2
 8007436:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007438:	f7fb fde0 	bl	8002ffc <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007440:	1a9b      	subs	r3, r3, r2
 8007442:	683a      	ldr	r2, [r7, #0]
 8007444:	4413      	add	r3, r2
 8007446:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007448:	f7fb fdd8 	bl	8002ffc <HAL_GetTick>
 800744c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800744e:	4b39      	ldr	r3, [pc, #228]	@ (8007534 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	015b      	lsls	r3, r3, #5
 8007454:	0d1b      	lsrs	r3, r3, #20
 8007456:	69fa      	ldr	r2, [r7, #28]
 8007458:	fb02 f303 	mul.w	r3, r2, r3
 800745c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800745e:	e054      	b.n	800750a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007466:	d050      	beq.n	800750a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007468:	f7fb fdc8 	bl	8002ffc <HAL_GetTick>
 800746c:	4602      	mov	r2, r0
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	1ad3      	subs	r3, r2, r3
 8007472:	69fa      	ldr	r2, [r7, #28]
 8007474:	429a      	cmp	r2, r3
 8007476:	d902      	bls.n	800747e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d13d      	bne.n	80074fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	685a      	ldr	r2, [r3, #4]
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800748c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007496:	d111      	bne.n	80074bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074a0:	d004      	beq.n	80074ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074aa:	d107      	bne.n	80074bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074c4:	d10f      	bne.n	80074e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80074d4:	601a      	str	r2, [r3, #0]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80074e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e017      	b.n	800752a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d101      	bne.n	8007504 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007500:	2300      	movs	r3, #0
 8007502:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	3b01      	subs	r3, #1
 8007508:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	689a      	ldr	r2, [r3, #8]
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	4013      	ands	r3, r2
 8007514:	68ba      	ldr	r2, [r7, #8]
 8007516:	429a      	cmp	r2, r3
 8007518:	bf0c      	ite	eq
 800751a:	2301      	moveq	r3, #1
 800751c:	2300      	movne	r3, #0
 800751e:	b2db      	uxtb	r3, r3
 8007520:	461a      	mov	r2, r3
 8007522:	79fb      	ldrb	r3, [r7, #7]
 8007524:	429a      	cmp	r2, r3
 8007526:	d19b      	bne.n	8007460 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3720      	adds	r7, #32
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
 8007532:	bf00      	nop
 8007534:	20000004 	.word	0x20000004

08007538 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b08a      	sub	sp, #40	@ 0x28
 800753c:	af00      	add	r7, sp, #0
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	60b9      	str	r1, [r7, #8]
 8007542:	607a      	str	r2, [r7, #4]
 8007544:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007546:	2300      	movs	r3, #0
 8007548:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800754a:	f7fb fd57 	bl	8002ffc <HAL_GetTick>
 800754e:	4602      	mov	r2, r0
 8007550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007552:	1a9b      	subs	r3, r3, r2
 8007554:	683a      	ldr	r2, [r7, #0]
 8007556:	4413      	add	r3, r2
 8007558:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800755a:	f7fb fd4f 	bl	8002ffc <HAL_GetTick>
 800755e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	330c      	adds	r3, #12
 8007566:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007568:	4b3d      	ldr	r3, [pc, #244]	@ (8007660 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	4613      	mov	r3, r2
 800756e:	009b      	lsls	r3, r3, #2
 8007570:	4413      	add	r3, r2
 8007572:	00da      	lsls	r2, r3, #3
 8007574:	1ad3      	subs	r3, r2, r3
 8007576:	0d1b      	lsrs	r3, r3, #20
 8007578:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800757a:	fb02 f303 	mul.w	r3, r2, r3
 800757e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007580:	e060      	b.n	8007644 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007588:	d107      	bne.n	800759a <SPI_WaitFifoStateUntilTimeout+0x62>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d104      	bne.n	800759a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	781b      	ldrb	r3, [r3, #0]
 8007594:	b2db      	uxtb	r3, r3
 8007596:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007598:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075a0:	d050      	beq.n	8007644 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075a2:	f7fb fd2b 	bl	8002ffc <HAL_GetTick>
 80075a6:	4602      	mov	r2, r0
 80075a8:	6a3b      	ldr	r3, [r7, #32]
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d902      	bls.n	80075b8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80075b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d13d      	bne.n	8007634 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	685a      	ldr	r2, [r3, #4]
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80075c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075d0:	d111      	bne.n	80075f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075da:	d004      	beq.n	80075e6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075e4:	d107      	bne.n	80075f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075f4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075fe:	d10f      	bne.n	8007620 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800760e:	601a      	str	r2, [r3, #0]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800761e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007630:	2303      	movs	r3, #3
 8007632:	e010      	b.n	8007656 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d101      	bne.n	800763e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800763a:	2300      	movs	r3, #0
 800763c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	3b01      	subs	r3, #1
 8007642:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	689a      	ldr	r2, [r3, #8]
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	4013      	ands	r3, r2
 800764e:	687a      	ldr	r2, [r7, #4]
 8007650:	429a      	cmp	r2, r3
 8007652:	d196      	bne.n	8007582 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007654:	2300      	movs	r3, #0
}
 8007656:	4618      	mov	r0, r3
 8007658:	3728      	adds	r7, #40	@ 0x28
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	20000004 	.word	0x20000004

08007664 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b086      	sub	sp, #24
 8007668:	af02      	add	r7, sp, #8
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	9300      	str	r3, [sp, #0]
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	2200      	movs	r2, #0
 8007678:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800767c:	68f8      	ldr	r0, [r7, #12]
 800767e:	f7ff ff5b 	bl	8007538 <SPI_WaitFifoStateUntilTimeout>
 8007682:	4603      	mov	r3, r0
 8007684:	2b00      	cmp	r3, #0
 8007686:	d007      	beq.n	8007698 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800768c:	f043 0220 	orr.w	r2, r3, #32
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007694:	2303      	movs	r3, #3
 8007696:	e027      	b.n	80076e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	9300      	str	r3, [sp, #0]
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	2200      	movs	r2, #0
 80076a0:	2180      	movs	r1, #128	@ 0x80
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f7ff fec0 	bl	8007428 <SPI_WaitFlagStateUntilTimeout>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d007      	beq.n	80076be <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076b2:	f043 0220 	orr.w	r2, r3, #32
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e014      	b.n	80076e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80076ca:	68f8      	ldr	r0, [r7, #12]
 80076cc:	f7ff ff34 	bl	8007538 <SPI_WaitFifoStateUntilTimeout>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d007      	beq.n	80076e6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076da:	f043 0220 	orr.w	r2, r3, #32
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80076e2:	2303      	movs	r3, #3
 80076e4:	e000      	b.n	80076e8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3710      	adds	r7, #16
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b082      	sub	sp, #8
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d101      	bne.n	8007702 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	e049      	b.n	8007796 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007708:	b2db      	uxtb	r3, r3
 800770a:	2b00      	cmp	r3, #0
 800770c:	d106      	bne.n	800771c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f7fa feaa 	bl	8002470 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2202      	movs	r2, #2
 8007720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	3304      	adds	r3, #4
 800772c:	4619      	mov	r1, r3
 800772e:	4610      	mov	r0, r2
 8007730:	f000 f8fe 	bl	8007930 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2201      	movs	r2, #1
 8007770:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2201      	movs	r2, #1
 8007778:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2201      	movs	r2, #1
 8007780:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3708      	adds	r7, #8
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}

0800779e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800779e:	b580      	push	{r7, lr}
 80077a0:	b084      	sub	sp, #16
 80077a2:	af00      	add	r7, sp, #0
 80077a4:	6078      	str	r0, [r7, #4]
 80077a6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077a8:	2300      	movs	r3, #0
 80077aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d101      	bne.n	80077ba <HAL_TIM_ConfigClockSource+0x1c>
 80077b6:	2302      	movs	r3, #2
 80077b8:	e0b6      	b.n	8007928 <HAL_TIM_ConfigClockSource+0x18a>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2201      	movs	r2, #1
 80077be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2202      	movs	r2, #2
 80077c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077d8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80077dc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80077e4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68ba      	ldr	r2, [r7, #8]
 80077ec:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077f6:	d03e      	beq.n	8007876 <HAL_TIM_ConfigClockSource+0xd8>
 80077f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077fc:	f200 8087 	bhi.w	800790e <HAL_TIM_ConfigClockSource+0x170>
 8007800:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007804:	f000 8086 	beq.w	8007914 <HAL_TIM_ConfigClockSource+0x176>
 8007808:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800780c:	d87f      	bhi.n	800790e <HAL_TIM_ConfigClockSource+0x170>
 800780e:	2b70      	cmp	r3, #112	@ 0x70
 8007810:	d01a      	beq.n	8007848 <HAL_TIM_ConfigClockSource+0xaa>
 8007812:	2b70      	cmp	r3, #112	@ 0x70
 8007814:	d87b      	bhi.n	800790e <HAL_TIM_ConfigClockSource+0x170>
 8007816:	2b60      	cmp	r3, #96	@ 0x60
 8007818:	d050      	beq.n	80078bc <HAL_TIM_ConfigClockSource+0x11e>
 800781a:	2b60      	cmp	r3, #96	@ 0x60
 800781c:	d877      	bhi.n	800790e <HAL_TIM_ConfigClockSource+0x170>
 800781e:	2b50      	cmp	r3, #80	@ 0x50
 8007820:	d03c      	beq.n	800789c <HAL_TIM_ConfigClockSource+0xfe>
 8007822:	2b50      	cmp	r3, #80	@ 0x50
 8007824:	d873      	bhi.n	800790e <HAL_TIM_ConfigClockSource+0x170>
 8007826:	2b40      	cmp	r3, #64	@ 0x40
 8007828:	d058      	beq.n	80078dc <HAL_TIM_ConfigClockSource+0x13e>
 800782a:	2b40      	cmp	r3, #64	@ 0x40
 800782c:	d86f      	bhi.n	800790e <HAL_TIM_ConfigClockSource+0x170>
 800782e:	2b30      	cmp	r3, #48	@ 0x30
 8007830:	d064      	beq.n	80078fc <HAL_TIM_ConfigClockSource+0x15e>
 8007832:	2b30      	cmp	r3, #48	@ 0x30
 8007834:	d86b      	bhi.n	800790e <HAL_TIM_ConfigClockSource+0x170>
 8007836:	2b20      	cmp	r3, #32
 8007838:	d060      	beq.n	80078fc <HAL_TIM_ConfigClockSource+0x15e>
 800783a:	2b20      	cmp	r3, #32
 800783c:	d867      	bhi.n	800790e <HAL_TIM_ConfigClockSource+0x170>
 800783e:	2b00      	cmp	r3, #0
 8007840:	d05c      	beq.n	80078fc <HAL_TIM_ConfigClockSource+0x15e>
 8007842:	2b10      	cmp	r3, #16
 8007844:	d05a      	beq.n	80078fc <HAL_TIM_ConfigClockSource+0x15e>
 8007846:	e062      	b.n	800790e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007858:	f000 f98a 	bl	8007b70 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800786a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	609a      	str	r2, [r3, #8]
      break;
 8007874:	e04f      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007886:	f000 f973 	bl	8007b70 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689a      	ldr	r2, [r3, #8]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007898:	609a      	str	r2, [r3, #8]
      break;
 800789a:	e03c      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078a8:	461a      	mov	r2, r3
 80078aa:	f000 f8e7 	bl	8007a7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2150      	movs	r1, #80	@ 0x50
 80078b4:	4618      	mov	r0, r3
 80078b6:	f000 f940 	bl	8007b3a <TIM_ITRx_SetConfig>
      break;
 80078ba:	e02c      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078c8:	461a      	mov	r2, r3
 80078ca:	f000 f906 	bl	8007ada <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	2160      	movs	r1, #96	@ 0x60
 80078d4:	4618      	mov	r0, r3
 80078d6:	f000 f930 	bl	8007b3a <TIM_ITRx_SetConfig>
      break;
 80078da:	e01c      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078e8:	461a      	mov	r2, r3
 80078ea:	f000 f8c7 	bl	8007a7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	2140      	movs	r1, #64	@ 0x40
 80078f4:	4618      	mov	r0, r3
 80078f6:	f000 f920 	bl	8007b3a <TIM_ITRx_SetConfig>
      break;
 80078fa:	e00c      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4619      	mov	r1, r3
 8007906:	4610      	mov	r0, r2
 8007908:	f000 f917 	bl	8007b3a <TIM_ITRx_SetConfig>
      break;
 800790c:	e003      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	73fb      	strb	r3, [r7, #15]
      break;
 8007912:	e000      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007914:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2201      	movs	r2, #1
 800791a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007926:	7bfb      	ldrb	r3, [r7, #15]
}
 8007928:	4618      	mov	r0, r3
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007930:	b480      	push	{r7}
 8007932:	b085      	sub	sp, #20
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	4a46      	ldr	r2, [pc, #280]	@ (8007a5c <TIM_Base_SetConfig+0x12c>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d013      	beq.n	8007970 <TIM_Base_SetConfig+0x40>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800794e:	d00f      	beq.n	8007970 <TIM_Base_SetConfig+0x40>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a43      	ldr	r2, [pc, #268]	@ (8007a60 <TIM_Base_SetConfig+0x130>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d00b      	beq.n	8007970 <TIM_Base_SetConfig+0x40>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a42      	ldr	r2, [pc, #264]	@ (8007a64 <TIM_Base_SetConfig+0x134>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d007      	beq.n	8007970 <TIM_Base_SetConfig+0x40>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a41      	ldr	r2, [pc, #260]	@ (8007a68 <TIM_Base_SetConfig+0x138>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d003      	beq.n	8007970 <TIM_Base_SetConfig+0x40>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a40      	ldr	r2, [pc, #256]	@ (8007a6c <TIM_Base_SetConfig+0x13c>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d108      	bne.n	8007982 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007976:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	4313      	orrs	r3, r2
 8007980:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	4a35      	ldr	r2, [pc, #212]	@ (8007a5c <TIM_Base_SetConfig+0x12c>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d01f      	beq.n	80079ca <TIM_Base_SetConfig+0x9a>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007990:	d01b      	beq.n	80079ca <TIM_Base_SetConfig+0x9a>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4a32      	ldr	r2, [pc, #200]	@ (8007a60 <TIM_Base_SetConfig+0x130>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d017      	beq.n	80079ca <TIM_Base_SetConfig+0x9a>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	4a31      	ldr	r2, [pc, #196]	@ (8007a64 <TIM_Base_SetConfig+0x134>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d013      	beq.n	80079ca <TIM_Base_SetConfig+0x9a>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	4a30      	ldr	r2, [pc, #192]	@ (8007a68 <TIM_Base_SetConfig+0x138>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d00f      	beq.n	80079ca <TIM_Base_SetConfig+0x9a>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4a2f      	ldr	r2, [pc, #188]	@ (8007a6c <TIM_Base_SetConfig+0x13c>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d00b      	beq.n	80079ca <TIM_Base_SetConfig+0x9a>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	4a2e      	ldr	r2, [pc, #184]	@ (8007a70 <TIM_Base_SetConfig+0x140>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d007      	beq.n	80079ca <TIM_Base_SetConfig+0x9a>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a2d      	ldr	r2, [pc, #180]	@ (8007a74 <TIM_Base_SetConfig+0x144>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d003      	beq.n	80079ca <TIM_Base_SetConfig+0x9a>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a2c      	ldr	r2, [pc, #176]	@ (8007a78 <TIM_Base_SetConfig+0x148>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d108      	bne.n	80079dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	68fa      	ldr	r2, [r7, #12]
 80079d8:	4313      	orrs	r3, r2
 80079da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	695b      	ldr	r3, [r3, #20]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	689a      	ldr	r2, [r3, #8]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	4a16      	ldr	r2, [pc, #88]	@ (8007a5c <TIM_Base_SetConfig+0x12c>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d00f      	beq.n	8007a28 <TIM_Base_SetConfig+0xf8>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4a18      	ldr	r2, [pc, #96]	@ (8007a6c <TIM_Base_SetConfig+0x13c>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d00b      	beq.n	8007a28 <TIM_Base_SetConfig+0xf8>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4a17      	ldr	r2, [pc, #92]	@ (8007a70 <TIM_Base_SetConfig+0x140>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d007      	beq.n	8007a28 <TIM_Base_SetConfig+0xf8>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	4a16      	ldr	r2, [pc, #88]	@ (8007a74 <TIM_Base_SetConfig+0x144>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d003      	beq.n	8007a28 <TIM_Base_SetConfig+0xf8>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	4a15      	ldr	r2, [pc, #84]	@ (8007a78 <TIM_Base_SetConfig+0x148>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d103      	bne.n	8007a30 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	691a      	ldr	r2, [r3, #16]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2201      	movs	r2, #1
 8007a34:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	691b      	ldr	r3, [r3, #16]
 8007a3a:	f003 0301 	and.w	r3, r3, #1
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d105      	bne.n	8007a4e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	691b      	ldr	r3, [r3, #16]
 8007a46:	f023 0201 	bic.w	r2, r3, #1
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	611a      	str	r2, [r3, #16]
  }
}
 8007a4e:	bf00      	nop
 8007a50:	3714      	adds	r7, #20
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr
 8007a5a:	bf00      	nop
 8007a5c:	40012c00 	.word	0x40012c00
 8007a60:	40000400 	.word	0x40000400
 8007a64:	40000800 	.word	0x40000800
 8007a68:	40000c00 	.word	0x40000c00
 8007a6c:	40013400 	.word	0x40013400
 8007a70:	40014000 	.word	0x40014000
 8007a74:	40014400 	.word	0x40014400
 8007a78:	40014800 	.word	0x40014800

08007a7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b087      	sub	sp, #28
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	60f8      	str	r0, [r7, #12]
 8007a84:	60b9      	str	r1, [r7, #8]
 8007a86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	6a1b      	ldr	r3, [r3, #32]
 8007a8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6a1b      	ldr	r3, [r3, #32]
 8007a92:	f023 0201 	bic.w	r2, r3, #1
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	699b      	ldr	r3, [r3, #24]
 8007a9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007aa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	011b      	lsls	r3, r3, #4
 8007aac:	693a      	ldr	r2, [r7, #16]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	f023 030a 	bic.w	r3, r3, #10
 8007ab8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007aba:	697a      	ldr	r2, [r7, #20]
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	693a      	ldr	r2, [r7, #16]
 8007ac6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	621a      	str	r2, [r3, #32]
}
 8007ace:	bf00      	nop
 8007ad0:	371c      	adds	r7, #28
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr

08007ada <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ada:	b480      	push	{r7}
 8007adc:	b087      	sub	sp, #28
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	60f8      	str	r0, [r7, #12]
 8007ae2:	60b9      	str	r1, [r7, #8]
 8007ae4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6a1b      	ldr	r3, [r3, #32]
 8007af0:	f023 0210 	bic.w	r2, r3, #16
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	699b      	ldr	r3, [r3, #24]
 8007afc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007b04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	031b      	lsls	r3, r3, #12
 8007b0a:	693a      	ldr	r2, [r7, #16]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007b16:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	011b      	lsls	r3, r3, #4
 8007b1c:	697a      	ldr	r2, [r7, #20]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	693a      	ldr	r2, [r7, #16]
 8007b26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	697a      	ldr	r2, [r7, #20]
 8007b2c:	621a      	str	r2, [r3, #32]
}
 8007b2e:	bf00      	nop
 8007b30:	371c      	adds	r7, #28
 8007b32:	46bd      	mov	sp, r7
 8007b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b38:	4770      	bx	lr

08007b3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b3a:	b480      	push	{r7}
 8007b3c:	b085      	sub	sp, #20
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
 8007b42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b52:	683a      	ldr	r2, [r7, #0]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	4313      	orrs	r3, r2
 8007b58:	f043 0307 	orr.w	r3, r3, #7
 8007b5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	68fa      	ldr	r2, [r7, #12]
 8007b62:	609a      	str	r2, [r3, #8]
}
 8007b64:	bf00      	nop
 8007b66:	3714      	adds	r7, #20
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b087      	sub	sp, #28
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	607a      	str	r2, [r7, #4]
 8007b7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	021a      	lsls	r2, r3, #8
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	431a      	orrs	r2, r3
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	697a      	ldr	r2, [r7, #20]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	697a      	ldr	r2, [r7, #20]
 8007ba2:	609a      	str	r2, [r3, #8]
}
 8007ba4:	bf00      	nop
 8007ba6:	371c      	adds	r7, #28
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b085      	sub	sp, #20
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d101      	bne.n	8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	e068      	b.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a2e      	ldr	r2, [pc, #184]	@ (8007ca8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d004      	beq.n	8007bfc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a2d      	ldr	r2, [pc, #180]	@ (8007cac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d108      	bne.n	8007c0e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007c02:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	68fa      	ldr	r2, [r7, #12]
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c14:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	68fa      	ldr	r2, [r7, #12]
 8007c26:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a1e      	ldr	r2, [pc, #120]	@ (8007ca8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d01d      	beq.n	8007c6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c3a:	d018      	beq.n	8007c6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a1b      	ldr	r2, [pc, #108]	@ (8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d013      	beq.n	8007c6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a1a      	ldr	r2, [pc, #104]	@ (8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d00e      	beq.n	8007c6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a18      	ldr	r2, [pc, #96]	@ (8007cb8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d009      	beq.n	8007c6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a13      	ldr	r2, [pc, #76]	@ (8007cac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d004      	beq.n	8007c6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a14      	ldr	r2, [pc, #80]	@ (8007cbc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d10c      	bne.n	8007c88 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	68ba      	ldr	r2, [r7, #8]
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c98:	2300      	movs	r3, #0
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3714      	adds	r7, #20
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr
 8007ca6:	bf00      	nop
 8007ca8:	40012c00 	.word	0x40012c00
 8007cac:	40013400 	.word	0x40013400
 8007cb0:	40000400 	.word	0x40000400
 8007cb4:	40000800 	.word	0x40000800
 8007cb8:	40000c00 	.word	0x40000c00
 8007cbc:	40014000 	.word	0x40014000

08007cc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b082      	sub	sp, #8
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d101      	bne.n	8007cd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e042      	b.n	8007d58 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d106      	bne.n	8007cea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f7fa fbe3 	bl	80024b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2224      	movs	r2, #36	@ 0x24
 8007cee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f022 0201 	bic.w	r2, r2, #1
 8007d00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d002      	beq.n	8007d10 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 fbb2 	bl	8008474 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 f8b3 	bl	8007e7c <UART_SetConfig>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d101      	bne.n	8007d20 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e01b      	b.n	8007d58 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	685a      	ldr	r2, [r3, #4]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	689a      	ldr	r2, [r3, #8]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f042 0201 	orr.w	r2, r2, #1
 8007d4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f000 fc31 	bl	80085b8 <UART_CheckIdleState>
 8007d56:	4603      	mov	r3, r0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3708      	adds	r7, #8
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b08a      	sub	sp, #40	@ 0x28
 8007d64:	af02      	add	r7, sp, #8
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	603b      	str	r3, [r7, #0]
 8007d6c:	4613      	mov	r3, r2
 8007d6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d76:	2b20      	cmp	r3, #32
 8007d78:	d17b      	bne.n	8007e72 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d002      	beq.n	8007d86 <HAL_UART_Transmit+0x26>
 8007d80:	88fb      	ldrh	r3, [r7, #6]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d101      	bne.n	8007d8a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e074      	b.n	8007e74 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2221      	movs	r2, #33	@ 0x21
 8007d96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d9a:	f7fb f92f 	bl	8002ffc <HAL_GetTick>
 8007d9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	88fa      	ldrh	r2, [r7, #6]
 8007da4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	88fa      	ldrh	r2, [r7, #6]
 8007dac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007db8:	d108      	bne.n	8007dcc <HAL_UART_Transmit+0x6c>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	691b      	ldr	r3, [r3, #16]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d104      	bne.n	8007dcc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	61bb      	str	r3, [r7, #24]
 8007dca:	e003      	b.n	8007dd4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007dd4:	e030      	b.n	8007e38 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	9300      	str	r3, [sp, #0]
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	2180      	movs	r1, #128	@ 0x80
 8007de0:	68f8      	ldr	r0, [r7, #12]
 8007de2:	f000 fc93 	bl	800870c <UART_WaitOnFlagUntilTimeout>
 8007de6:	4603      	mov	r3, r0
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d005      	beq.n	8007df8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2220      	movs	r2, #32
 8007df0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007df4:	2303      	movs	r3, #3
 8007df6:	e03d      	b.n	8007e74 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007df8:	69fb      	ldr	r3, [r7, #28]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10b      	bne.n	8007e16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007dfe:	69bb      	ldr	r3, [r7, #24]
 8007e00:	881a      	ldrh	r2, [r3, #0]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e0a:	b292      	uxth	r2, r2
 8007e0c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	3302      	adds	r3, #2
 8007e12:	61bb      	str	r3, [r7, #24]
 8007e14:	e007      	b.n	8007e26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e16:	69fb      	ldr	r3, [r7, #28]
 8007e18:	781a      	ldrb	r2, [r3, #0]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	3301      	adds	r3, #1
 8007e24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e2c:	b29b      	uxth	r3, r3
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	b29a      	uxth	r2, r3
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1c8      	bne.n	8007dd6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	9300      	str	r3, [sp, #0]
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	2140      	movs	r1, #64	@ 0x40
 8007e4e:	68f8      	ldr	r0, [r7, #12]
 8007e50:	f000 fc5c 	bl	800870c <UART_WaitOnFlagUntilTimeout>
 8007e54:	4603      	mov	r3, r0
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d005      	beq.n	8007e66 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2220      	movs	r2, #32
 8007e5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007e62:	2303      	movs	r3, #3
 8007e64:	e006      	b.n	8007e74 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2220      	movs	r2, #32
 8007e6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	e000      	b.n	8007e74 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007e72:	2302      	movs	r3, #2
  }
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3720      	adds	r7, #32
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e80:	b08c      	sub	sp, #48	@ 0x30
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e86:	2300      	movs	r3, #0
 8007e88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	689a      	ldr	r2, [r3, #8]
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	431a      	orrs	r2, r3
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	695b      	ldr	r3, [r3, #20]
 8007e9a:	431a      	orrs	r2, r3
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	69db      	ldr	r3, [r3, #28]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	4baa      	ldr	r3, [pc, #680]	@ (8008154 <UART_SetConfig+0x2d8>)
 8007eac:	4013      	ands	r3, r2
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	6812      	ldr	r2, [r2, #0]
 8007eb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007eb4:	430b      	orrs	r3, r1
 8007eb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	68da      	ldr	r2, [r3, #12]
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	430a      	orrs	r2, r1
 8007ecc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	699b      	ldr	r3, [r3, #24]
 8007ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a9f      	ldr	r2, [pc, #636]	@ (8008158 <UART_SetConfig+0x2dc>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d004      	beq.n	8007ee8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	6a1b      	ldr	r3, [r3, #32]
 8007ee2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007ef2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007ef6:	697a      	ldr	r2, [r7, #20]
 8007ef8:	6812      	ldr	r2, [r2, #0]
 8007efa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007efc:	430b      	orrs	r3, r1
 8007efe:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f06:	f023 010f 	bic.w	r1, r3, #15
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	430a      	orrs	r2, r1
 8007f14:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a90      	ldr	r2, [pc, #576]	@ (800815c <UART_SetConfig+0x2e0>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d125      	bne.n	8007f6c <UART_SetConfig+0xf0>
 8007f20:	4b8f      	ldr	r3, [pc, #572]	@ (8008160 <UART_SetConfig+0x2e4>)
 8007f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f26:	f003 0303 	and.w	r3, r3, #3
 8007f2a:	2b03      	cmp	r3, #3
 8007f2c:	d81a      	bhi.n	8007f64 <UART_SetConfig+0xe8>
 8007f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007f34 <UART_SetConfig+0xb8>)
 8007f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f34:	08007f45 	.word	0x08007f45
 8007f38:	08007f55 	.word	0x08007f55
 8007f3c:	08007f4d 	.word	0x08007f4d
 8007f40:	08007f5d 	.word	0x08007f5d
 8007f44:	2301      	movs	r3, #1
 8007f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f4a:	e116      	b.n	800817a <UART_SetConfig+0x2fe>
 8007f4c:	2302      	movs	r3, #2
 8007f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f52:	e112      	b.n	800817a <UART_SetConfig+0x2fe>
 8007f54:	2304      	movs	r3, #4
 8007f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f5a:	e10e      	b.n	800817a <UART_SetConfig+0x2fe>
 8007f5c:	2308      	movs	r3, #8
 8007f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f62:	e10a      	b.n	800817a <UART_SetConfig+0x2fe>
 8007f64:	2310      	movs	r3, #16
 8007f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f6a:	e106      	b.n	800817a <UART_SetConfig+0x2fe>
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a7c      	ldr	r2, [pc, #496]	@ (8008164 <UART_SetConfig+0x2e8>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d138      	bne.n	8007fe8 <UART_SetConfig+0x16c>
 8007f76:	4b7a      	ldr	r3, [pc, #488]	@ (8008160 <UART_SetConfig+0x2e4>)
 8007f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f7c:	f003 030c 	and.w	r3, r3, #12
 8007f80:	2b0c      	cmp	r3, #12
 8007f82:	d82d      	bhi.n	8007fe0 <UART_SetConfig+0x164>
 8007f84:	a201      	add	r2, pc, #4	@ (adr r2, 8007f8c <UART_SetConfig+0x110>)
 8007f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f8a:	bf00      	nop
 8007f8c:	08007fc1 	.word	0x08007fc1
 8007f90:	08007fe1 	.word	0x08007fe1
 8007f94:	08007fe1 	.word	0x08007fe1
 8007f98:	08007fe1 	.word	0x08007fe1
 8007f9c:	08007fd1 	.word	0x08007fd1
 8007fa0:	08007fe1 	.word	0x08007fe1
 8007fa4:	08007fe1 	.word	0x08007fe1
 8007fa8:	08007fe1 	.word	0x08007fe1
 8007fac:	08007fc9 	.word	0x08007fc9
 8007fb0:	08007fe1 	.word	0x08007fe1
 8007fb4:	08007fe1 	.word	0x08007fe1
 8007fb8:	08007fe1 	.word	0x08007fe1
 8007fbc:	08007fd9 	.word	0x08007fd9
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fc6:	e0d8      	b.n	800817a <UART_SetConfig+0x2fe>
 8007fc8:	2302      	movs	r3, #2
 8007fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fce:	e0d4      	b.n	800817a <UART_SetConfig+0x2fe>
 8007fd0:	2304      	movs	r3, #4
 8007fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fd6:	e0d0      	b.n	800817a <UART_SetConfig+0x2fe>
 8007fd8:	2308      	movs	r3, #8
 8007fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fde:	e0cc      	b.n	800817a <UART_SetConfig+0x2fe>
 8007fe0:	2310      	movs	r3, #16
 8007fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fe6:	e0c8      	b.n	800817a <UART_SetConfig+0x2fe>
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a5e      	ldr	r2, [pc, #376]	@ (8008168 <UART_SetConfig+0x2ec>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d125      	bne.n	800803e <UART_SetConfig+0x1c2>
 8007ff2:	4b5b      	ldr	r3, [pc, #364]	@ (8008160 <UART_SetConfig+0x2e4>)
 8007ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ff8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007ffc:	2b30      	cmp	r3, #48	@ 0x30
 8007ffe:	d016      	beq.n	800802e <UART_SetConfig+0x1b2>
 8008000:	2b30      	cmp	r3, #48	@ 0x30
 8008002:	d818      	bhi.n	8008036 <UART_SetConfig+0x1ba>
 8008004:	2b20      	cmp	r3, #32
 8008006:	d00a      	beq.n	800801e <UART_SetConfig+0x1a2>
 8008008:	2b20      	cmp	r3, #32
 800800a:	d814      	bhi.n	8008036 <UART_SetConfig+0x1ba>
 800800c:	2b00      	cmp	r3, #0
 800800e:	d002      	beq.n	8008016 <UART_SetConfig+0x19a>
 8008010:	2b10      	cmp	r3, #16
 8008012:	d008      	beq.n	8008026 <UART_SetConfig+0x1aa>
 8008014:	e00f      	b.n	8008036 <UART_SetConfig+0x1ba>
 8008016:	2300      	movs	r3, #0
 8008018:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800801c:	e0ad      	b.n	800817a <UART_SetConfig+0x2fe>
 800801e:	2302      	movs	r3, #2
 8008020:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008024:	e0a9      	b.n	800817a <UART_SetConfig+0x2fe>
 8008026:	2304      	movs	r3, #4
 8008028:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800802c:	e0a5      	b.n	800817a <UART_SetConfig+0x2fe>
 800802e:	2308      	movs	r3, #8
 8008030:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008034:	e0a1      	b.n	800817a <UART_SetConfig+0x2fe>
 8008036:	2310      	movs	r3, #16
 8008038:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800803c:	e09d      	b.n	800817a <UART_SetConfig+0x2fe>
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a4a      	ldr	r2, [pc, #296]	@ (800816c <UART_SetConfig+0x2f0>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d125      	bne.n	8008094 <UART_SetConfig+0x218>
 8008048:	4b45      	ldr	r3, [pc, #276]	@ (8008160 <UART_SetConfig+0x2e4>)
 800804a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800804e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008052:	2bc0      	cmp	r3, #192	@ 0xc0
 8008054:	d016      	beq.n	8008084 <UART_SetConfig+0x208>
 8008056:	2bc0      	cmp	r3, #192	@ 0xc0
 8008058:	d818      	bhi.n	800808c <UART_SetConfig+0x210>
 800805a:	2b80      	cmp	r3, #128	@ 0x80
 800805c:	d00a      	beq.n	8008074 <UART_SetConfig+0x1f8>
 800805e:	2b80      	cmp	r3, #128	@ 0x80
 8008060:	d814      	bhi.n	800808c <UART_SetConfig+0x210>
 8008062:	2b00      	cmp	r3, #0
 8008064:	d002      	beq.n	800806c <UART_SetConfig+0x1f0>
 8008066:	2b40      	cmp	r3, #64	@ 0x40
 8008068:	d008      	beq.n	800807c <UART_SetConfig+0x200>
 800806a:	e00f      	b.n	800808c <UART_SetConfig+0x210>
 800806c:	2300      	movs	r3, #0
 800806e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008072:	e082      	b.n	800817a <UART_SetConfig+0x2fe>
 8008074:	2302      	movs	r3, #2
 8008076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800807a:	e07e      	b.n	800817a <UART_SetConfig+0x2fe>
 800807c:	2304      	movs	r3, #4
 800807e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008082:	e07a      	b.n	800817a <UART_SetConfig+0x2fe>
 8008084:	2308      	movs	r3, #8
 8008086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800808a:	e076      	b.n	800817a <UART_SetConfig+0x2fe>
 800808c:	2310      	movs	r3, #16
 800808e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008092:	e072      	b.n	800817a <UART_SetConfig+0x2fe>
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a35      	ldr	r2, [pc, #212]	@ (8008170 <UART_SetConfig+0x2f4>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d12a      	bne.n	80080f4 <UART_SetConfig+0x278>
 800809e:	4b30      	ldr	r3, [pc, #192]	@ (8008160 <UART_SetConfig+0x2e4>)
 80080a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080ac:	d01a      	beq.n	80080e4 <UART_SetConfig+0x268>
 80080ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080b2:	d81b      	bhi.n	80080ec <UART_SetConfig+0x270>
 80080b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080b8:	d00c      	beq.n	80080d4 <UART_SetConfig+0x258>
 80080ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080be:	d815      	bhi.n	80080ec <UART_SetConfig+0x270>
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d003      	beq.n	80080cc <UART_SetConfig+0x250>
 80080c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080c8:	d008      	beq.n	80080dc <UART_SetConfig+0x260>
 80080ca:	e00f      	b.n	80080ec <UART_SetConfig+0x270>
 80080cc:	2300      	movs	r3, #0
 80080ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080d2:	e052      	b.n	800817a <UART_SetConfig+0x2fe>
 80080d4:	2302      	movs	r3, #2
 80080d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080da:	e04e      	b.n	800817a <UART_SetConfig+0x2fe>
 80080dc:	2304      	movs	r3, #4
 80080de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080e2:	e04a      	b.n	800817a <UART_SetConfig+0x2fe>
 80080e4:	2308      	movs	r3, #8
 80080e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080ea:	e046      	b.n	800817a <UART_SetConfig+0x2fe>
 80080ec:	2310      	movs	r3, #16
 80080ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080f2:	e042      	b.n	800817a <UART_SetConfig+0x2fe>
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a17      	ldr	r2, [pc, #92]	@ (8008158 <UART_SetConfig+0x2dc>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d13a      	bne.n	8008174 <UART_SetConfig+0x2f8>
 80080fe:	4b18      	ldr	r3, [pc, #96]	@ (8008160 <UART_SetConfig+0x2e4>)
 8008100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008104:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008108:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800810c:	d01a      	beq.n	8008144 <UART_SetConfig+0x2c8>
 800810e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008112:	d81b      	bhi.n	800814c <UART_SetConfig+0x2d0>
 8008114:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008118:	d00c      	beq.n	8008134 <UART_SetConfig+0x2b8>
 800811a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800811e:	d815      	bhi.n	800814c <UART_SetConfig+0x2d0>
 8008120:	2b00      	cmp	r3, #0
 8008122:	d003      	beq.n	800812c <UART_SetConfig+0x2b0>
 8008124:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008128:	d008      	beq.n	800813c <UART_SetConfig+0x2c0>
 800812a:	e00f      	b.n	800814c <UART_SetConfig+0x2d0>
 800812c:	2300      	movs	r3, #0
 800812e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008132:	e022      	b.n	800817a <UART_SetConfig+0x2fe>
 8008134:	2302      	movs	r3, #2
 8008136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800813a:	e01e      	b.n	800817a <UART_SetConfig+0x2fe>
 800813c:	2304      	movs	r3, #4
 800813e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008142:	e01a      	b.n	800817a <UART_SetConfig+0x2fe>
 8008144:	2308      	movs	r3, #8
 8008146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800814a:	e016      	b.n	800817a <UART_SetConfig+0x2fe>
 800814c:	2310      	movs	r3, #16
 800814e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008152:	e012      	b.n	800817a <UART_SetConfig+0x2fe>
 8008154:	cfff69f3 	.word	0xcfff69f3
 8008158:	40008000 	.word	0x40008000
 800815c:	40013800 	.word	0x40013800
 8008160:	40021000 	.word	0x40021000
 8008164:	40004400 	.word	0x40004400
 8008168:	40004800 	.word	0x40004800
 800816c:	40004c00 	.word	0x40004c00
 8008170:	40005000 	.word	0x40005000
 8008174:	2310      	movs	r3, #16
 8008176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4aae      	ldr	r2, [pc, #696]	@ (8008438 <UART_SetConfig+0x5bc>)
 8008180:	4293      	cmp	r3, r2
 8008182:	f040 8097 	bne.w	80082b4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008186:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800818a:	2b08      	cmp	r3, #8
 800818c:	d823      	bhi.n	80081d6 <UART_SetConfig+0x35a>
 800818e:	a201      	add	r2, pc, #4	@ (adr r2, 8008194 <UART_SetConfig+0x318>)
 8008190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008194:	080081b9 	.word	0x080081b9
 8008198:	080081d7 	.word	0x080081d7
 800819c:	080081c1 	.word	0x080081c1
 80081a0:	080081d7 	.word	0x080081d7
 80081a4:	080081c7 	.word	0x080081c7
 80081a8:	080081d7 	.word	0x080081d7
 80081ac:	080081d7 	.word	0x080081d7
 80081b0:	080081d7 	.word	0x080081d7
 80081b4:	080081cf 	.word	0x080081cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081b8:	f7fe f852 	bl	8006260 <HAL_RCC_GetPCLK1Freq>
 80081bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80081be:	e010      	b.n	80081e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081c0:	4b9e      	ldr	r3, [pc, #632]	@ (800843c <UART_SetConfig+0x5c0>)
 80081c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80081c4:	e00d      	b.n	80081e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081c6:	f7fd ffb3 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 80081ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80081cc:	e009      	b.n	80081e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80081d4:	e005      	b.n	80081e2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80081d6:	2300      	movs	r3, #0
 80081d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80081e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80081e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	f000 8130 	beq.w	800844a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ee:	4a94      	ldr	r2, [pc, #592]	@ (8008440 <UART_SetConfig+0x5c4>)
 80081f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081f4:	461a      	mov	r2, r3
 80081f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80081fc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	685a      	ldr	r2, [r3, #4]
 8008202:	4613      	mov	r3, r2
 8008204:	005b      	lsls	r3, r3, #1
 8008206:	4413      	add	r3, r2
 8008208:	69ba      	ldr	r2, [r7, #24]
 800820a:	429a      	cmp	r2, r3
 800820c:	d305      	bcc.n	800821a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	685b      	ldr	r3, [r3, #4]
 8008212:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008214:	69ba      	ldr	r2, [r7, #24]
 8008216:	429a      	cmp	r2, r3
 8008218:	d903      	bls.n	8008222 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008220:	e113      	b.n	800844a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008224:	2200      	movs	r2, #0
 8008226:	60bb      	str	r3, [r7, #8]
 8008228:	60fa      	str	r2, [r7, #12]
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800822e:	4a84      	ldr	r2, [pc, #528]	@ (8008440 <UART_SetConfig+0x5c4>)
 8008230:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008234:	b29b      	uxth	r3, r3
 8008236:	2200      	movs	r2, #0
 8008238:	603b      	str	r3, [r7, #0]
 800823a:	607a      	str	r2, [r7, #4]
 800823c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008240:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008244:	f7f8 fa40 	bl	80006c8 <__aeabi_uldivmod>
 8008248:	4602      	mov	r2, r0
 800824a:	460b      	mov	r3, r1
 800824c:	4610      	mov	r0, r2
 800824e:	4619      	mov	r1, r3
 8008250:	f04f 0200 	mov.w	r2, #0
 8008254:	f04f 0300 	mov.w	r3, #0
 8008258:	020b      	lsls	r3, r1, #8
 800825a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800825e:	0202      	lsls	r2, r0, #8
 8008260:	6979      	ldr	r1, [r7, #20]
 8008262:	6849      	ldr	r1, [r1, #4]
 8008264:	0849      	lsrs	r1, r1, #1
 8008266:	2000      	movs	r0, #0
 8008268:	460c      	mov	r4, r1
 800826a:	4605      	mov	r5, r0
 800826c:	eb12 0804 	adds.w	r8, r2, r4
 8008270:	eb43 0905 	adc.w	r9, r3, r5
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	2200      	movs	r2, #0
 800827a:	469a      	mov	sl, r3
 800827c:	4693      	mov	fp, r2
 800827e:	4652      	mov	r2, sl
 8008280:	465b      	mov	r3, fp
 8008282:	4640      	mov	r0, r8
 8008284:	4649      	mov	r1, r9
 8008286:	f7f8 fa1f 	bl	80006c8 <__aeabi_uldivmod>
 800828a:	4602      	mov	r2, r0
 800828c:	460b      	mov	r3, r1
 800828e:	4613      	mov	r3, r2
 8008290:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008292:	6a3b      	ldr	r3, [r7, #32]
 8008294:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008298:	d308      	bcc.n	80082ac <UART_SetConfig+0x430>
 800829a:	6a3b      	ldr	r3, [r7, #32]
 800829c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082a0:	d204      	bcs.n	80082ac <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	6a3a      	ldr	r2, [r7, #32]
 80082a8:	60da      	str	r2, [r3, #12]
 80082aa:	e0ce      	b.n	800844a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80082ac:	2301      	movs	r3, #1
 80082ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80082b2:	e0ca      	b.n	800844a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	69db      	ldr	r3, [r3, #28]
 80082b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082bc:	d166      	bne.n	800838c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80082be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80082c2:	2b08      	cmp	r3, #8
 80082c4:	d827      	bhi.n	8008316 <UART_SetConfig+0x49a>
 80082c6:	a201      	add	r2, pc, #4	@ (adr r2, 80082cc <UART_SetConfig+0x450>)
 80082c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082cc:	080082f1 	.word	0x080082f1
 80082d0:	080082f9 	.word	0x080082f9
 80082d4:	08008301 	.word	0x08008301
 80082d8:	08008317 	.word	0x08008317
 80082dc:	08008307 	.word	0x08008307
 80082e0:	08008317 	.word	0x08008317
 80082e4:	08008317 	.word	0x08008317
 80082e8:	08008317 	.word	0x08008317
 80082ec:	0800830f 	.word	0x0800830f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082f0:	f7fd ffb6 	bl	8006260 <HAL_RCC_GetPCLK1Freq>
 80082f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082f6:	e014      	b.n	8008322 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082f8:	f7fd ffc8 	bl	800628c <HAL_RCC_GetPCLK2Freq>
 80082fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082fe:	e010      	b.n	8008322 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008300:	4b4e      	ldr	r3, [pc, #312]	@ (800843c <UART_SetConfig+0x5c0>)
 8008302:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008304:	e00d      	b.n	8008322 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008306:	f7fd ff13 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 800830a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800830c:	e009      	b.n	8008322 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800830e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008312:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008314:	e005      	b.n	8008322 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008316:	2300      	movs	r3, #0
 8008318:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008320:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008324:	2b00      	cmp	r3, #0
 8008326:	f000 8090 	beq.w	800844a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800832e:	4a44      	ldr	r2, [pc, #272]	@ (8008440 <UART_SetConfig+0x5c4>)
 8008330:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008334:	461a      	mov	r2, r3
 8008336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008338:	fbb3 f3f2 	udiv	r3, r3, r2
 800833c:	005a      	lsls	r2, r3, #1
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	085b      	lsrs	r3, r3, #1
 8008344:	441a      	add	r2, r3
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	fbb2 f3f3 	udiv	r3, r2, r3
 800834e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008350:	6a3b      	ldr	r3, [r7, #32]
 8008352:	2b0f      	cmp	r3, #15
 8008354:	d916      	bls.n	8008384 <UART_SetConfig+0x508>
 8008356:	6a3b      	ldr	r3, [r7, #32]
 8008358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800835c:	d212      	bcs.n	8008384 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800835e:	6a3b      	ldr	r3, [r7, #32]
 8008360:	b29b      	uxth	r3, r3
 8008362:	f023 030f 	bic.w	r3, r3, #15
 8008366:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008368:	6a3b      	ldr	r3, [r7, #32]
 800836a:	085b      	lsrs	r3, r3, #1
 800836c:	b29b      	uxth	r3, r3
 800836e:	f003 0307 	and.w	r3, r3, #7
 8008372:	b29a      	uxth	r2, r3
 8008374:	8bfb      	ldrh	r3, [r7, #30]
 8008376:	4313      	orrs	r3, r2
 8008378:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	8bfa      	ldrh	r2, [r7, #30]
 8008380:	60da      	str	r2, [r3, #12]
 8008382:	e062      	b.n	800844a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008384:	2301      	movs	r3, #1
 8008386:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800838a:	e05e      	b.n	800844a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800838c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008390:	2b08      	cmp	r3, #8
 8008392:	d828      	bhi.n	80083e6 <UART_SetConfig+0x56a>
 8008394:	a201      	add	r2, pc, #4	@ (adr r2, 800839c <UART_SetConfig+0x520>)
 8008396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800839a:	bf00      	nop
 800839c:	080083c1 	.word	0x080083c1
 80083a0:	080083c9 	.word	0x080083c9
 80083a4:	080083d1 	.word	0x080083d1
 80083a8:	080083e7 	.word	0x080083e7
 80083ac:	080083d7 	.word	0x080083d7
 80083b0:	080083e7 	.word	0x080083e7
 80083b4:	080083e7 	.word	0x080083e7
 80083b8:	080083e7 	.word	0x080083e7
 80083bc:	080083df 	.word	0x080083df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80083c0:	f7fd ff4e 	bl	8006260 <HAL_RCC_GetPCLK1Freq>
 80083c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80083c6:	e014      	b.n	80083f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80083c8:	f7fd ff60 	bl	800628c <HAL_RCC_GetPCLK2Freq>
 80083cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80083ce:	e010      	b.n	80083f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80083d0:	4b1a      	ldr	r3, [pc, #104]	@ (800843c <UART_SetConfig+0x5c0>)
 80083d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80083d4:	e00d      	b.n	80083f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80083d6:	f7fd feab 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 80083da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80083dc:	e009      	b.n	80083f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80083e4:	e005      	b.n	80083f2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80083e6:	2300      	movs	r3, #0
 80083e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80083f0:	bf00      	nop
    }

    if (pclk != 0U)
 80083f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d028      	beq.n	800844a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083fc:	4a10      	ldr	r2, [pc, #64]	@ (8008440 <UART_SetConfig+0x5c4>)
 80083fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008402:	461a      	mov	r2, r3
 8008404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008406:	fbb3 f2f2 	udiv	r2, r3, r2
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	085b      	lsrs	r3, r3, #1
 8008410:	441a      	add	r2, r3
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	fbb2 f3f3 	udiv	r3, r2, r3
 800841a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800841c:	6a3b      	ldr	r3, [r7, #32]
 800841e:	2b0f      	cmp	r3, #15
 8008420:	d910      	bls.n	8008444 <UART_SetConfig+0x5c8>
 8008422:	6a3b      	ldr	r3, [r7, #32]
 8008424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008428:	d20c      	bcs.n	8008444 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800842a:	6a3b      	ldr	r3, [r7, #32]
 800842c:	b29a      	uxth	r2, r3
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	60da      	str	r2, [r3, #12]
 8008434:	e009      	b.n	800844a <UART_SetConfig+0x5ce>
 8008436:	bf00      	nop
 8008438:	40008000 	.word	0x40008000
 800843c:	00f42400 	.word	0x00f42400
 8008440:	0800c030 	.word	0x0800c030
      }
      else
      {
        ret = HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	2201      	movs	r2, #1
 800844e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	2201      	movs	r2, #1
 8008456:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	2200      	movs	r2, #0
 800845e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	2200      	movs	r2, #0
 8008464:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008466:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800846a:	4618      	mov	r0, r3
 800846c:	3730      	adds	r7, #48	@ 0x30
 800846e:	46bd      	mov	sp, r7
 8008470:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008474 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008480:	f003 0308 	and.w	r3, r3, #8
 8008484:	2b00      	cmp	r3, #0
 8008486:	d00a      	beq.n	800849e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	430a      	orrs	r2, r1
 800849c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a2:	f003 0301 	and.w	r3, r3, #1
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00a      	beq.n	80084c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	430a      	orrs	r2, r1
 80084be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084c4:	f003 0302 	and.w	r3, r3, #2
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00a      	beq.n	80084e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	430a      	orrs	r2, r1
 80084e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084e6:	f003 0304 	and.w	r3, r3, #4
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00a      	beq.n	8008504 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	430a      	orrs	r2, r1
 8008502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008508:	f003 0310 	and.w	r3, r3, #16
 800850c:	2b00      	cmp	r3, #0
 800850e:	d00a      	beq.n	8008526 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	430a      	orrs	r2, r1
 8008524:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800852a:	f003 0320 	and.w	r3, r3, #32
 800852e:	2b00      	cmp	r3, #0
 8008530:	d00a      	beq.n	8008548 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	430a      	orrs	r2, r1
 8008546:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800854c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008550:	2b00      	cmp	r3, #0
 8008552:	d01a      	beq.n	800858a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	430a      	orrs	r2, r1
 8008568:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800856e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008572:	d10a      	bne.n	800858a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	685b      	ldr	r3, [r3, #4]
 800857a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	430a      	orrs	r2, r1
 8008588:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800858e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00a      	beq.n	80085ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	430a      	orrs	r2, r1
 80085aa:	605a      	str	r2, [r3, #4]
  }
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b098      	sub	sp, #96	@ 0x60
 80085bc:	af02      	add	r7, sp, #8
 80085be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80085c8:	f7fa fd18 	bl	8002ffc <HAL_GetTick>
 80085cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f003 0308 	and.w	r3, r3, #8
 80085d8:	2b08      	cmp	r3, #8
 80085da:	d12f      	bne.n	800863c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80085e0:	9300      	str	r3, [sp, #0]
 80085e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80085e4:	2200      	movs	r2, #0
 80085e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 f88e 	bl	800870c <UART_WaitOnFlagUntilTimeout>
 80085f0:	4603      	mov	r3, r0
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d022      	beq.n	800863c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085fe:	e853 3f00 	ldrex	r3, [r3]
 8008602:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008604:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008606:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800860a:	653b      	str	r3, [r7, #80]	@ 0x50
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	461a      	mov	r2, r3
 8008612:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008614:	647b      	str	r3, [r7, #68]	@ 0x44
 8008616:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008618:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800861a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800861c:	e841 2300 	strex	r3, r2, [r1]
 8008620:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008624:	2b00      	cmp	r3, #0
 8008626:	d1e6      	bne.n	80085f6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2220      	movs	r2, #32
 800862c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008638:	2303      	movs	r3, #3
 800863a:	e063      	b.n	8008704 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 0304 	and.w	r3, r3, #4
 8008646:	2b04      	cmp	r3, #4
 8008648:	d149      	bne.n	80086de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800864a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800864e:	9300      	str	r3, [sp, #0]
 8008650:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008652:	2200      	movs	r2, #0
 8008654:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 f857 	bl	800870c <UART_WaitOnFlagUntilTimeout>
 800865e:	4603      	mov	r3, r0
 8008660:	2b00      	cmp	r3, #0
 8008662:	d03c      	beq.n	80086de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800866c:	e853 3f00 	ldrex	r3, [r3]
 8008670:	623b      	str	r3, [r7, #32]
   return(result);
 8008672:	6a3b      	ldr	r3, [r7, #32]
 8008674:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008678:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	461a      	mov	r2, r3
 8008680:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008682:	633b      	str	r3, [r7, #48]	@ 0x30
 8008684:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008686:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008688:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800868a:	e841 2300 	strex	r3, r2, [r1]
 800868e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008692:	2b00      	cmp	r3, #0
 8008694:	d1e6      	bne.n	8008664 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	3308      	adds	r3, #8
 800869c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	e853 3f00 	ldrex	r3, [r3]
 80086a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	f023 0301 	bic.w	r3, r3, #1
 80086ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	3308      	adds	r3, #8
 80086b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086b6:	61fa      	str	r2, [r7, #28]
 80086b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ba:	69b9      	ldr	r1, [r7, #24]
 80086bc:	69fa      	ldr	r2, [r7, #28]
 80086be:	e841 2300 	strex	r3, r2, [r1]
 80086c2:	617b      	str	r3, [r7, #20]
   return(result);
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1e5      	bne.n	8008696 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2220      	movs	r2, #32
 80086ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80086da:	2303      	movs	r3, #3
 80086dc:	e012      	b.n	8008704 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2220      	movs	r2, #32
 80086e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2220      	movs	r2, #32
 80086ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2200      	movs	r2, #0
 80086f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008702:	2300      	movs	r3, #0
}
 8008704:	4618      	mov	r0, r3
 8008706:	3758      	adds	r7, #88	@ 0x58
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}

0800870c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	60f8      	str	r0, [r7, #12]
 8008714:	60b9      	str	r1, [r7, #8]
 8008716:	603b      	str	r3, [r7, #0]
 8008718:	4613      	mov	r3, r2
 800871a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800871c:	e04f      	b.n	80087be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800871e:	69bb      	ldr	r3, [r7, #24]
 8008720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008724:	d04b      	beq.n	80087be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008726:	f7fa fc69 	bl	8002ffc <HAL_GetTick>
 800872a:	4602      	mov	r2, r0
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	1ad3      	subs	r3, r2, r3
 8008730:	69ba      	ldr	r2, [r7, #24]
 8008732:	429a      	cmp	r2, r3
 8008734:	d302      	bcc.n	800873c <UART_WaitOnFlagUntilTimeout+0x30>
 8008736:	69bb      	ldr	r3, [r7, #24]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d101      	bne.n	8008740 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800873c:	2303      	movs	r3, #3
 800873e:	e04e      	b.n	80087de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f003 0304 	and.w	r3, r3, #4
 800874a:	2b00      	cmp	r3, #0
 800874c:	d037      	beq.n	80087be <UART_WaitOnFlagUntilTimeout+0xb2>
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	2b80      	cmp	r3, #128	@ 0x80
 8008752:	d034      	beq.n	80087be <UART_WaitOnFlagUntilTimeout+0xb2>
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	2b40      	cmp	r3, #64	@ 0x40
 8008758:	d031      	beq.n	80087be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	69db      	ldr	r3, [r3, #28]
 8008760:	f003 0308 	and.w	r3, r3, #8
 8008764:	2b08      	cmp	r3, #8
 8008766:	d110      	bne.n	800878a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2208      	movs	r2, #8
 800876e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008770:	68f8      	ldr	r0, [r7, #12]
 8008772:	f000 f838 	bl	80087e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	2208      	movs	r2, #8
 800877a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2200      	movs	r2, #0
 8008782:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008786:	2301      	movs	r3, #1
 8008788:	e029      	b.n	80087de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	69db      	ldr	r3, [r3, #28]
 8008790:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008794:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008798:	d111      	bne.n	80087be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80087a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80087a4:	68f8      	ldr	r0, [r7, #12]
 80087a6:	f000 f81e 	bl	80087e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2220      	movs	r2, #32
 80087ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2200      	movs	r2, #0
 80087b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80087ba:	2303      	movs	r3, #3
 80087bc:	e00f      	b.n	80087de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	69da      	ldr	r2, [r3, #28]
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	4013      	ands	r3, r2
 80087c8:	68ba      	ldr	r2, [r7, #8]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	bf0c      	ite	eq
 80087ce:	2301      	moveq	r3, #1
 80087d0:	2300      	movne	r3, #0
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	461a      	mov	r2, r3
 80087d6:	79fb      	ldrb	r3, [r7, #7]
 80087d8:	429a      	cmp	r2, r3
 80087da:	d0a0      	beq.n	800871e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80087dc:	2300      	movs	r3, #0
}
 80087de:	4618      	mov	r0, r3
 80087e0:	3710      	adds	r7, #16
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}

080087e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80087e6:	b480      	push	{r7}
 80087e8:	b095      	sub	sp, #84	@ 0x54
 80087ea:	af00      	add	r7, sp, #0
 80087ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087f6:	e853 3f00 	ldrex	r3, [r3]
 80087fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80087fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008802:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	461a      	mov	r2, r3
 800880a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800880c:	643b      	str	r3, [r7, #64]	@ 0x40
 800880e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008810:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008812:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008814:	e841 2300 	strex	r3, r2, [r1]
 8008818:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800881a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800881c:	2b00      	cmp	r3, #0
 800881e:	d1e6      	bne.n	80087ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	3308      	adds	r3, #8
 8008826:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008828:	6a3b      	ldr	r3, [r7, #32]
 800882a:	e853 3f00 	ldrex	r3, [r3]
 800882e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008830:	69fb      	ldr	r3, [r7, #28]
 8008832:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008836:	f023 0301 	bic.w	r3, r3, #1
 800883a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	3308      	adds	r3, #8
 8008842:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008844:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008846:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008848:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800884a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800884c:	e841 2300 	strex	r3, r2, [r1]
 8008850:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008854:	2b00      	cmp	r3, #0
 8008856:	d1e3      	bne.n	8008820 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800885c:	2b01      	cmp	r3, #1
 800885e:	d118      	bne.n	8008892 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	e853 3f00 	ldrex	r3, [r3]
 800886c:	60bb      	str	r3, [r7, #8]
   return(result);
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	f023 0310 	bic.w	r3, r3, #16
 8008874:	647b      	str	r3, [r7, #68]	@ 0x44
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	461a      	mov	r2, r3
 800887c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800887e:	61bb      	str	r3, [r7, #24]
 8008880:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008882:	6979      	ldr	r1, [r7, #20]
 8008884:	69ba      	ldr	r2, [r7, #24]
 8008886:	e841 2300 	strex	r3, r2, [r1]
 800888a:	613b      	str	r3, [r7, #16]
   return(result);
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d1e6      	bne.n	8008860 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2220      	movs	r2, #32
 8008896:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2200      	movs	r2, #0
 800889e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80088a6:	bf00      	nop
 80088a8:	3754      	adds	r7, #84	@ 0x54
 80088aa:	46bd      	mov	sp, r7
 80088ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b0:	4770      	bx	lr

080088b2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80088b2:	b480      	push	{r7}
 80088b4:	b085      	sub	sp, #20
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d101      	bne.n	80088c8 <HAL_UARTEx_DisableFifoMode+0x16>
 80088c4:	2302      	movs	r3, #2
 80088c6:	e027      	b.n	8008918 <HAL_UARTEx_DisableFifoMode+0x66>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2201      	movs	r2, #1
 80088cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2224      	movs	r2, #36	@ 0x24
 80088d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	681a      	ldr	r2, [r3, #0]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f022 0201 	bic.w	r2, r2, #1
 80088ee:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80088f6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68fa      	ldr	r2, [r7, #12]
 8008904:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2220      	movs	r2, #32
 800890a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2200      	movs	r2, #0
 8008912:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008916:	2300      	movs	r3, #0
}
 8008918:	4618      	mov	r0, r3
 800891a:	3714      	adds	r7, #20
 800891c:	46bd      	mov	sp, r7
 800891e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008922:	4770      	bx	lr

08008924 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
 800892c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008934:	2b01      	cmp	r3, #1
 8008936:	d101      	bne.n	800893c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008938:	2302      	movs	r3, #2
 800893a:	e02d      	b.n	8008998 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2201      	movs	r2, #1
 8008940:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2224      	movs	r2, #36	@ 0x24
 8008948:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f022 0201 	bic.w	r2, r2, #1
 8008962:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	683a      	ldr	r2, [r7, #0]
 8008974:	430a      	orrs	r2, r1
 8008976:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 f84f 	bl	8008a1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68fa      	ldr	r2, [r7, #12]
 8008984:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2220      	movs	r2, #32
 800898a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008996:	2300      	movs	r3, #0
}
 8008998:	4618      	mov	r0, r3
 800899a:	3710      	adds	r7, #16
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}

080089a0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b084      	sub	sp, #16
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80089b0:	2b01      	cmp	r3, #1
 80089b2:	d101      	bne.n	80089b8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80089b4:	2302      	movs	r3, #2
 80089b6:	e02d      	b.n	8008a14 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2201      	movs	r2, #1
 80089bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2224      	movs	r2, #36	@ 0x24
 80089c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f022 0201 	bic.w	r2, r2, #1
 80089de:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	683a      	ldr	r2, [r7, #0]
 80089f0:	430a      	orrs	r2, r1
 80089f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f000 f811 	bl	8008a1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	68fa      	ldr	r2, [r7, #12]
 8008a00:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2220      	movs	r2, #32
 8008a06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a12:	2300      	movs	r3, #0
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3710      	adds	r7, #16
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}

08008a1c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b085      	sub	sp, #20
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d108      	bne.n	8008a3e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2201      	movs	r2, #1
 8008a38:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008a3c:	e031      	b.n	8008aa2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008a3e:	2308      	movs	r3, #8
 8008a40:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008a42:	2308      	movs	r3, #8
 8008a44:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	689b      	ldr	r3, [r3, #8]
 8008a4c:	0e5b      	lsrs	r3, r3, #25
 8008a4e:	b2db      	uxtb	r3, r3
 8008a50:	f003 0307 	and.w	r3, r3, #7
 8008a54:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	0f5b      	lsrs	r3, r3, #29
 8008a5e:	b2db      	uxtb	r3, r3
 8008a60:	f003 0307 	and.w	r3, r3, #7
 8008a64:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008a66:	7bbb      	ldrb	r3, [r7, #14]
 8008a68:	7b3a      	ldrb	r2, [r7, #12]
 8008a6a:	4911      	ldr	r1, [pc, #68]	@ (8008ab0 <UARTEx_SetNbDataToProcess+0x94>)
 8008a6c:	5c8a      	ldrb	r2, [r1, r2]
 8008a6e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008a72:	7b3a      	ldrb	r2, [r7, #12]
 8008a74:	490f      	ldr	r1, [pc, #60]	@ (8008ab4 <UARTEx_SetNbDataToProcess+0x98>)
 8008a76:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008a78:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a7c:	b29a      	uxth	r2, r3
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a84:	7bfb      	ldrb	r3, [r7, #15]
 8008a86:	7b7a      	ldrb	r2, [r7, #13]
 8008a88:	4909      	ldr	r1, [pc, #36]	@ (8008ab0 <UARTEx_SetNbDataToProcess+0x94>)
 8008a8a:	5c8a      	ldrb	r2, [r1, r2]
 8008a8c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008a90:	7b7a      	ldrb	r2, [r7, #13]
 8008a92:	4908      	ldr	r1, [pc, #32]	@ (8008ab4 <UARTEx_SetNbDataToProcess+0x98>)
 8008a94:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a96:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a9a:	b29a      	uxth	r2, r3
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008aa2:	bf00      	nop
 8008aa4:	3714      	adds	r7, #20
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	0800c048 	.word	0x0800c048
 8008ab4:	0800c050 	.word	0x0800c050

08008ab8 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b08c      	sub	sp, #48	@ 0x30
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	603b      	str	r3, [r7, #0]
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	71fb      	strb	r3, [r7, #7]
 8008ac4:	460b      	mov	r3, r1
 8008ac6:	71bb      	strb	r3, [r7, #6]
 8008ac8:	4613      	mov	r3, r2
 8008aca:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 8008acc:	79fb      	ldrb	r3, [r7, #7]
 8008ace:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 8008ad0:	79bb      	ldrb	r3, [r7, #6]
 8008ad2:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 8008ad4:	797b      	ldrb	r3, [r7, #5]
 8008ad6:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008ad8:	f107 030c 	add.w	r3, r7, #12
 8008adc:	2207      	movs	r2, #7
 8008ade:	2100      	movs	r1, #0
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f002 fb8c 	bl	800b1fe <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008ae6:	f107 0318 	add.w	r3, r7, #24
 8008aea:	2218      	movs	r2, #24
 8008aec:	2100      	movs	r1, #0
 8008aee:	4618      	mov	r0, r3
 8008af0:	f002 fb85 	bl	800b1fe <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008af4:	233f      	movs	r3, #63	@ 0x3f
 8008af6:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 8008af8:	238a      	movs	r3, #138	@ 0x8a
 8008afa:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 8008afc:	f107 0314 	add.w	r3, r7, #20
 8008b00:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 8008b02:	2303      	movs	r3, #3
 8008b04:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 8008b06:	f107 030c 	add.w	r3, r7, #12
 8008b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 8008b0c:	2307      	movs	r3, #7
 8008b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008b10:	f107 0318 	add.w	r3, r7, #24
 8008b14:	2100      	movs	r1, #0
 8008b16:	4618      	mov	r0, r3
 8008b18:	f000 fd26 	bl	8009568 <hci_send_req>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	da01      	bge.n	8008b26 <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8008b22:	23ff      	movs	r3, #255	@ 0xff
 8008b24:	e014      	b.n	8008b50 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 8008b26:	7b3b      	ldrb	r3, [r7, #12]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d001      	beq.n	8008b30 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 8008b2c:	7b3b      	ldrb	r3, [r7, #12]
 8008b2e:	e00f      	b.n	8008b50 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8008b30:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8008b34:	b29a      	uxth	r2, r3
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8008b3a:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8008b3e:	b29a      	uxth	r2, r3
 8008b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b42:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8008b44:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8008b48:	b29a      	uxth	r2, r3
 8008b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b4c:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8008b4e:	2300      	movs	r3, #0
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3730      	adds	r7, #48	@ 0x30
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b08e      	sub	sp, #56	@ 0x38
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	60b9      	str	r1, [r7, #8]
 8008b60:	607a      	str	r2, [r7, #4]
 8008b62:	603b      	str	r3, [r7, #0]
 8008b64:	4603      	mov	r3, r0
 8008b66:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 8008b68:	7bfb      	ldrb	r3, [r7, #15]
 8008b6a:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008b6c:	f107 0314 	add.w	r3, r7, #20
 8008b70:	2207      	movs	r2, #7
 8008b72:	2100      	movs	r1, #0
 8008b74:	4618      	mov	r0, r3
 8008b76:	f002 fb42 	bl	800b1fe <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008b7a:	f107 0320 	add.w	r3, r7, #32
 8008b7e:	2218      	movs	r2, #24
 8008b80:	2100      	movs	r1, #0
 8008b82:	4618      	mov	r0, r3
 8008b84:	f002 fb3b 	bl	800b1fe <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008b88:	233f      	movs	r3, #63	@ 0x3f
 8008b8a:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 8008b8c:	238a      	movs	r3, #138	@ 0x8a
 8008b8e:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 8008b90:	f107 031c 	add.w	r3, r7, #28
 8008b94:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 8008b96:	2301      	movs	r3, #1
 8008b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8008b9a:	f107 0314 	add.w	r3, r7, #20
 8008b9e:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 8008ba0:	2307      	movs	r3, #7
 8008ba2:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008ba4:	f107 0320 	add.w	r3, r7, #32
 8008ba8:	2100      	movs	r1, #0
 8008baa:	4618      	mov	r0, r3
 8008bac:	f000 fcdc 	bl	8009568 <hci_send_req>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	da01      	bge.n	8008bba <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 8008bb6:	23ff      	movs	r3, #255	@ 0xff
 8008bb8:	e014      	b.n	8008be4 <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 8008bba:	7d3b      	ldrb	r3, [r7, #20]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d001      	beq.n	8008bc4 <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 8008bc0:	7d3b      	ldrb	r3, [r7, #20]
 8008bc2:	e00f      	b.n	8008be4 <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 8008bc4:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8008bc8:	b29a      	uxth	r2, r3
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8008bce:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 8008bd2:	b29a      	uxth	r2, r3
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8008bd8:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8008bdc:	b29a      	uxth	r2, r3
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8008be2:	2300      	movs	r3, #0
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3738      	adds	r7, #56	@ 0x38
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 8008bec:	b590      	push	{r4, r7, lr}
 8008bee:	b091      	sub	sp, #68	@ 0x44
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	603a      	str	r2, [r7, #0]
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	71fb      	strb	r3, [r7, #7]
 8008bfa:	460b      	mov	r3, r1
 8008bfc:	71bb      	strb	r3, [r7, #6]
 8008bfe:	4613      	mov	r3, r2
 8008c00:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 8008c02:	79fb      	ldrb	r3, [r7, #7]
 8008c04:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 8008c06:	79bb      	ldrb	r3, [r7, #6]
 8008c08:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 8008c0a:	79bb      	ldrb	r3, [r7, #6]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d00a      	beq.n	8008c26 <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 8008c10:	683a      	ldr	r2, [r7, #0]
 8008c12:	f107 030e 	add.w	r3, r7, #14
 8008c16:	6814      	ldr	r4, [r2, #0]
 8008c18:	6850      	ldr	r0, [r2, #4]
 8008c1a:	6891      	ldr	r1, [r2, #8]
 8008c1c:	68d2      	ldr	r2, [r2, #12]
 8008c1e:	601c      	str	r4, [r3, #0]
 8008c20:	6058      	str	r0, [r3, #4]
 8008c22:	6099      	str	r1, [r3, #8]
 8008c24:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 8008c26:	797b      	ldrb	r3, [r7, #5]
 8008c28:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 8008c2a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8008c2e:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 8008c30:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8008c34:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 8008c38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c3a:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 8008c3e:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8008c42:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008c46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008c4a:	2218      	movs	r2, #24
 8008c4c:	2100      	movs	r1, #0
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f002 fad5 	bl	800b1fe <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008c54:	233f      	movs	r3, #63	@ 0x3f
 8008c56:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 8008c58:	2386      	movs	r3, #134	@ 0x86
 8008c5a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 8008c5c:	f107 030c 	add.w	r3, r7, #12
 8008c60:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 8008c62:	231a      	movs	r3, #26
 8008c64:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 8008c66:	f107 030b 	add.w	r3, r7, #11
 8008c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 8008c70:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008c74:	2100      	movs	r1, #0
 8008c76:	4618      	mov	r0, r3
 8008c78:	f000 fc76 	bl	8009568 <hci_send_req>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	da01      	bge.n	8008c86 <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 8008c82:	23ff      	movs	r3, #255	@ 0xff
 8008c84:	e005      	b.n	8008c92 <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 8008c86:	7afb      	ldrb	r3, [r7, #11]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d001      	beq.n	8008c90 <aci_gap_set_auth_requirement+0xa4>
    return status;
 8008c8c:	7afb      	ldrb	r3, [r7, #11]
 8008c8e:	e000      	b.n	8008c92 <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3744      	adds	r7, #68	@ 0x44
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd90      	pop	{r4, r7, pc}

08008c9a <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 8008c9a:	b580      	push	{r7, lr}
 8008c9c:	b088      	sub	sp, #32
 8008c9e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008ca0:	f107 0308 	add.w	r3, r7, #8
 8008ca4:	2218      	movs	r2, #24
 8008ca6:	2100      	movs	r1, #0
 8008ca8:	4618      	mov	r0, r3
 8008caa:	f002 faa8 	bl	800b1fe <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008cae:	233f      	movs	r3, #63	@ 0x3f
 8008cb0:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 8008cb2:	f240 1301 	movw	r3, #257	@ 0x101
 8008cb6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008cb8:	1dfb      	adds	r3, r7, #7
 8008cba:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8008cc0:	f107 0308 	add.w	r3, r7, #8
 8008cc4:	2100      	movs	r1, #0
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f000 fc4e 	bl	8009568 <hci_send_req>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	da01      	bge.n	8008cd6 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 8008cd2:	23ff      	movs	r3, #255	@ 0xff
 8008cd4:	e000      	b.n	8008cd8 <aci_gatt_init+0x3e>

  return status;
 8008cd6:	79fb      	ldrb	r3, [r7, #7]
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3720      	adds	r7, #32
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b090      	sub	sp, #64	@ 0x40
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6039      	str	r1, [r7, #0]
 8008ce8:	4611      	mov	r1, r2
 8008cea:	461a      	mov	r2, r3
 8008cec:	4603      	mov	r3, r0
 8008cee:	71fb      	strb	r3, [r7, #7]
 8008cf0:	460b      	mov	r3, r1
 8008cf2:	71bb      	strb	r3, [r7, #6]
 8008cf4:	4613      	mov	r3, r2
 8008cf6:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 8008cfe:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008d02:	3340      	adds	r3, #64	@ 0x40
 8008d04:	443b      	add	r3, r7
 8008d06:	79fa      	ldrb	r2, [r7, #7]
 8008d08:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008d0c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008d10:	3301      	adds	r3, #1
 8008d12:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 8008d16:	79fb      	ldrb	r3, [r7, #7]
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d103      	bne.n	8008d24 <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008d22:	e002      	b.n	8008d2a <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 8008d24:	2310      	movs	r3, #16
 8008d26:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8008d2a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008d2e:	f107 020c 	add.w	r2, r7, #12
 8008d32:	4413      	add	r3, r2
 8008d34:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008d38:	6839      	ldr	r1, [r7, #0]
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f002 fadb 	bl	800b2f6 <memcpy>
  indx +=  uuid_len;
 8008d40:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8008d44:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008d48:	4413      	add	r3, r2
 8008d4a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 8008d4e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008d52:	3340      	adds	r3, #64	@ 0x40
 8008d54:	443b      	add	r3, r7
 8008d56:	79ba      	ldrb	r2, [r7, #6]
 8008d58:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008d5c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008d60:	3301      	adds	r3, #1
 8008d62:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 8008d66:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008d6a:	3340      	adds	r3, #64	@ 0x40
 8008d6c:	443b      	add	r3, r7
 8008d6e:	797a      	ldrb	r2, [r7, #5]
 8008d70:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008d74:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008d78:	3301      	adds	r3, #1
 8008d7a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008d7e:	f107 0320 	add.w	r3, r7, #32
 8008d82:	2203      	movs	r2, #3
 8008d84:	2100      	movs	r1, #0
 8008d86:	4618      	mov	r0, r3
 8008d88:	f002 fa39 	bl	800b1fe <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008d8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d90:	2218      	movs	r2, #24
 8008d92:	2100      	movs	r1, #0
 8008d94:	4618      	mov	r0, r3
 8008d96:	f002 fa32 	bl	800b1fe <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008d9a:	233f      	movs	r3, #63	@ 0x3f
 8008d9c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 8008d9e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8008da2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 8008da4:	f107 030c 	add.w	r3, r7, #12
 8008da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 8008daa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008dae:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 8008db0:	f107 0320 	add.w	r3, r7, #32
 8008db4:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8008db6:	2303      	movs	r3, #3
 8008db8:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8008dba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f000 fbd1 	bl	8009568 <hci_send_req>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	da01      	bge.n	8008dd0 <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 8008dcc:	23ff      	movs	r3, #255	@ 0xff
 8008dce:	e00c      	b.n	8008dea <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 8008dd0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d002      	beq.n	8008dde <aci_gatt_add_serv+0xfe>
    return resp.status;
 8008dd8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008ddc:	e005      	b.n	8008dea <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 8008dde:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 8008de2:	b29a      	uxth	r2, r3
 8008de4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008de6:	801a      	strh	r2, [r3, #0]

  return 0;
 8008de8:	2300      	movs	r3, #0
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3740      	adds	r7, #64	@ 0x40
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}

08008df2 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8008df2:	b580      	push	{r7, lr}
 8008df4:	b092      	sub	sp, #72	@ 0x48
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	603a      	str	r2, [r7, #0]
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	80fb      	strh	r3, [r7, #6]
 8008e00:	460b      	mov	r3, r1
 8008e02:	717b      	strb	r3, [r7, #5]
 8008e04:	4613      	mov	r3, r2
 8008e06:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 8008e0e:	88fb      	ldrh	r3, [r7, #6]
 8008e10:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 8008e12:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008e16:	f107 020c 	add.w	r2, r7, #12
 8008e1a:	4413      	add	r3, r2
 8008e1c:	88fa      	ldrh	r2, [r7, #6]
 8008e1e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008e20:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008e24:	3302      	adds	r3, #2
 8008e26:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 8008e2a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008e2e:	3348      	adds	r3, #72	@ 0x48
 8008e30:	443b      	add	r3, r7
 8008e32:	797a      	ldrb	r2, [r7, #5]
 8008e34:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008e38:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 8008e42:	797b      	ldrb	r3, [r7, #5]
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d103      	bne.n	8008e50 <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 8008e48:	2302      	movs	r3, #2
 8008e4a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008e4e:	e002      	b.n	8008e56 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 8008e50:	2310      	movs	r3, #16
 8008e52:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8008e56:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008e5a:	f107 020c 	add.w	r2, r7, #12
 8008e5e:	4413      	add	r3, r2
 8008e60:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8008e64:	6839      	ldr	r1, [r7, #0]
 8008e66:	4618      	mov	r0, r3
 8008e68:	f002 fa45 	bl	800b2f6 <memcpy>
  indx +=  uuid_len;
 8008e6c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8008e70:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008e74:	4413      	add	r3, r2
 8008e76:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 8008e7a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008e7e:	3348      	adds	r3, #72	@ 0x48
 8008e80:	443b      	add	r3, r7
 8008e82:	793a      	ldrb	r2, [r7, #4]
 8008e84:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008e88:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 8008e92:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008e96:	3348      	adds	r3, #72	@ 0x48
 8008e98:	443b      	add	r3, r7
 8008e9a:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8008e9e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008ea2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 8008eac:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008eb0:	3348      	adds	r3, #72	@ 0x48
 8008eb2:	443b      	add	r3, r7
 8008eb4:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8008eb8:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008ebc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 8008ec6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008eca:	3348      	adds	r3, #72	@ 0x48
 8008ecc:	443b      	add	r3, r7
 8008ece:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 8008ed2:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008ed6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008eda:	3301      	adds	r3, #1
 8008edc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 8008ee0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008ee4:	3348      	adds	r3, #72	@ 0x48
 8008ee6:	443b      	add	r3, r7
 8008ee8:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8008eec:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008ef0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 8008efa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008efe:	3348      	adds	r3, #72	@ 0x48
 8008f00:	443b      	add	r3, r7
 8008f02:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8008f06:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008f0a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008f0e:	3301      	adds	r3, #1
 8008f10:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008f14:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008f18:	2203      	movs	r2, #3
 8008f1a:	2100      	movs	r1, #0
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f002 f96e 	bl	800b1fe <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008f22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008f26:	2218      	movs	r2, #24
 8008f28:	2100      	movs	r1, #0
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f002 f967 	bl	800b1fe <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008f30:	233f      	movs	r3, #63	@ 0x3f
 8008f32:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8008f34:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8008f38:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 8008f3a:	f107 030c 	add.w	r3, r7, #12
 8008f3e:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 8008f40:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008f44:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 8008f46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 8008f4c:	2303      	movs	r3, #3
 8008f4e:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 8008f50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008f54:	2100      	movs	r1, #0
 8008f56:	4618      	mov	r0, r3
 8008f58:	f000 fb06 	bl	8009568 <hci_send_req>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	da01      	bge.n	8008f66 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 8008f62:	23ff      	movs	r3, #255	@ 0xff
 8008f64:	e00c      	b.n	8008f80 <aci_gatt_add_char+0x18e>

  if (resp.status) {
 8008f66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d002      	beq.n	8008f74 <aci_gatt_add_char+0x182>
    return resp.status;
 8008f6e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008f72:	e005      	b.n	8008f80 <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 8008f74:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 8008f78:	b29a      	uxth	r2, r3
 8008f7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f7c:	801a      	strh	r2, [r3, #0]

  return 0;
 8008f7e:	2300      	movs	r3, #0
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3748      	adds	r7, #72	@ 0x48
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 8008f88:	b590      	push	{r4, r7, lr}
 8008f8a:	b0ab      	sub	sp, #172	@ 0xac
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	4604      	mov	r4, r0
 8008f90:	4608      	mov	r0, r1
 8008f92:	4611      	mov	r1, r2
 8008f94:	461a      	mov	r2, r3
 8008f96:	4623      	mov	r3, r4
 8008f98:	80fb      	strh	r3, [r7, #6]
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	80bb      	strh	r3, [r7, #4]
 8008f9e:	460b      	mov	r3, r1
 8008fa0:	70fb      	strb	r3, [r7, #3]
 8008fa2:	4613      	mov	r3, r2
 8008fa4:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8008fac:	78bb      	ldrb	r3, [r7, #2]
 8008fae:	2b7a      	cmp	r3, #122	@ 0x7a
 8008fb0:	d901      	bls.n	8008fb6 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 8008fb2:	2342      	movs	r3, #66	@ 0x42
 8008fb4:	e074      	b.n	80090a0 <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 8008fb6:	88fb      	ldrh	r3, [r7, #6]
 8008fb8:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8008fba:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008fbe:	f107 0208 	add.w	r2, r7, #8
 8008fc2:	4413      	add	r3, r2
 8008fc4:	88fa      	ldrh	r2, [r7, #6]
 8008fc6:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008fc8:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008fcc:	3302      	adds	r3, #2
 8008fce:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 8008fd2:	88bb      	ldrh	r3, [r7, #4]
 8008fd4:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 8008fd6:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008fda:	f107 0208 	add.w	r2, r7, #8
 8008fde:	4413      	add	r3, r2
 8008fe0:	88ba      	ldrh	r2, [r7, #4]
 8008fe2:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008fe4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008fe8:	3302      	adds	r3, #2
 8008fea:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 8008fee:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008ff2:	33a8      	adds	r3, #168	@ 0xa8
 8008ff4:	443b      	add	r3, r7
 8008ff6:	78fa      	ldrb	r2, [r7, #3]
 8008ff8:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8008ffc:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009000:	3301      	adds	r3, #1
 8009002:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 8009006:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800900a:	33a8      	adds	r3, #168	@ 0xa8
 800900c:	443b      	add	r3, r7
 800900e:	78ba      	ldrb	r2, [r7, #2]
 8009010:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8009014:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009018:	3301      	adds	r3, #1
 800901a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 800901e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009022:	f107 0208 	add.w	r2, r7, #8
 8009026:	4413      	add	r3, r2
 8009028:	78ba      	ldrb	r2, [r7, #2]
 800902a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800902e:	4618      	mov	r0, r3
 8009030:	f002 f961 	bl	800b2f6 <memcpy>
  indx +=  charValueLen;
 8009034:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8009038:	78bb      	ldrb	r3, [r7, #2]
 800903a:	4413      	add	r3, r2
 800903c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009040:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009044:	2218      	movs	r2, #24
 8009046:	2100      	movs	r1, #0
 8009048:	4618      	mov	r0, r3
 800904a:	f002 f8d8 	bl	800b1fe <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800904e:	233f      	movs	r3, #63	@ 0x3f
 8009050:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 8009054:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8009058:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 800905c:	f107 0308 	add.w	r3, r7, #8
 8009060:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 8009064:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 800906c:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 8009070:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 8009074:	2301      	movs	r3, #1
 8009076:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 800907a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800907e:	2100      	movs	r1, #0
 8009080:	4618      	mov	r0, r3
 8009082:	f000 fa71 	bl	8009568 <hci_send_req>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	da01      	bge.n	8009090 <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 800908c:	23ff      	movs	r3, #255	@ 0xff
 800908e:	e007      	b.n	80090a0 <aci_gatt_update_char_value+0x118>

  if (status) {
 8009090:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8009094:	2b00      	cmp	r3, #0
 8009096:	d002      	beq.n	800909e <aci_gatt_update_char_value+0x116>
    return status;
 8009098:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800909c:	e000      	b.n	80090a0 <aci_gatt_update_char_value+0x118>
  }

  return 0;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	37ac      	adds	r7, #172	@ 0xac
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd90      	pop	{r4, r7, pc}

080090a8 <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b08a      	sub	sp, #40	@ 0x28
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	4603      	mov	r3, r0
 80090b0:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 80090b2:	88fb      	ldrh	r3, [r7, #6]
 80090b4:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 80090b6:	f107 0310 	add.w	r3, r7, #16
 80090ba:	2218      	movs	r2, #24
 80090bc:	2100      	movs	r1, #0
 80090be:	4618      	mov	r0, r3
 80090c0:	f002 f89d 	bl	800b1fe <memset>
    rq.ogf = OGF_VENDOR_CMD;
 80090c4:	233f      	movs	r3, #63	@ 0x3f
 80090c6:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 80090c8:	f240 1327 	movw	r3, #295	@ 0x127
 80090cc:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 80090ce:	f107 030c 	add.w	r3, r7, #12
 80090d2:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 80090d4:	2302      	movs	r3, #2
 80090d6:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 80090d8:	f107 030b 	add.w	r3, r7, #11
 80090dc:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 80090de:	2301      	movs	r3, #1
 80090e0:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 80090e2:	f107 0310 	add.w	r3, r7, #16
 80090e6:	2100      	movs	r1, #0
 80090e8:	4618      	mov	r0, r3
 80090ea:	f000 fa3d 	bl	8009568 <hci_send_req>
 80090ee:	4603      	mov	r3, r0
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	da01      	bge.n	80090f8 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 80090f4:	23ff      	movs	r3, #255	@ 0xff
 80090f6:	e000      	b.n	80090fa <aci_gatt_allow_read+0x52>

    return status;
 80090f8:	7afb      	ldrb	r3, [r7, #11]
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3728      	adds	r7, #40	@ 0x28
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}

08009102 <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 8009102:	b580      	push	{r7, lr}
 8009104:	b0ac      	sub	sp, #176	@ 0xb0
 8009106:	af00      	add	r7, sp, #0
 8009108:	60ba      	str	r2, [r7, #8]
 800910a:	607b      	str	r3, [r7, #4]
 800910c:	4603      	mov	r3, r0
 800910e:	73fb      	strb	r3, [r7, #15]
 8009110:	460b      	mov	r3, r1
 8009112:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 8009114:	7bfb      	ldrb	r3, [r7, #15]
 8009116:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800911a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800911e:	2218      	movs	r2, #24
 8009120:	2100      	movs	r1, #0
 8009122:	4618      	mov	r0, r3
 8009124:	f002 f86b 	bl	800b1fe <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009128:	233f      	movs	r3, #63	@ 0x3f
 800912a:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800912e:	230d      	movs	r3, #13
 8009130:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 8009134:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8009138:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 800913c:	2301      	movs	r3, #1
 800913e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 8009142:	f107 0314 	add.w	r3, r7, #20
 8009146:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 800914a:	2380      	movs	r3, #128	@ 0x80
 800914c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009150:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8009154:	2100      	movs	r1, #0
 8009156:	4618      	mov	r0, r3
 8009158:	f000 fa06 	bl	8009568 <hci_send_req>
 800915c:	4603      	mov	r3, r0
 800915e:	2b00      	cmp	r3, #0
 8009160:	da01      	bge.n	8009166 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 8009162:	23ff      	movs	r3, #255	@ 0xff
 8009164:	e01e      	b.n	80091a4 <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 8009166:	7d3b      	ldrb	r3, [r7, #20]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d001      	beq.n	8009170 <aci_hal_read_config_data+0x6e>
    return rp.status;
 800916c:	7d3b      	ldrb	r3, [r7, #20]
 800916e:	e019      	b.n	80091a4 <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 8009170:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009174:	b2db      	uxtb	r3, r3
 8009176:	3b01      	subs	r3, #1
 8009178:	b2da      	uxtb	r2, r3
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	461a      	mov	r2, r3
 8009184:	89bb      	ldrh	r3, [r7, #12]
 8009186:	4293      	cmp	r3, r2
 8009188:	d201      	bcs.n	800918e <aci_hal_read_config_data+0x8c>
 800918a:	89ba      	ldrh	r2, [r7, #12]
 800918c:	e002      	b.n	8009194 <aci_hal_read_config_data+0x92>
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	461a      	mov	r2, r3
 8009194:	f107 0314 	add.w	r3, r7, #20
 8009198:	3301      	adds	r3, #1
 800919a:	4619      	mov	r1, r3
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f002 f8aa 	bl	800b2f6 <memcpy>
  
  return 0;
 80091a2:	2300      	movs	r3, #0
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	37b0      	adds	r7, #176	@ 0xb0
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b08a      	sub	sp, #40	@ 0x28
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	4603      	mov	r3, r0
 80091b4:	460a      	mov	r2, r1
 80091b6:	71fb      	strb	r3, [r7, #7]
 80091b8:	4613      	mov	r3, r2
 80091ba:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 80091bc:	79fb      	ldrb	r3, [r7, #7]
 80091be:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 80091c0:	79bb      	ldrb	r3, [r7, #6]
 80091c2:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80091c4:	f107 0310 	add.w	r3, r7, #16
 80091c8:	2218      	movs	r2, #24
 80091ca:	2100      	movs	r1, #0
 80091cc:	4618      	mov	r0, r3
 80091ce:	f002 f816 	bl	800b1fe <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80091d2:	233f      	movs	r3, #63	@ 0x3f
 80091d4:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 80091d6:	230f      	movs	r3, #15
 80091d8:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 80091da:	f107 030c 	add.w	r3, r7, #12
 80091de:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 80091e0:	2302      	movs	r3, #2
 80091e2:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 80091e4:	f107 030b 	add.w	r3, r7, #11
 80091e8:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 80091ea:	2301      	movs	r3, #1
 80091ec:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 80091ee:	f107 0310 	add.w	r3, r7, #16
 80091f2:	2100      	movs	r1, #0
 80091f4:	4618      	mov	r0, r3
 80091f6:	f000 f9b7 	bl	8009568 <hci_send_req>
 80091fa:	4603      	mov	r3, r0
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	da01      	bge.n	8009204 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8009200:	23ff      	movs	r3, #255	@ 0xff
 8009202:	e000      	b.n	8009206 <aci_hal_set_tx_power_level+0x5a>

  return status;
 8009204:	7afb      	ldrb	r3, [r7, #11]
}
 8009206:	4618      	mov	r0, r3
 8009208:	3728      	adds	r7, #40	@ 0x28
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800920e:	b590      	push	{r4, r7, lr}
 8009210:	b089      	sub	sp, #36	@ 0x24
 8009212:	af02      	add	r7, sp, #8
 8009214:	6078      	str	r0, [r7, #4]
 8009216:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8009218:	f107 0410 	add.w	r4, r7, #16
 800921c:	f107 0215 	add.w	r2, r7, #21
 8009220:	f107 0112 	add.w	r1, r7, #18
 8009224:	f107 0016 	add.w	r0, r7, #22
 8009228:	f107 030e 	add.w	r3, r7, #14
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	4623      	mov	r3, r4
 8009230:	f000 f851 	bl	80092d6 <hci_le_read_local_version>
 8009234:	4603      	mov	r3, r0
 8009236:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8009238:	7dfb      	ldrb	r3, [r7, #23]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d124      	bne.n	8009288 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 800923e:	8a7b      	ldrh	r3, [r7, #18]
 8009240:	0a1b      	lsrs	r3, r3, #8
 8009242:	b29b      	uxth	r3, r3
 8009244:	b2da      	uxtb	r2, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800924a:	8a7b      	ldrh	r3, [r7, #18]
 800924c:	021b      	lsls	r3, r3, #8
 800924e:	b29a      	uxth	r2, r3
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	881b      	ldrh	r3, [r3, #0]
 8009258:	b21a      	sxth	r2, r3
 800925a:	89fb      	ldrh	r3, [r7, #14]
 800925c:	b21b      	sxth	r3, r3
 800925e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009262:	b21b      	sxth	r3, r3
 8009264:	4313      	orrs	r3, r2
 8009266:	b21b      	sxth	r3, r3
 8009268:	b29a      	uxth	r2, r3
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	881b      	ldrh	r3, [r3, #0]
 8009272:	b21a      	sxth	r2, r3
 8009274:	89fb      	ldrh	r3, [r7, #14]
 8009276:	b21b      	sxth	r3, r3
 8009278:	f003 030f 	and.w	r3, r3, #15
 800927c:	b21b      	sxth	r3, r3
 800927e:	4313      	orrs	r3, r2
 8009280:	b21b      	sxth	r3, r3
 8009282:	b29a      	uxth	r2, r3
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8009288:	7dfb      	ldrb	r3, [r7, #23]
}
 800928a:	4618      	mov	r0, r3
 800928c:	371c      	adds	r7, #28
 800928e:	46bd      	mov	sp, r7
 8009290:	bd90      	pop	{r4, r7, pc}

08009292 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8009292:	b580      	push	{r7, lr}
 8009294:	b088      	sub	sp, #32
 8009296:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009298:	f107 0308 	add.w	r3, r7, #8
 800929c:	2218      	movs	r2, #24
 800929e:	2100      	movs	r1, #0
 80092a0:	4618      	mov	r0, r3
 80092a2:	f001 ffac 	bl	800b1fe <memset>
  rq.ogf = OGF_HOST_CTL;
 80092a6:	2303      	movs	r3, #3
 80092a8:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 80092aa:	2303      	movs	r3, #3
 80092ac:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80092ae:	1dfb      	adds	r3, r7, #7
 80092b0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80092b2:	2301      	movs	r3, #1
 80092b4:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 80092b6:	f107 0308 	add.w	r3, r7, #8
 80092ba:	2100      	movs	r1, #0
 80092bc:	4618      	mov	r0, r3
 80092be:	f000 f953 	bl	8009568 <hci_send_req>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	da01      	bge.n	80092cc <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 80092c8:	23ff      	movs	r3, #255	@ 0xff
 80092ca:	e000      	b.n	80092ce <hci_reset+0x3c>
  
  return status;  
 80092cc:	79fb      	ldrb	r3, [r7, #7]
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3720      	adds	r7, #32
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b08e      	sub	sp, #56	@ 0x38
 80092da:	af00      	add	r7, sp, #0
 80092dc:	60f8      	str	r0, [r7, #12]
 80092de:	60b9      	str	r1, [r7, #8]
 80092e0:	607a      	str	r2, [r7, #4]
 80092e2:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80092e4:	f107 0314 	add.w	r3, r7, #20
 80092e8:	2209      	movs	r2, #9
 80092ea:	2100      	movs	r1, #0
 80092ec:	4618      	mov	r0, r3
 80092ee:	f001 ff86 	bl	800b1fe <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80092f2:	f107 0320 	add.w	r3, r7, #32
 80092f6:	2218      	movs	r2, #24
 80092f8:	2100      	movs	r1, #0
 80092fa:	4618      	mov	r0, r3
 80092fc:	f001 ff7f 	bl	800b1fe <memset>
  rq.ogf = OGF_INFO_PARAM;
 8009300:	2304      	movs	r3, #4
 8009302:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8009304:	2301      	movs	r3, #1
 8009306:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 8009308:	2300      	movs	r3, #0
 800930a:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 800930c:	2300      	movs	r3, #0
 800930e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8009310:	f107 0314 	add.w	r3, r7, #20
 8009314:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8009316:	2309      	movs	r3, #9
 8009318:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800931a:	f107 0320 	add.w	r3, r7, #32
 800931e:	2100      	movs	r1, #0
 8009320:	4618      	mov	r0, r3
 8009322:	f000 f921 	bl	8009568 <hci_send_req>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	da01      	bge.n	8009330 <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800932c:	23ff      	movs	r3, #255	@ 0xff
 800932e:	e018      	b.n	8009362 <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 8009330:	7d3b      	ldrb	r3, [r7, #20]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d001      	beq.n	800933a <hci_le_read_local_version+0x64>
    return resp.status;
 8009336:	7d3b      	ldrb	r3, [r7, #20]
 8009338:	e013      	b.n	8009362 <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800933a:	7d7a      	ldrb	r2, [r7, #21]
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 8009340:	8afa      	ldrh	r2, [r7, #22]
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8009346:	7e3a      	ldrb	r2, [r7, #24]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800934c:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8009350:	b29a      	uxth	r2, r3
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8009356:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800935a:	b29a      	uxth	r2, r3
 800935c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800935e:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8009360:	2300      	movs	r3, #0
}
 8009362:	4618      	mov	r0, r3
 8009364:	3738      	adds	r7, #56	@ 0x38
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}

0800936a <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800936a:	b480      	push	{r7}
 800936c:	b085      	sub	sp, #20
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	3308      	adds	r3, #8
 8009376:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	2b04      	cmp	r3, #4
 800937e:	d001      	beq.n	8009384 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8009380:	2301      	movs	r3, #1
 8009382:	e00c      	b.n	800939e <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	3302      	adds	r3, #2
 8009388:	781b      	ldrb	r3, [r3, #0]
 800938a:	461a      	mov	r2, r3
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009392:	3b03      	subs	r3, #3
 8009394:	429a      	cmp	r2, r3
 8009396:	d001      	beq.n	800939c <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8009398:	2302      	movs	r3, #2
 800939a:	e000      	b.n	800939e <verify_packet+0x34>
  
  return 0;      
 800939c:	2300      	movs	r3, #0
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3714      	adds	r7, #20
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr
	...

080093ac <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b0a6      	sub	sp, #152	@ 0x98
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	607b      	str	r3, [r7, #4]
 80093b4:	4603      	mov	r3, r0
 80093b6:	81fb      	strh	r3, [r7, #14]
 80093b8:	460b      	mov	r3, r1
 80093ba:	81bb      	strh	r3, [r7, #12]
 80093bc:	4613      	mov	r3, r2
 80093be:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 80093c0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80093c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093c8:	b21a      	sxth	r2, r3
 80093ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80093ce:	029b      	lsls	r3, r3, #10
 80093d0:	b21b      	sxth	r3, r3
 80093d2:	4313      	orrs	r3, r2
 80093d4:	b21b      	sxth	r3, r3
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 80093da:	7afb      	ldrb	r3, [r7, #11]
 80093dc:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 80093de:	2301      	movs	r3, #1
 80093e0:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 80093e2:	f107 0318 	add.w	r3, r7, #24
 80093e6:	3301      	adds	r3, #1
 80093e8:	461a      	mov	r2, r3
 80093ea:	f107 0314 	add.w	r3, r7, #20
 80093ee:	8819      	ldrh	r1, [r3, #0]
 80093f0:	789b      	ldrb	r3, [r3, #2]
 80093f2:	8011      	strh	r1, [r2, #0]
 80093f4:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 80093f6:	f107 0318 	add.w	r3, r7, #24
 80093fa:	3304      	adds	r3, #4
 80093fc:	7afa      	ldrb	r2, [r7, #11]
 80093fe:	6879      	ldr	r1, [r7, #4]
 8009400:	4618      	mov	r0, r3
 8009402:	f001 ff78 	bl	800b2f6 <memcpy>
  
  if (hciContext.io.Send)
 8009406:	4b09      	ldr	r3, [pc, #36]	@ (800942c <send_cmd+0x80>)
 8009408:	691b      	ldr	r3, [r3, #16]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d009      	beq.n	8009422 <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800940e:	4b07      	ldr	r3, [pc, #28]	@ (800942c <send_cmd+0x80>)
 8009410:	691b      	ldr	r3, [r3, #16]
 8009412:	7afa      	ldrb	r2, [r7, #11]
 8009414:	b292      	uxth	r2, r2
 8009416:	3204      	adds	r2, #4
 8009418:	b291      	uxth	r1, r2
 800941a:	f107 0218 	add.w	r2, r7, #24
 800941e:	4610      	mov	r0, r2
 8009420:	4798      	blx	r3
  }
}
 8009422:	bf00      	nop
 8009424:	3798      	adds	r7, #152	@ 0x98
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}
 800942a:	bf00      	nop
 800942c:	20000c64 	.word	0x20000c64

08009430 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b084      	sub	sp, #16
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800943a:	e00a      	b.n	8009452 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800943c:	f107 030c 	add.w	r3, r7, #12
 8009440:	4619      	mov	r1, r3
 8009442:	6838      	ldr	r0, [r7, #0]
 8009444:	f000 fabc 	bl	80099c0 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	4619      	mov	r1, r3
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f000 fa23 	bl	8009898 <list_insert_head>
  while (!list_is_empty(src_list))
 8009452:	6838      	ldr	r0, [r7, #0]
 8009454:	f000 f9fe 	bl	8009854 <list_is_empty>
 8009458:	4603      	mov	r3, r0
 800945a:	2b00      	cmp	r3, #0
 800945c:	d0ee      	beq.n	800943c <move_list+0xc>
  }
}
 800945e:	bf00      	nop
 8009460:	bf00      	nop
 8009462:	3710      	adds	r7, #16
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800946e:	e009      	b.n	8009484 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8009470:	1d3b      	adds	r3, r7, #4
 8009472:	4619      	mov	r1, r3
 8009474:	4809      	ldr	r0, [pc, #36]	@ (800949c <free_event_list+0x34>)
 8009476:	f000 fa7c 	bl	8009972 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	4619      	mov	r1, r3
 800947e:	4808      	ldr	r0, [pc, #32]	@ (80094a0 <free_event_list+0x38>)
 8009480:	f000 fa30 	bl	80098e4 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8009484:	4806      	ldr	r0, [pc, #24]	@ (80094a0 <free_event_list+0x38>)
 8009486:	f000 fac2 	bl	8009a0e <list_get_size>
 800948a:	4603      	mov	r3, r0
 800948c:	2b01      	cmp	r3, #1
 800948e:	ddef      	ble.n	8009470 <free_event_list+0x8>
  }
}
 8009490:	bf00      	nop
 8009492:	bf00      	nop
 8009494:	3708      	adds	r7, #8
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop
 800949c:	200009a0 	.word	0x200009a0
 80094a0:	20000998 	.word	0x20000998

080094a4 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b084      	sub	sp, #16
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d002      	beq.n	80094ba <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 80094b4:	4a18      	ldr	r2, [pc, #96]	@ (8009518 <hci_init+0x74>)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 80094ba:	4818      	ldr	r0, [pc, #96]	@ (800951c <hci_init+0x78>)
 80094bc:	f000 f9ba 	bl	8009834 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 80094c0:	4817      	ldr	r0, [pc, #92]	@ (8009520 <hci_init+0x7c>)
 80094c2:	f000 f9b7 	bl	8009834 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 80094c6:	f7f8 f81b 	bl	8001500 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80094ca:	2300      	movs	r3, #0
 80094cc:	73fb      	strb	r3, [r7, #15]
 80094ce:	e00c      	b.n	80094ea <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 80094d0:	7bfb      	ldrb	r3, [r7, #15]
 80094d2:	228c      	movs	r2, #140	@ 0x8c
 80094d4:	fb02 f303 	mul.w	r3, r2, r3
 80094d8:	4a12      	ldr	r2, [pc, #72]	@ (8009524 <hci_init+0x80>)
 80094da:	4413      	add	r3, r2
 80094dc:	4619      	mov	r1, r3
 80094de:	480f      	ldr	r0, [pc, #60]	@ (800951c <hci_init+0x78>)
 80094e0:	f000 fa00 	bl	80098e4 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80094e4:	7bfb      	ldrb	r3, [r7, #15]
 80094e6:	3301      	adds	r3, #1
 80094e8:	73fb      	strb	r3, [r7, #15]
 80094ea:	7bfb      	ldrb	r3, [r7, #15]
 80094ec:	2b04      	cmp	r3, #4
 80094ee:	d9ef      	bls.n	80094d0 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 80094f0:	4b09      	ldr	r3, [pc, #36]	@ (8009518 <hci_init+0x74>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d003      	beq.n	8009500 <hci_init+0x5c>
 80094f8:	4b07      	ldr	r3, [pc, #28]	@ (8009518 <hci_init+0x74>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2000      	movs	r0, #0
 80094fe:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8009500:	4b05      	ldr	r3, [pc, #20]	@ (8009518 <hci_init+0x74>)
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d002      	beq.n	800950e <hci_init+0x6a>
 8009508:	4b03      	ldr	r3, [pc, #12]	@ (8009518 <hci_init+0x74>)
 800950a:	689b      	ldr	r3, [r3, #8]
 800950c:	4798      	blx	r3
}
 800950e:	bf00      	nop
 8009510:	3710      	adds	r7, #16
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
 8009516:	bf00      	nop
 8009518:	20000c64 	.word	0x20000c64
 800951c:	20000998 	.word	0x20000998
 8009520:	200009a0 	.word	0x200009a0
 8009524:	200009a8 	.word	0x200009a8

08009528 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8009528:	b480      	push	{r7}
 800952a:	b083      	sub	sp, #12
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a0b      	ldr	r2, [pc, #44]	@ (8009564 <hci_register_io_bus+0x3c>)
 8009536:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	68db      	ldr	r3, [r3, #12]
 800953c:	4a09      	ldr	r2, [pc, #36]	@ (8009564 <hci_register_io_bus+0x3c>)
 800953e:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	691b      	ldr	r3, [r3, #16]
 8009544:	4a07      	ldr	r2, [pc, #28]	@ (8009564 <hci_register_io_bus+0x3c>)
 8009546:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	699b      	ldr	r3, [r3, #24]
 800954c:	4a05      	ldr	r2, [pc, #20]	@ (8009564 <hci_register_io_bus+0x3c>)
 800954e:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	4a03      	ldr	r2, [pc, #12]	@ (8009564 <hci_register_io_bus+0x3c>)
 8009556:	6093      	str	r3, [r2, #8]
}
 8009558:	bf00      	nop
 800955a:	370c      	adds	r7, #12
 800955c:	46bd      	mov	sp, r7
 800955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009562:	4770      	bx	lr
 8009564:	20000c64 	.word	0x20000c64

08009568 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b08e      	sub	sp, #56	@ 0x38
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	460b      	mov	r3, r1
 8009572:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	885b      	ldrh	r3, [r3, #2]
 8009578:	b21b      	sxth	r3, r3
 800957a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800957e:	b21a      	sxth	r2, r3
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	881b      	ldrh	r3, [r3, #0]
 8009584:	b21b      	sxth	r3, r3
 8009586:	029b      	lsls	r3, r3, #10
 8009588:	b21b      	sxth	r3, r3
 800958a:	4313      	orrs	r3, r2
 800958c:	b21b      	sxth	r3, r3
 800958e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8009590:	2300      	movs	r3, #0
 8009592:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8009594:	f107 0308 	add.w	r3, r7, #8
 8009598:	4618      	mov	r0, r3
 800959a:	f000 f94b 	bl	8009834 <list_init_head>

  free_event_list();
 800959e:	f7ff ff63 	bl	8009468 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	8818      	ldrh	r0, [r3, #0]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	8859      	ldrh	r1, [r3, #2]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	68db      	ldr	r3, [r3, #12]
 80095ae:	b2da      	uxtb	r2, r3
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	689b      	ldr	r3, [r3, #8]
 80095b4:	f7ff fefa 	bl	80093ac <send_cmd>
  
  if (async)
 80095b8:	78fb      	ldrb	r3, [r7, #3]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d001      	beq.n	80095c2 <hci_send_req+0x5a>
  {
    return 0;
 80095be:	2300      	movs	r3, #0
 80095c0:	e0e2      	b.n	8009788 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 80095c2:	f7f9 fd1b 	bl	8002ffc <HAL_GetTick>
 80095c6:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80095c8:	f7f9 fd18 	bl	8002ffc <HAL_GetTick>
 80095cc:	4602      	mov	r2, r0
 80095ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d0:	1ad3      	subs	r3, r2, r3
 80095d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80095d6:	f200 80b3 	bhi.w	8009740 <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 80095da:	486d      	ldr	r0, [pc, #436]	@ (8009790 <hci_send_req+0x228>)
 80095dc:	f000 f93a 	bl	8009854 <list_is_empty>
 80095e0:	4603      	mov	r3, r0
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d000      	beq.n	80095e8 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80095e6:	e7ef      	b.n	80095c8 <hci_send_req+0x60>
      {
        break;
 80095e8:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 80095ea:	f107 0310 	add.w	r3, r7, #16
 80095ee:	4619      	mov	r1, r3
 80095f0:	4867      	ldr	r0, [pc, #412]	@ (8009790 <hci_send_req+0x228>)
 80095f2:	f000 f9be 	bl	8009972 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	3308      	adds	r3, #8
 80095fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 80095fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095fe:	781b      	ldrb	r3, [r3, #0]
 8009600:	2b04      	cmp	r3, #4
 8009602:	d17f      	bne.n	8009704 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 8009604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009606:	3301      	adds	r3, #1
 8009608:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	3308      	adds	r3, #8
 800960e:	3303      	adds	r3, #3
 8009610:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009618:	3b03      	subs	r3, #3
 800961a:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800961c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961e:	781b      	ldrb	r3, [r3, #0]
 8009620:	2b3e      	cmp	r3, #62	@ 0x3e
 8009622:	d04c      	beq.n	80096be <hci_send_req+0x156>
 8009624:	2b3e      	cmp	r3, #62	@ 0x3e
 8009626:	dc68      	bgt.n	80096fa <hci_send_req+0x192>
 8009628:	2b10      	cmp	r3, #16
 800962a:	f000 808b 	beq.w	8009744 <hci_send_req+0x1dc>
 800962e:	2b10      	cmp	r3, #16
 8009630:	dc63      	bgt.n	80096fa <hci_send_req+0x192>
 8009632:	2b0e      	cmp	r3, #14
 8009634:	d023      	beq.n	800967e <hci_send_req+0x116>
 8009636:	2b0f      	cmp	r3, #15
 8009638:	d15f      	bne.n	80096fa <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800963a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800963c:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800963e:	69bb      	ldr	r3, [r7, #24]
 8009640:	885b      	ldrh	r3, [r3, #2]
 8009642:	b29b      	uxth	r3, r3
 8009644:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009646:	429a      	cmp	r2, r3
 8009648:	d17e      	bne.n	8009748 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	2b0f      	cmp	r3, #15
 8009650:	d004      	beq.n	800965c <hci_send_req+0xf4>
          if (cs->status) {
 8009652:	69bb      	ldr	r3, [r7, #24]
 8009654:	781b      	ldrb	r3, [r3, #0]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d051      	beq.n	80096fe <hci_send_req+0x196>
            goto failed;
 800965a:	e078      	b.n	800974e <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	695a      	ldr	r2, [r3, #20]
 8009660:	6a3b      	ldr	r3, [r7, #32]
 8009662:	429a      	cmp	r2, r3
 8009664:	bf28      	it	cs
 8009666:	461a      	movcs	r2, r3
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6918      	ldr	r0, [r3, #16]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	695b      	ldr	r3, [r3, #20]
 8009674:	461a      	mov	r2, r3
 8009676:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009678:	f001 fe3d 	bl	800b2f6 <memcpy>
        goto done;
 800967c:	e078      	b.n	8009770 <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800967e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009680:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009688:	b29b      	uxth	r3, r3
 800968a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800968c:	429a      	cmp	r2, r3
 800968e:	d15d      	bne.n	800974c <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8009690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009692:	3303      	adds	r3, #3
 8009694:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8009696:	6a3b      	ldr	r3, [r7, #32]
 8009698:	3b03      	subs	r3, #3
 800969a:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	695a      	ldr	r2, [r3, #20]
 80096a0:	6a3b      	ldr	r3, [r7, #32]
 80096a2:	429a      	cmp	r2, r3
 80096a4:	bf28      	it	cs
 80096a6:	461a      	movcs	r2, r3
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6918      	ldr	r0, [r3, #16]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	695b      	ldr	r3, [r3, #20]
 80096b4:	461a      	mov	r2, r3
 80096b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80096b8:	f001 fe1d 	bl	800b2f6 <memcpy>
        goto done;
 80096bc:	e058      	b.n	8009770 <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 80096be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c0:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	781b      	ldrb	r3, [r3, #0]
 80096c6:	461a      	mov	r2, r3
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d118      	bne.n	8009702 <hci_send_req+0x19a>
          break;
      
        len -= 1;
 80096d0:	6a3b      	ldr	r3, [r7, #32]
 80096d2:	3b01      	subs	r3, #1
 80096d4:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	695a      	ldr	r2, [r3, #20]
 80096da:	6a3b      	ldr	r3, [r7, #32]
 80096dc:	429a      	cmp	r2, r3
 80096de:	bf28      	it	cs
 80096e0:	461a      	movcs	r2, r3
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6918      	ldr	r0, [r3, #16]
 80096ea:	69fb      	ldr	r3, [r7, #28]
 80096ec:	1c59      	adds	r1, r3, #1
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	695b      	ldr	r3, [r3, #20]
 80096f2:	461a      	mov	r2, r3
 80096f4:	f001 fdff 	bl	800b2f6 <memcpy>
        goto done;
 80096f8:	e03a      	b.n	8009770 <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 80096fa:	bf00      	nop
 80096fc:	e002      	b.n	8009704 <hci_send_req+0x19c>
          break;
 80096fe:	bf00      	nop
 8009700:	e000      	b.n	8009704 <hci_send_req+0x19c>
          break;
 8009702:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8009704:	4823      	ldr	r0, [pc, #140]	@ (8009794 <hci_send_req+0x22c>)
 8009706:	f000 f8a5 	bl	8009854 <list_is_empty>
 800970a:	4603      	mov	r3, r0
 800970c:	2b00      	cmp	r3, #0
 800970e:	d00d      	beq.n	800972c <hci_send_req+0x1c4>
 8009710:	481f      	ldr	r0, [pc, #124]	@ (8009790 <hci_send_req+0x228>)
 8009712:	f000 f89f 	bl	8009854 <list_is_empty>
 8009716:	4603      	mov	r3, r0
 8009718:	2b00      	cmp	r3, #0
 800971a:	d007      	beq.n	800972c <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800971c:	693b      	ldr	r3, [r7, #16]
 800971e:	4619      	mov	r1, r3
 8009720:	481c      	ldr	r0, [pc, #112]	@ (8009794 <hci_send_req+0x22c>)
 8009722:	f000 f8df 	bl	80098e4 <list_insert_tail>
      hciReadPacket=NULL;
 8009726:	2300      	movs	r3, #0
 8009728:	613b      	str	r3, [r7, #16]
 800972a:	e008      	b.n	800973e <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800972c:	693a      	ldr	r2, [r7, #16]
 800972e:	f107 0308 	add.w	r3, r7, #8
 8009732:	4611      	mov	r1, r2
 8009734:	4618      	mov	r0, r3
 8009736:	f000 f8d5 	bl	80098e4 <list_insert_tail>
      hciReadPacket=NULL;
 800973a:	2300      	movs	r3, #0
 800973c:	613b      	str	r3, [r7, #16]
  {
 800973e:	e740      	b.n	80095c2 <hci_send_req+0x5a>
        goto failed;
 8009740:	bf00      	nop
 8009742:	e004      	b.n	800974e <hci_send_req+0x1e6>
        goto failed;
 8009744:	bf00      	nop
 8009746:	e002      	b.n	800974e <hci_send_req+0x1e6>
          goto failed;
 8009748:	bf00      	nop
 800974a:	e000      	b.n	800974e <hci_send_req+0x1e6>
          goto failed;
 800974c:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d004      	beq.n	800975e <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	4619      	mov	r1, r3
 8009758:	480e      	ldr	r0, [pc, #56]	@ (8009794 <hci_send_req+0x22c>)
 800975a:	f000 f89d 	bl	8009898 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800975e:	f107 0308 	add.w	r3, r7, #8
 8009762:	4619      	mov	r1, r3
 8009764:	480a      	ldr	r0, [pc, #40]	@ (8009790 <hci_send_req+0x228>)
 8009766:	f7ff fe63 	bl	8009430 <move_list>

  return -1;
 800976a:	f04f 33ff 	mov.w	r3, #4294967295
 800976e:	e00b      	b.n	8009788 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8009770:	693b      	ldr	r3, [r7, #16]
 8009772:	4619      	mov	r1, r3
 8009774:	4807      	ldr	r0, [pc, #28]	@ (8009794 <hci_send_req+0x22c>)
 8009776:	f000 f88f 	bl	8009898 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800977a:	f107 0308 	add.w	r3, r7, #8
 800977e:	4619      	mov	r1, r3
 8009780:	4803      	ldr	r0, [pc, #12]	@ (8009790 <hci_send_req+0x228>)
 8009782:	f7ff fe55 	bl	8009430 <move_list>

  return 0;
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3738      	adds	r7, #56	@ 0x38
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	200009a0 	.word	0x200009a0
 8009794:	20000998 	.word	0x20000998

08009798 <hci_notify_asynch_evt>:
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
  }
}

int32_t hci_notify_asynch_evt(void* pdata)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b086      	sub	sp, #24
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 80097a0:	2300      	movs	r3, #0
 80097a2:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 80097a4:	2300      	movs	r3, #0
 80097a6:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80097a8:	481f      	ldr	r0, [pc, #124]	@ (8009828 <hci_notify_asynch_evt+0x90>)
 80097aa:	f000 f853 	bl	8009854 <list_is_empty>
 80097ae:	4603      	mov	r3, r0
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d132      	bne.n	800981a <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80097b4:	f107 030c 	add.w	r3, r7, #12
 80097b8:	4619      	mov	r1, r3
 80097ba:	481b      	ldr	r0, [pc, #108]	@ (8009828 <hci_notify_asynch_evt+0x90>)
 80097bc:	f000 f8d9 	bl	8009972 <list_remove_head>
    
    if (hciContext.io.Receive)
 80097c0:	4b1a      	ldr	r3, [pc, #104]	@ (800982c <hci_notify_asynch_evt+0x94>)
 80097c2:	68db      	ldr	r3, [r3, #12]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d02a      	beq.n	800981e <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80097c8:	4b18      	ldr	r3, [pc, #96]	@ (800982c <hci_notify_asynch_evt+0x94>)
 80097ca:	68db      	ldr	r3, [r3, #12]
 80097cc:	68fa      	ldr	r2, [r7, #12]
 80097ce:	3208      	adds	r2, #8
 80097d0:	2180      	movs	r1, #128	@ 0x80
 80097d2:	4610      	mov	r0, r2
 80097d4:	4798      	blx	r3
 80097d6:	4603      	mov	r3, r0
 80097d8:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 80097da:	7cfb      	ldrb	r3, [r7, #19]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d016      	beq.n	800980e <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	7cfa      	ldrb	r2, [r7, #19]
 80097e4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	4618      	mov	r0, r3
 80097ec:	f7ff fdbd 	bl	800936a <verify_packet>
 80097f0:	4603      	mov	r3, r0
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d105      	bne.n	8009802 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	4619      	mov	r1, r3
 80097fa:	480d      	ldr	r0, [pc, #52]	@ (8009830 <hci_notify_asynch_evt+0x98>)
 80097fc:	f000 f872 	bl	80098e4 <list_insert_tail>
 8009800:	e00d      	b.n	800981e <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	4619      	mov	r1, r3
 8009806:	4808      	ldr	r0, [pc, #32]	@ (8009828 <hci_notify_asynch_evt+0x90>)
 8009808:	f000 f846 	bl	8009898 <list_insert_head>
 800980c:	e007      	b.n	800981e <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	4619      	mov	r1, r3
 8009812:	4805      	ldr	r0, [pc, #20]	@ (8009828 <hci_notify_asynch_evt+0x90>)
 8009814:	f000 f840 	bl	8009898 <list_insert_head>
 8009818:	e001      	b.n	800981e <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800981a:	2301      	movs	r3, #1
 800981c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800981e:	697b      	ldr	r3, [r7, #20]

}
 8009820:	4618      	mov	r0, r3
 8009822:	3718      	adds	r7, #24
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}
 8009828:	20000998 	.word	0x20000998
 800982c:	20000c64 	.word	0x20000c64
 8009830:	200009a0 	.word	0x200009a0

08009834 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8009834:	b480      	push	{r7}
 8009836:	b083      	sub	sp, #12
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	605a      	str	r2, [r3, #4]
}
 8009848:	bf00      	nop
 800984a:	370c      	adds	r7, #12
 800984c:	46bd      	mov	sp, r7
 800984e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009852:	4770      	bx	lr

08009854 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8009854:	b480      	push	{r7}
 8009856:	b087      	sub	sp, #28
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800985c:	f3ef 8310 	mrs	r3, PRIMASK
 8009860:	60fb      	str	r3, [r7, #12]
  return(result);
 8009862:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009864:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8009866:	b672      	cpsid	i
}
 8009868:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	687a      	ldr	r2, [r7, #4]
 8009870:	429a      	cmp	r2, r3
 8009872:	d102      	bne.n	800987a <list_is_empty+0x26>
  {
    return_value = 1;
 8009874:	2301      	movs	r3, #1
 8009876:	75fb      	strb	r3, [r7, #23]
 8009878:	e001      	b.n	800987e <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800987a:	2300      	movs	r3, #0
 800987c:	75fb      	strb	r3, [r7, #23]
 800987e:	693b      	ldr	r3, [r7, #16]
 8009880:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	f383 8810 	msr	PRIMASK, r3
}
 8009888:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800988a:	7dfb      	ldrb	r3, [r7, #23]
}
 800988c:	4618      	mov	r0, r3
 800988e:	371c      	adds	r7, #28
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr

08009898 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8009898:	b480      	push	{r7}
 800989a:	b087      	sub	sp, #28
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098a2:	f3ef 8310 	mrs	r3, PRIMASK
 80098a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80098a8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80098aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80098ac:	b672      	cpsid	i
}
 80098ae:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681a      	ldr	r2, [r3, #0]
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	683a      	ldr	r2, [r7, #0]
 80098c2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	683a      	ldr	r2, [r7, #0]
 80098ca:	605a      	str	r2, [r3, #4]
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	f383 8810 	msr	PRIMASK, r3
}
 80098d6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80098d8:	bf00      	nop
 80098da:	371c      	adds	r7, #28
 80098dc:	46bd      	mov	sp, r7
 80098de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e2:	4770      	bx	lr

080098e4 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b087      	sub	sp, #28
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
 80098ec:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098ee:	f3ef 8310 	mrs	r3, PRIMASK
 80098f2:	60fb      	str	r3, [r7, #12]
  return(result);
 80098f4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80098f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80098f8:	b672      	cpsid	i
}
 80098fa:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	687a      	ldr	r2, [r7, #4]
 8009900:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	685a      	ldr	r2, [r3, #4]
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	683a      	ldr	r2, [r7, #0]
 800990e:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	683a      	ldr	r2, [r7, #0]
 8009916:	601a      	str	r2, [r3, #0]
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	f383 8810 	msr	PRIMASK, r3
}
 8009922:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009924:	bf00      	nop
 8009926:	371c      	adds	r7, #28
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8009930:	b480      	push	{r7}
 8009932:	b087      	sub	sp, #28
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009938:	f3ef 8310 	mrs	r3, PRIMASK
 800993c:	60fb      	str	r3, [r7, #12]
  return(result);
 800993e:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009940:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009942:	b672      	cpsid	i
}
 8009944:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	6812      	ldr	r2, [r2, #0]
 800994e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	687a      	ldr	r2, [r7, #4]
 8009956:	6852      	ldr	r2, [r2, #4]
 8009958:	605a      	str	r2, [r3, #4]
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	f383 8810 	msr	PRIMASK, r3
}
 8009964:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009966:	bf00      	nop
 8009968:	371c      	adds	r7, #28
 800996a:	46bd      	mov	sp, r7
 800996c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009970:	4770      	bx	lr

08009972 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8009972:	b580      	push	{r7, lr}
 8009974:	b086      	sub	sp, #24
 8009976:	af00      	add	r7, sp, #0
 8009978:	6078      	str	r0, [r7, #4]
 800997a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800997c:	f3ef 8310 	mrs	r3, PRIMASK
 8009980:	60fb      	str	r3, [r7, #12]
  return(result);
 8009982:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009984:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009986:	b672      	cpsid	i
}
 8009988:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681a      	ldr	r2, [r3, #0]
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4618      	mov	r0, r3
 8009998:	f7ff ffca 	bl	8009930 <list_remove_node>
  (*node)->next = NULL;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2200      	movs	r2, #0
 80099a2:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	2200      	movs	r2, #0
 80099aa:	605a      	str	r2, [r3, #4]
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	f383 8810 	msr	PRIMASK, r3
}
 80099b6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80099b8:	bf00      	nop
 80099ba:	3718      	adds	r7, #24
 80099bc:	46bd      	mov	sp, r7
 80099be:	bd80      	pop	{r7, pc}

080099c0 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b086      	sub	sp, #24
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099ca:	f3ef 8310 	mrs	r3, PRIMASK
 80099ce:	60fb      	str	r3, [r7, #12]
  return(result);
 80099d0:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80099d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80099d4:	b672      	cpsid	i
}
 80099d6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	685a      	ldr	r2, [r3, #4]
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	4618      	mov	r0, r3
 80099e6:	f7ff ffa3 	bl	8009930 <list_remove_node>
  (*node)->next = NULL;
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	2200      	movs	r2, #0
 80099f0:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	2200      	movs	r2, #0
 80099f8:	605a      	str	r2, [r3, #4]
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	f383 8810 	msr	PRIMASK, r3
}
 8009a04:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009a06:	bf00      	nop
 8009a08:	3718      	adds	r7, #24
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}

08009a0e <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8009a0e:	b480      	push	{r7}
 8009a10:	b089      	sub	sp, #36	@ 0x24
 8009a12:	af00      	add	r7, sp, #0
 8009a14:	6078      	str	r0, [r7, #4]
  int size = 0;
 8009a16:	2300      	movs	r3, #0
 8009a18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a1a:	f3ef 8310 	mrs	r3, PRIMASK
 8009a1e:	613b      	str	r3, [r7, #16]
  return(result);
 8009a20:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009a22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009a24:	b672      	cpsid	i
}
 8009a26:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8009a2e:	e005      	b.n	8009a3c <list_get_size+0x2e>
  {
    size++;
 8009a30:	69fb      	ldr	r3, [r7, #28]
 8009a32:	3301      	adds	r3, #1
 8009a34:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 8009a36:	69bb      	ldr	r3, [r7, #24]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8009a3c:	69ba      	ldr	r2, [r7, #24]
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d1f5      	bne.n	8009a30 <list_get_size+0x22>
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f383 8810 	msr	PRIMASK, r3
}
 8009a4e:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8009a50:	69fb      	ldr	r3, [r7, #28]
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3724      	adds	r7, #36	@ 0x24
 8009a56:	46bd      	mov	sp, r7
 8009a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5c:	4770      	bx	lr

08009a5e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009a5e:	b480      	push	{r7}
 8009a60:	b085      	sub	sp, #20
 8009a62:	af00      	add	r7, sp, #0
 8009a64:	4603      	mov	r3, r0
 8009a66:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009a6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009a70:	2b84      	cmp	r3, #132	@ 0x84
 8009a72:	d005      	beq.n	8009a80 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009a74:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	4413      	add	r3, r2
 8009a7c:	3303      	adds	r3, #3
 8009a7e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009a80:	68fb      	ldr	r3, [r7, #12]
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3714      	adds	r7, #20
 8009a86:	46bd      	mov	sp, r7
 8009a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8c:	4770      	bx	lr

08009a8e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009a8e:	b580      	push	{r7, lr}
 8009a90:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009a92:	f000 fae5 	bl	800a060 <vTaskStartScheduler>
  
  return osOK;
 8009a96:	2300      	movs	r3, #0
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a9e:	b089      	sub	sp, #36	@ 0x24
 8009aa0:	af04      	add	r7, sp, #16
 8009aa2:	6078      	str	r0, [r7, #4]
 8009aa4:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	695b      	ldr	r3, [r3, #20]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d020      	beq.n	8009af0 <osThreadCreate+0x54>
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	699b      	ldr	r3, [r3, #24]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d01c      	beq.n	8009af0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	685c      	ldr	r4, [r3, #4]
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	691e      	ldr	r6, [r3, #16]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f7ff ffc8 	bl	8009a5e <makeFreeRtosPriority>
 8009ace:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	695b      	ldr	r3, [r3, #20]
 8009ad4:	687a      	ldr	r2, [r7, #4]
 8009ad6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ad8:	9202      	str	r2, [sp, #8]
 8009ada:	9301      	str	r3, [sp, #4]
 8009adc:	9100      	str	r1, [sp, #0]
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	4632      	mov	r2, r6
 8009ae2:	4629      	mov	r1, r5
 8009ae4:	4620      	mov	r0, r4
 8009ae6:	f000 f8ed 	bl	8009cc4 <xTaskCreateStatic>
 8009aea:	4603      	mov	r3, r0
 8009aec:	60fb      	str	r3, [r7, #12]
 8009aee:	e01c      	b.n	8009b2a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	685c      	ldr	r4, [r3, #4]
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009afc:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009b04:	4618      	mov	r0, r3
 8009b06:	f7ff ffaa 	bl	8009a5e <makeFreeRtosPriority>
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	f107 030c 	add.w	r3, r7, #12
 8009b10:	9301      	str	r3, [sp, #4]
 8009b12:	9200      	str	r2, [sp, #0]
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	4632      	mov	r2, r6
 8009b18:	4629      	mov	r1, r5
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f000 f932 	bl	8009d84 <xTaskCreate>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d001      	beq.n	8009b2a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009b26:	2300      	movs	r3, #0
 8009b28:	e000      	b.n	8009b2c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3714      	adds	r7, #20
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009b34 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d001      	beq.n	8009b4a <osDelay+0x16>
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	e000      	b.n	8009b4c <osDelay+0x18>
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	f000 fa51 	bl	8009ff4 <vTaskDelay>
  
  return osOK;
 8009b52:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3710      	adds	r7, #16
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b083      	sub	sp, #12
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f103 0208 	add.w	r2, r3, #8
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f04f 32ff 	mov.w	r2, #4294967295
 8009b74:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f103 0208 	add.w	r2, r3, #8
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f103 0208 	add.w	r2, r3, #8
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009b90:	bf00      	nop
 8009b92:	370c      	adds	r7, #12
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr

08009b9c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b083      	sub	sp, #12
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009baa:	bf00      	nop
 8009bac:	370c      	adds	r7, #12
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb4:	4770      	bx	lr

08009bb6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009bb6:	b480      	push	{r7}
 8009bb8:	b085      	sub	sp, #20
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	6078      	str	r0, [r7, #4]
 8009bbe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	68fa      	ldr	r2, [r7, #12]
 8009bca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	689a      	ldr	r2, [r3, #8]
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	689b      	ldr	r3, [r3, #8]
 8009bd8:	683a      	ldr	r2, [r7, #0]
 8009bda:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	683a      	ldr	r2, [r7, #0]
 8009be0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	687a      	ldr	r2, [r7, #4]
 8009be6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	1c5a      	adds	r2, r3, #1
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	601a      	str	r2, [r3, #0]
}
 8009bf2:	bf00      	nop
 8009bf4:	3714      	adds	r7, #20
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfc:	4770      	bx	lr

08009bfe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009bfe:	b480      	push	{r7}
 8009c00:	b085      	sub	sp, #20
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
 8009c06:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c14:	d103      	bne.n	8009c1e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	691b      	ldr	r3, [r3, #16]
 8009c1a:	60fb      	str	r3, [r7, #12]
 8009c1c:	e00c      	b.n	8009c38 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	3308      	adds	r3, #8
 8009c22:	60fb      	str	r3, [r7, #12]
 8009c24:	e002      	b.n	8009c2c <vListInsert+0x2e>
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	60fb      	str	r3, [r7, #12]
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	685b      	ldr	r3, [r3, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	68ba      	ldr	r2, [r7, #8]
 8009c34:	429a      	cmp	r2, r3
 8009c36:	d2f6      	bcs.n	8009c26 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	685a      	ldr	r2, [r3, #4]
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	685b      	ldr	r3, [r3, #4]
 8009c44:	683a      	ldr	r2, [r7, #0]
 8009c46:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	68fa      	ldr	r2, [r7, #12]
 8009c4c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	683a      	ldr	r2, [r7, #0]
 8009c52:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	1c5a      	adds	r2, r3, #1
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	601a      	str	r2, [r3, #0]
}
 8009c64:	bf00      	nop
 8009c66:	3714      	adds	r7, #20
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6e:	4770      	bx	lr

08009c70 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009c70:	b480      	push	{r7}
 8009c72:	b085      	sub	sp, #20
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	691b      	ldr	r3, [r3, #16]
 8009c7c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	687a      	ldr	r2, [r7, #4]
 8009c84:	6892      	ldr	r2, [r2, #8]
 8009c86:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	6852      	ldr	r2, [r2, #4]
 8009c90:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	687a      	ldr	r2, [r7, #4]
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	d103      	bne.n	8009ca4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	689a      	ldr	r2, [r3, #8]
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	1e5a      	subs	r2, r3, #1
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3714      	adds	r7, #20
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc2:	4770      	bx	lr

08009cc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b08e      	sub	sp, #56	@ 0x38
 8009cc8:	af04      	add	r7, sp, #16
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	60b9      	str	r1, [r7, #8]
 8009cce:	607a      	str	r2, [r7, #4]
 8009cd0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d10b      	bne.n	8009cf0 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cdc:	f383 8811 	msr	BASEPRI, r3
 8009ce0:	f3bf 8f6f 	isb	sy
 8009ce4:	f3bf 8f4f 	dsb	sy
 8009ce8:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009cea:	bf00      	nop
 8009cec:	bf00      	nop
 8009cee:	e7fd      	b.n	8009cec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d10b      	bne.n	8009d0e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cfa:	f383 8811 	msr	BASEPRI, r3
 8009cfe:	f3bf 8f6f 	isb	sy
 8009d02:	f3bf 8f4f 	dsb	sy
 8009d06:	61fb      	str	r3, [r7, #28]
}
 8009d08:	bf00      	nop
 8009d0a:	bf00      	nop
 8009d0c:	e7fd      	b.n	8009d0a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009d0e:	2354      	movs	r3, #84	@ 0x54
 8009d10:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	2b54      	cmp	r3, #84	@ 0x54
 8009d16:	d00b      	beq.n	8009d30 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d1c:	f383 8811 	msr	BASEPRI, r3
 8009d20:	f3bf 8f6f 	isb	sy
 8009d24:	f3bf 8f4f 	dsb	sy
 8009d28:	61bb      	str	r3, [r7, #24]
}
 8009d2a:	bf00      	nop
 8009d2c:	bf00      	nop
 8009d2e:	e7fd      	b.n	8009d2c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009d30:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d01e      	beq.n	8009d76 <xTaskCreateStatic+0xb2>
 8009d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d01b      	beq.n	8009d76 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d40:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d46:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d4a:	2202      	movs	r2, #2
 8009d4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009d50:	2300      	movs	r3, #0
 8009d52:	9303      	str	r3, [sp, #12]
 8009d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d56:	9302      	str	r3, [sp, #8]
 8009d58:	f107 0314 	add.w	r3, r7, #20
 8009d5c:	9301      	str	r3, [sp, #4]
 8009d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d60:	9300      	str	r3, [sp, #0]
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	687a      	ldr	r2, [r7, #4]
 8009d66:	68b9      	ldr	r1, [r7, #8]
 8009d68:	68f8      	ldr	r0, [r7, #12]
 8009d6a:	f000 f850 	bl	8009e0e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009d70:	f000 f8d6 	bl	8009f20 <prvAddNewTaskToReadyList>
 8009d74:	e001      	b.n	8009d7a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009d76:	2300      	movs	r3, #0
 8009d78:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009d7a:	697b      	ldr	r3, [r7, #20]
	}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	3728      	adds	r7, #40	@ 0x28
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}

08009d84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b08c      	sub	sp, #48	@ 0x30
 8009d88:	af04      	add	r7, sp, #16
 8009d8a:	60f8      	str	r0, [r7, #12]
 8009d8c:	60b9      	str	r1, [r7, #8]
 8009d8e:	603b      	str	r3, [r7, #0]
 8009d90:	4613      	mov	r3, r2
 8009d92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009d94:	88fb      	ldrh	r3, [r7, #6]
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f000 feed 	bl	800ab78 <pvPortMalloc>
 8009d9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009da0:	697b      	ldr	r3, [r7, #20]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d00e      	beq.n	8009dc4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009da6:	2054      	movs	r0, #84	@ 0x54
 8009da8:	f000 fee6 	bl	800ab78 <pvPortMalloc>
 8009dac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009dae:	69fb      	ldr	r3, [r7, #28]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d003      	beq.n	8009dbc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009db4:	69fb      	ldr	r3, [r7, #28]
 8009db6:	697a      	ldr	r2, [r7, #20]
 8009db8:	631a      	str	r2, [r3, #48]	@ 0x30
 8009dba:	e005      	b.n	8009dc8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009dbc:	6978      	ldr	r0, [r7, #20]
 8009dbe:	f000 ffa9 	bl	800ad14 <vPortFree>
 8009dc2:	e001      	b.n	8009dc8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009dc8:	69fb      	ldr	r3, [r7, #28]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d017      	beq.n	8009dfe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009dce:	69fb      	ldr	r3, [r7, #28]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009dd6:	88fa      	ldrh	r2, [r7, #6]
 8009dd8:	2300      	movs	r3, #0
 8009dda:	9303      	str	r3, [sp, #12]
 8009ddc:	69fb      	ldr	r3, [r7, #28]
 8009dde:	9302      	str	r3, [sp, #8]
 8009de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009de2:	9301      	str	r3, [sp, #4]
 8009de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009de6:	9300      	str	r3, [sp, #0]
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	68b9      	ldr	r1, [r7, #8]
 8009dec:	68f8      	ldr	r0, [r7, #12]
 8009dee:	f000 f80e 	bl	8009e0e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009df2:	69f8      	ldr	r0, [r7, #28]
 8009df4:	f000 f894 	bl	8009f20 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	61bb      	str	r3, [r7, #24]
 8009dfc:	e002      	b.n	8009e04 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8009e02:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009e04:	69bb      	ldr	r3, [r7, #24]
	}
 8009e06:	4618      	mov	r0, r3
 8009e08:	3720      	adds	r7, #32
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}

08009e0e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009e0e:	b580      	push	{r7, lr}
 8009e10:	b088      	sub	sp, #32
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	60f8      	str	r0, [r7, #12]
 8009e16:	60b9      	str	r1, [r7, #8]
 8009e18:	607a      	str	r2, [r7, #4]
 8009e1a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009e26:	3b01      	subs	r3, #1
 8009e28:	009b      	lsls	r3, r3, #2
 8009e2a:	4413      	add	r3, r2
 8009e2c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009e2e:	69bb      	ldr	r3, [r7, #24]
 8009e30:	f023 0307 	bic.w	r3, r3, #7
 8009e34:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009e36:	69bb      	ldr	r3, [r7, #24]
 8009e38:	f003 0307 	and.w	r3, r3, #7
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d00b      	beq.n	8009e58 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e44:	f383 8811 	msr	BASEPRI, r3
 8009e48:	f3bf 8f6f 	isb	sy
 8009e4c:	f3bf 8f4f 	dsb	sy
 8009e50:	617b      	str	r3, [r7, #20]
}
 8009e52:	bf00      	nop
 8009e54:	bf00      	nop
 8009e56:	e7fd      	b.n	8009e54 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d01f      	beq.n	8009e9e <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e5e:	2300      	movs	r3, #0
 8009e60:	61fb      	str	r3, [r7, #28]
 8009e62:	e012      	b.n	8009e8a <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009e64:	68ba      	ldr	r2, [r7, #8]
 8009e66:	69fb      	ldr	r3, [r7, #28]
 8009e68:	4413      	add	r3, r2
 8009e6a:	7819      	ldrb	r1, [r3, #0]
 8009e6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e6e:	69fb      	ldr	r3, [r7, #28]
 8009e70:	4413      	add	r3, r2
 8009e72:	3334      	adds	r3, #52	@ 0x34
 8009e74:	460a      	mov	r2, r1
 8009e76:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009e78:	68ba      	ldr	r2, [r7, #8]
 8009e7a:	69fb      	ldr	r3, [r7, #28]
 8009e7c:	4413      	add	r3, r2
 8009e7e:	781b      	ldrb	r3, [r3, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d006      	beq.n	8009e92 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e84:	69fb      	ldr	r3, [r7, #28]
 8009e86:	3301      	adds	r3, #1
 8009e88:	61fb      	str	r3, [r7, #28]
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	2b0f      	cmp	r3, #15
 8009e8e:	d9e9      	bls.n	8009e64 <prvInitialiseNewTask+0x56>
 8009e90:	e000      	b.n	8009e94 <prvInitialiseNewTask+0x86>
			{
				break;
 8009e92:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e96:	2200      	movs	r2, #0
 8009e98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009e9c:	e003      	b.n	8009ea6 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea8:	2b06      	cmp	r3, #6
 8009eaa:	d901      	bls.n	8009eb0 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009eac:	2306      	movs	r3, #6
 8009eae:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009eb4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009eba:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec4:	3304      	adds	r3, #4
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f7ff fe68 	bl	8009b9c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ece:	3318      	adds	r3, #24
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	f7ff fe63 	bl	8009b9c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eda:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ede:	f1c3 0207 	rsb	r2, r3, #7
 8009ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ee4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ee8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eea:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eee:	2200      	movs	r2, #0
 8009ef0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009efa:	683a      	ldr	r2, [r7, #0]
 8009efc:	68f9      	ldr	r1, [r7, #12]
 8009efe:	69b8      	ldr	r0, [r7, #24]
 8009f00:	f000 fc2c 	bl	800a75c <pxPortInitialiseStack>
 8009f04:	4602      	mov	r2, r0
 8009f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f08:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d002      	beq.n	8009f16 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f16:	bf00      	nop
 8009f18:	3720      	adds	r7, #32
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}
	...

08009f20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b082      	sub	sp, #8
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009f28:	f000 fd46 	bl	800a9b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009f2c:	4b2a      	ldr	r3, [pc, #168]	@ (8009fd8 <prvAddNewTaskToReadyList+0xb8>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	3301      	adds	r3, #1
 8009f32:	4a29      	ldr	r2, [pc, #164]	@ (8009fd8 <prvAddNewTaskToReadyList+0xb8>)
 8009f34:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009f36:	4b29      	ldr	r3, [pc, #164]	@ (8009fdc <prvAddNewTaskToReadyList+0xbc>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d109      	bne.n	8009f52 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009f3e:	4a27      	ldr	r2, [pc, #156]	@ (8009fdc <prvAddNewTaskToReadyList+0xbc>)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009f44:	4b24      	ldr	r3, [pc, #144]	@ (8009fd8 <prvAddNewTaskToReadyList+0xb8>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d110      	bne.n	8009f6e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009f4c:	f000 fac4 	bl	800a4d8 <prvInitialiseTaskLists>
 8009f50:	e00d      	b.n	8009f6e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009f52:	4b23      	ldr	r3, [pc, #140]	@ (8009fe0 <prvAddNewTaskToReadyList+0xc0>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d109      	bne.n	8009f6e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009f5a:	4b20      	ldr	r3, [pc, #128]	@ (8009fdc <prvAddNewTaskToReadyList+0xbc>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d802      	bhi.n	8009f6e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009f68:	4a1c      	ldr	r2, [pc, #112]	@ (8009fdc <prvAddNewTaskToReadyList+0xbc>)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8009fe4 <prvAddNewTaskToReadyList+0xc4>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	3301      	adds	r3, #1
 8009f74:	4a1b      	ldr	r2, [pc, #108]	@ (8009fe4 <prvAddNewTaskToReadyList+0xc4>)
 8009f76:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	409a      	lsls	r2, r3
 8009f80:	4b19      	ldr	r3, [pc, #100]	@ (8009fe8 <prvAddNewTaskToReadyList+0xc8>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	4a18      	ldr	r2, [pc, #96]	@ (8009fe8 <prvAddNewTaskToReadyList+0xc8>)
 8009f88:	6013      	str	r3, [r2, #0]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f8e:	4613      	mov	r3, r2
 8009f90:	009b      	lsls	r3, r3, #2
 8009f92:	4413      	add	r3, r2
 8009f94:	009b      	lsls	r3, r3, #2
 8009f96:	4a15      	ldr	r2, [pc, #84]	@ (8009fec <prvAddNewTaskToReadyList+0xcc>)
 8009f98:	441a      	add	r2, r3
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	3304      	adds	r3, #4
 8009f9e:	4619      	mov	r1, r3
 8009fa0:	4610      	mov	r0, r2
 8009fa2:	f7ff fe08 	bl	8009bb6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009fa6:	f000 fd39 	bl	800aa1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009faa:	4b0d      	ldr	r3, [pc, #52]	@ (8009fe0 <prvAddNewTaskToReadyList+0xc0>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d00e      	beq.n	8009fd0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8009fdc <prvAddNewTaskToReadyList+0xbc>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fbc:	429a      	cmp	r2, r3
 8009fbe:	d207      	bcs.n	8009fd0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8009ff0 <prvAddNewTaskToReadyList+0xd0>)
 8009fc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fc6:	601a      	str	r2, [r3, #0]
 8009fc8:	f3bf 8f4f 	dsb	sy
 8009fcc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009fd0:	bf00      	nop
 8009fd2:	3708      	adds	r7, #8
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}
 8009fd8:	20000d84 	.word	0x20000d84
 8009fdc:	20000c84 	.word	0x20000c84
 8009fe0:	20000d90 	.word	0x20000d90
 8009fe4:	20000da0 	.word	0x20000da0
 8009fe8:	20000d8c 	.word	0x20000d8c
 8009fec:	20000c88 	.word	0x20000c88
 8009ff0:	e000ed04 	.word	0xe000ed04

08009ff4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b084      	sub	sp, #16
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d018      	beq.n	800a038 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a006:	4b14      	ldr	r3, [pc, #80]	@ (800a058 <vTaskDelay+0x64>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d00b      	beq.n	800a026 <vTaskDelay+0x32>
	__asm volatile
 800a00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	60bb      	str	r3, [r7, #8]
}
 800a020:	bf00      	nop
 800a022:	bf00      	nop
 800a024:	e7fd      	b.n	800a022 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a026:	f000 f87d 	bl	800a124 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a02a:	2100      	movs	r1, #0
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f000 fb2f 	bl	800a690 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a032:	f000 f885 	bl	800a140 <xTaskResumeAll>
 800a036:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d107      	bne.n	800a04e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a03e:	4b07      	ldr	r3, [pc, #28]	@ (800a05c <vTaskDelay+0x68>)
 800a040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a044:	601a      	str	r2, [r3, #0]
 800a046:	f3bf 8f4f 	dsb	sy
 800a04a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a04e:	bf00      	nop
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
 800a056:	bf00      	nop
 800a058:	20000dac 	.word	0x20000dac
 800a05c:	e000ed04 	.word	0xe000ed04

0800a060 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b08a      	sub	sp, #40	@ 0x28
 800a064:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a066:	2300      	movs	r3, #0
 800a068:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a06a:	2300      	movs	r3, #0
 800a06c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a06e:	463a      	mov	r2, r7
 800a070:	1d39      	adds	r1, r7, #4
 800a072:	f107 0308 	add.w	r3, r7, #8
 800a076:	4618      	mov	r0, r3
 800a078:	f7f7 fa8e 	bl	8001598 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a07c:	6839      	ldr	r1, [r7, #0]
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	68ba      	ldr	r2, [r7, #8]
 800a082:	9202      	str	r2, [sp, #8]
 800a084:	9301      	str	r3, [sp, #4]
 800a086:	2300      	movs	r3, #0
 800a088:	9300      	str	r3, [sp, #0]
 800a08a:	2300      	movs	r3, #0
 800a08c:	460a      	mov	r2, r1
 800a08e:	491f      	ldr	r1, [pc, #124]	@ (800a10c <vTaskStartScheduler+0xac>)
 800a090:	481f      	ldr	r0, [pc, #124]	@ (800a110 <vTaskStartScheduler+0xb0>)
 800a092:	f7ff fe17 	bl	8009cc4 <xTaskCreateStatic>
 800a096:	4603      	mov	r3, r0
 800a098:	4a1e      	ldr	r2, [pc, #120]	@ (800a114 <vTaskStartScheduler+0xb4>)
 800a09a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a09c:	4b1d      	ldr	r3, [pc, #116]	@ (800a114 <vTaskStartScheduler+0xb4>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d002      	beq.n	800a0aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	617b      	str	r3, [r7, #20]
 800a0a8:	e001      	b.n	800a0ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	2b01      	cmp	r3, #1
 800a0b2:	d116      	bne.n	800a0e2 <vTaskStartScheduler+0x82>
	__asm volatile
 800a0b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0b8:	f383 8811 	msr	BASEPRI, r3
 800a0bc:	f3bf 8f6f 	isb	sy
 800a0c0:	f3bf 8f4f 	dsb	sy
 800a0c4:	613b      	str	r3, [r7, #16]
}
 800a0c6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a0c8:	4b13      	ldr	r3, [pc, #76]	@ (800a118 <vTaskStartScheduler+0xb8>)
 800a0ca:	f04f 32ff 	mov.w	r2, #4294967295
 800a0ce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a0d0:	4b12      	ldr	r3, [pc, #72]	@ (800a11c <vTaskStartScheduler+0xbc>)
 800a0d2:	2201      	movs	r2, #1
 800a0d4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a0d6:	4b12      	ldr	r3, [pc, #72]	@ (800a120 <vTaskStartScheduler+0xc0>)
 800a0d8:	2200      	movs	r2, #0
 800a0da:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a0dc:	f000 fbc8 	bl	800a870 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a0e0:	e00f      	b.n	800a102 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0e8:	d10b      	bne.n	800a102 <vTaskStartScheduler+0xa2>
	__asm volatile
 800a0ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ee:	f383 8811 	msr	BASEPRI, r3
 800a0f2:	f3bf 8f6f 	isb	sy
 800a0f6:	f3bf 8f4f 	dsb	sy
 800a0fa:	60fb      	str	r3, [r7, #12]
}
 800a0fc:	bf00      	nop
 800a0fe:	bf00      	nop
 800a100:	e7fd      	b.n	800a0fe <vTaskStartScheduler+0x9e>
}
 800a102:	bf00      	nop
 800a104:	3718      	adds	r7, #24
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	0800bfcc 	.word	0x0800bfcc
 800a110:	0800a4a9 	.word	0x0800a4a9
 800a114:	20000da8 	.word	0x20000da8
 800a118:	20000da4 	.word	0x20000da4
 800a11c:	20000d90 	.word	0x20000d90
 800a120:	20000d88 	.word	0x20000d88

0800a124 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a124:	b480      	push	{r7}
 800a126:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a128:	4b04      	ldr	r3, [pc, #16]	@ (800a13c <vTaskSuspendAll+0x18>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	3301      	adds	r3, #1
 800a12e:	4a03      	ldr	r2, [pc, #12]	@ (800a13c <vTaskSuspendAll+0x18>)
 800a130:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a132:	bf00      	nop
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr
 800a13c:	20000dac 	.word	0x20000dac

0800a140 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b084      	sub	sp, #16
 800a144:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a146:	2300      	movs	r3, #0
 800a148:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a14a:	2300      	movs	r3, #0
 800a14c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a14e:	4b42      	ldr	r3, [pc, #264]	@ (800a258 <xTaskResumeAll+0x118>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d10b      	bne.n	800a16e <xTaskResumeAll+0x2e>
	__asm volatile
 800a156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15a:	f383 8811 	msr	BASEPRI, r3
 800a15e:	f3bf 8f6f 	isb	sy
 800a162:	f3bf 8f4f 	dsb	sy
 800a166:	603b      	str	r3, [r7, #0]
}
 800a168:	bf00      	nop
 800a16a:	bf00      	nop
 800a16c:	e7fd      	b.n	800a16a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a16e:	f000 fc23 	bl	800a9b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a172:	4b39      	ldr	r3, [pc, #228]	@ (800a258 <xTaskResumeAll+0x118>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	3b01      	subs	r3, #1
 800a178:	4a37      	ldr	r2, [pc, #220]	@ (800a258 <xTaskResumeAll+0x118>)
 800a17a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a17c:	4b36      	ldr	r3, [pc, #216]	@ (800a258 <xTaskResumeAll+0x118>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d161      	bne.n	800a248 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a184:	4b35      	ldr	r3, [pc, #212]	@ (800a25c <xTaskResumeAll+0x11c>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d05d      	beq.n	800a248 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a18c:	e02e      	b.n	800a1ec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a18e:	4b34      	ldr	r3, [pc, #208]	@ (800a260 <xTaskResumeAll+0x120>)
 800a190:	68db      	ldr	r3, [r3, #12]
 800a192:	68db      	ldr	r3, [r3, #12]
 800a194:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	3318      	adds	r3, #24
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7ff fd68 	bl	8009c70 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	3304      	adds	r3, #4
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f7ff fd63 	bl	8009c70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	409a      	lsls	r2, r3
 800a1b2:	4b2c      	ldr	r3, [pc, #176]	@ (800a264 <xTaskResumeAll+0x124>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	4a2a      	ldr	r2, [pc, #168]	@ (800a264 <xTaskResumeAll+0x124>)
 800a1ba:	6013      	str	r3, [r2, #0]
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1c0:	4613      	mov	r3, r2
 800a1c2:	009b      	lsls	r3, r3, #2
 800a1c4:	4413      	add	r3, r2
 800a1c6:	009b      	lsls	r3, r3, #2
 800a1c8:	4a27      	ldr	r2, [pc, #156]	@ (800a268 <xTaskResumeAll+0x128>)
 800a1ca:	441a      	add	r2, r3
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	3304      	adds	r3, #4
 800a1d0:	4619      	mov	r1, r3
 800a1d2:	4610      	mov	r0, r2
 800a1d4:	f7ff fcef 	bl	8009bb6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1dc:	4b23      	ldr	r3, [pc, #140]	@ (800a26c <xTaskResumeAll+0x12c>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e2:	429a      	cmp	r2, r3
 800a1e4:	d302      	bcc.n	800a1ec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a1e6:	4b22      	ldr	r3, [pc, #136]	@ (800a270 <xTaskResumeAll+0x130>)
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a1ec:	4b1c      	ldr	r3, [pc, #112]	@ (800a260 <xTaskResumeAll+0x120>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d1cc      	bne.n	800a18e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d001      	beq.n	800a1fe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a1fa:	f000 fa0b 	bl	800a614 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a1fe:	4b1d      	ldr	r3, [pc, #116]	@ (800a274 <xTaskResumeAll+0x134>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d010      	beq.n	800a22c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a20a:	f000 f837 	bl	800a27c <xTaskIncrementTick>
 800a20e:	4603      	mov	r3, r0
 800a210:	2b00      	cmp	r3, #0
 800a212:	d002      	beq.n	800a21a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a214:	4b16      	ldr	r3, [pc, #88]	@ (800a270 <xTaskResumeAll+0x130>)
 800a216:	2201      	movs	r2, #1
 800a218:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	3b01      	subs	r3, #1
 800a21e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d1f1      	bne.n	800a20a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a226:	4b13      	ldr	r3, [pc, #76]	@ (800a274 <xTaskResumeAll+0x134>)
 800a228:	2200      	movs	r2, #0
 800a22a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a22c:	4b10      	ldr	r3, [pc, #64]	@ (800a270 <xTaskResumeAll+0x130>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d009      	beq.n	800a248 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a234:	2301      	movs	r3, #1
 800a236:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a238:	4b0f      	ldr	r3, [pc, #60]	@ (800a278 <xTaskResumeAll+0x138>)
 800a23a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a23e:	601a      	str	r2, [r3, #0]
 800a240:	f3bf 8f4f 	dsb	sy
 800a244:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a248:	f000 fbe8 	bl	800aa1c <vPortExitCritical>

	return xAlreadyYielded;
 800a24c:	68bb      	ldr	r3, [r7, #8]
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3710      	adds	r7, #16
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}
 800a256:	bf00      	nop
 800a258:	20000dac 	.word	0x20000dac
 800a25c:	20000d84 	.word	0x20000d84
 800a260:	20000d44 	.word	0x20000d44
 800a264:	20000d8c 	.word	0x20000d8c
 800a268:	20000c88 	.word	0x20000c88
 800a26c:	20000c84 	.word	0x20000c84
 800a270:	20000d98 	.word	0x20000d98
 800a274:	20000d94 	.word	0x20000d94
 800a278:	e000ed04 	.word	0xe000ed04

0800a27c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b086      	sub	sp, #24
 800a280:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a282:	2300      	movs	r3, #0
 800a284:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a286:	4b4f      	ldr	r3, [pc, #316]	@ (800a3c4 <xTaskIncrementTick+0x148>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	f040 808f 	bne.w	800a3ae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a290:	4b4d      	ldr	r3, [pc, #308]	@ (800a3c8 <xTaskIncrementTick+0x14c>)
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	3301      	adds	r3, #1
 800a296:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a298:	4a4b      	ldr	r2, [pc, #300]	@ (800a3c8 <xTaskIncrementTick+0x14c>)
 800a29a:	693b      	ldr	r3, [r7, #16]
 800a29c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d121      	bne.n	800a2e8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a2a4:	4b49      	ldr	r3, [pc, #292]	@ (800a3cc <xTaskIncrementTick+0x150>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d00b      	beq.n	800a2c6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a2ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2b2:	f383 8811 	msr	BASEPRI, r3
 800a2b6:	f3bf 8f6f 	isb	sy
 800a2ba:	f3bf 8f4f 	dsb	sy
 800a2be:	603b      	str	r3, [r7, #0]
}
 800a2c0:	bf00      	nop
 800a2c2:	bf00      	nop
 800a2c4:	e7fd      	b.n	800a2c2 <xTaskIncrementTick+0x46>
 800a2c6:	4b41      	ldr	r3, [pc, #260]	@ (800a3cc <xTaskIncrementTick+0x150>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	60fb      	str	r3, [r7, #12]
 800a2cc:	4b40      	ldr	r3, [pc, #256]	@ (800a3d0 <xTaskIncrementTick+0x154>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	4a3e      	ldr	r2, [pc, #248]	@ (800a3cc <xTaskIncrementTick+0x150>)
 800a2d2:	6013      	str	r3, [r2, #0]
 800a2d4:	4a3e      	ldr	r2, [pc, #248]	@ (800a3d0 <xTaskIncrementTick+0x154>)
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	6013      	str	r3, [r2, #0]
 800a2da:	4b3e      	ldr	r3, [pc, #248]	@ (800a3d4 <xTaskIncrementTick+0x158>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	4a3c      	ldr	r2, [pc, #240]	@ (800a3d4 <xTaskIncrementTick+0x158>)
 800a2e2:	6013      	str	r3, [r2, #0]
 800a2e4:	f000 f996 	bl	800a614 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a2e8:	4b3b      	ldr	r3, [pc, #236]	@ (800a3d8 <xTaskIncrementTick+0x15c>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	693a      	ldr	r2, [r7, #16]
 800a2ee:	429a      	cmp	r2, r3
 800a2f0:	d348      	bcc.n	800a384 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a2f2:	4b36      	ldr	r3, [pc, #216]	@ (800a3cc <xTaskIncrementTick+0x150>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d104      	bne.n	800a306 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2fc:	4b36      	ldr	r3, [pc, #216]	@ (800a3d8 <xTaskIncrementTick+0x15c>)
 800a2fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a302:	601a      	str	r2, [r3, #0]
					break;
 800a304:	e03e      	b.n	800a384 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a306:	4b31      	ldr	r3, [pc, #196]	@ (800a3cc <xTaskIncrementTick+0x150>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	68db      	ldr	r3, [r3, #12]
 800a30c:	68db      	ldr	r3, [r3, #12]
 800a30e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a316:	693a      	ldr	r2, [r7, #16]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d203      	bcs.n	800a326 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a31e:	4a2e      	ldr	r2, [pc, #184]	@ (800a3d8 <xTaskIncrementTick+0x15c>)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a324:	e02e      	b.n	800a384 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	3304      	adds	r3, #4
 800a32a:	4618      	mov	r0, r3
 800a32c:	f7ff fca0 	bl	8009c70 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a334:	2b00      	cmp	r3, #0
 800a336:	d004      	beq.n	800a342 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	3318      	adds	r3, #24
 800a33c:	4618      	mov	r0, r3
 800a33e:	f7ff fc97 	bl	8009c70 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a346:	2201      	movs	r2, #1
 800a348:	409a      	lsls	r2, r3
 800a34a:	4b24      	ldr	r3, [pc, #144]	@ (800a3dc <xTaskIncrementTick+0x160>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4313      	orrs	r3, r2
 800a350:	4a22      	ldr	r2, [pc, #136]	@ (800a3dc <xTaskIncrementTick+0x160>)
 800a352:	6013      	str	r3, [r2, #0]
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a358:	4613      	mov	r3, r2
 800a35a:	009b      	lsls	r3, r3, #2
 800a35c:	4413      	add	r3, r2
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	4a1f      	ldr	r2, [pc, #124]	@ (800a3e0 <xTaskIncrementTick+0x164>)
 800a362:	441a      	add	r2, r3
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	3304      	adds	r3, #4
 800a368:	4619      	mov	r1, r3
 800a36a:	4610      	mov	r0, r2
 800a36c:	f7ff fc23 	bl	8009bb6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a374:	4b1b      	ldr	r3, [pc, #108]	@ (800a3e4 <xTaskIncrementTick+0x168>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a37a:	429a      	cmp	r2, r3
 800a37c:	d3b9      	bcc.n	800a2f2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a37e:	2301      	movs	r3, #1
 800a380:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a382:	e7b6      	b.n	800a2f2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a384:	4b17      	ldr	r3, [pc, #92]	@ (800a3e4 <xTaskIncrementTick+0x168>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a38a:	4915      	ldr	r1, [pc, #84]	@ (800a3e0 <xTaskIncrementTick+0x164>)
 800a38c:	4613      	mov	r3, r2
 800a38e:	009b      	lsls	r3, r3, #2
 800a390:	4413      	add	r3, r2
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	440b      	add	r3, r1
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	2b01      	cmp	r3, #1
 800a39a:	d901      	bls.n	800a3a0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a39c:	2301      	movs	r3, #1
 800a39e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a3a0:	4b11      	ldr	r3, [pc, #68]	@ (800a3e8 <xTaskIncrementTick+0x16c>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d007      	beq.n	800a3b8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	617b      	str	r3, [r7, #20]
 800a3ac:	e004      	b.n	800a3b8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a3ae:	4b0f      	ldr	r3, [pc, #60]	@ (800a3ec <xTaskIncrementTick+0x170>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	4a0d      	ldr	r2, [pc, #52]	@ (800a3ec <xTaskIncrementTick+0x170>)
 800a3b6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a3b8:	697b      	ldr	r3, [r7, #20]
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3718      	adds	r7, #24
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}
 800a3c2:	bf00      	nop
 800a3c4:	20000dac 	.word	0x20000dac
 800a3c8:	20000d88 	.word	0x20000d88
 800a3cc:	20000d3c 	.word	0x20000d3c
 800a3d0:	20000d40 	.word	0x20000d40
 800a3d4:	20000d9c 	.word	0x20000d9c
 800a3d8:	20000da4 	.word	0x20000da4
 800a3dc:	20000d8c 	.word	0x20000d8c
 800a3e0:	20000c88 	.word	0x20000c88
 800a3e4:	20000c84 	.word	0x20000c84
 800a3e8:	20000d98 	.word	0x20000d98
 800a3ec:	20000d94 	.word	0x20000d94

0800a3f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b087      	sub	sp, #28
 800a3f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a3f6:	4b27      	ldr	r3, [pc, #156]	@ (800a494 <vTaskSwitchContext+0xa4>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d003      	beq.n	800a406 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a3fe:	4b26      	ldr	r3, [pc, #152]	@ (800a498 <vTaskSwitchContext+0xa8>)
 800a400:	2201      	movs	r2, #1
 800a402:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a404:	e040      	b.n	800a488 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800a406:	4b24      	ldr	r3, [pc, #144]	@ (800a498 <vTaskSwitchContext+0xa8>)
 800a408:	2200      	movs	r2, #0
 800a40a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a40c:	4b23      	ldr	r3, [pc, #140]	@ (800a49c <vTaskSwitchContext+0xac>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	fab3 f383 	clz	r3, r3
 800a418:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a41a:	7afb      	ldrb	r3, [r7, #11]
 800a41c:	f1c3 031f 	rsb	r3, r3, #31
 800a420:	617b      	str	r3, [r7, #20]
 800a422:	491f      	ldr	r1, [pc, #124]	@ (800a4a0 <vTaskSwitchContext+0xb0>)
 800a424:	697a      	ldr	r2, [r7, #20]
 800a426:	4613      	mov	r3, r2
 800a428:	009b      	lsls	r3, r3, #2
 800a42a:	4413      	add	r3, r2
 800a42c:	009b      	lsls	r3, r3, #2
 800a42e:	440b      	add	r3, r1
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d10b      	bne.n	800a44e <vTaskSwitchContext+0x5e>
	__asm volatile
 800a436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a43a:	f383 8811 	msr	BASEPRI, r3
 800a43e:	f3bf 8f6f 	isb	sy
 800a442:	f3bf 8f4f 	dsb	sy
 800a446:	607b      	str	r3, [r7, #4]
}
 800a448:	bf00      	nop
 800a44a:	bf00      	nop
 800a44c:	e7fd      	b.n	800a44a <vTaskSwitchContext+0x5a>
 800a44e:	697a      	ldr	r2, [r7, #20]
 800a450:	4613      	mov	r3, r2
 800a452:	009b      	lsls	r3, r3, #2
 800a454:	4413      	add	r3, r2
 800a456:	009b      	lsls	r3, r3, #2
 800a458:	4a11      	ldr	r2, [pc, #68]	@ (800a4a0 <vTaskSwitchContext+0xb0>)
 800a45a:	4413      	add	r3, r2
 800a45c:	613b      	str	r3, [r7, #16]
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	685a      	ldr	r2, [r3, #4]
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	605a      	str	r2, [r3, #4]
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	685a      	ldr	r2, [r3, #4]
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	3308      	adds	r3, #8
 800a470:	429a      	cmp	r2, r3
 800a472:	d104      	bne.n	800a47e <vTaskSwitchContext+0x8e>
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	685a      	ldr	r2, [r3, #4]
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	605a      	str	r2, [r3, #4]
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	68db      	ldr	r3, [r3, #12]
 800a484:	4a07      	ldr	r2, [pc, #28]	@ (800a4a4 <vTaskSwitchContext+0xb4>)
 800a486:	6013      	str	r3, [r2, #0]
}
 800a488:	bf00      	nop
 800a48a:	371c      	adds	r7, #28
 800a48c:	46bd      	mov	sp, r7
 800a48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a492:	4770      	bx	lr
 800a494:	20000dac 	.word	0x20000dac
 800a498:	20000d98 	.word	0x20000d98
 800a49c:	20000d8c 	.word	0x20000d8c
 800a4a0:	20000c88 	.word	0x20000c88
 800a4a4:	20000c84 	.word	0x20000c84

0800a4a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b082      	sub	sp, #8
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a4b0:	f000 f852 	bl	800a558 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a4b4:	4b06      	ldr	r3, [pc, #24]	@ (800a4d0 <prvIdleTask+0x28>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	2b01      	cmp	r3, #1
 800a4ba:	d9f9      	bls.n	800a4b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a4bc:	4b05      	ldr	r3, [pc, #20]	@ (800a4d4 <prvIdleTask+0x2c>)
 800a4be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4c2:	601a      	str	r2, [r3, #0]
 800a4c4:	f3bf 8f4f 	dsb	sy
 800a4c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a4cc:	e7f0      	b.n	800a4b0 <prvIdleTask+0x8>
 800a4ce:	bf00      	nop
 800a4d0:	20000c88 	.word	0x20000c88
 800a4d4:	e000ed04 	.word	0xe000ed04

0800a4d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b082      	sub	sp, #8
 800a4dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a4de:	2300      	movs	r3, #0
 800a4e0:	607b      	str	r3, [r7, #4]
 800a4e2:	e00c      	b.n	800a4fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a4e4:	687a      	ldr	r2, [r7, #4]
 800a4e6:	4613      	mov	r3, r2
 800a4e8:	009b      	lsls	r3, r3, #2
 800a4ea:	4413      	add	r3, r2
 800a4ec:	009b      	lsls	r3, r3, #2
 800a4ee:	4a12      	ldr	r2, [pc, #72]	@ (800a538 <prvInitialiseTaskLists+0x60>)
 800a4f0:	4413      	add	r3, r2
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f7ff fb32 	bl	8009b5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	3301      	adds	r3, #1
 800a4fc:	607b      	str	r3, [r7, #4]
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2b06      	cmp	r3, #6
 800a502:	d9ef      	bls.n	800a4e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a504:	480d      	ldr	r0, [pc, #52]	@ (800a53c <prvInitialiseTaskLists+0x64>)
 800a506:	f7ff fb29 	bl	8009b5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a50a:	480d      	ldr	r0, [pc, #52]	@ (800a540 <prvInitialiseTaskLists+0x68>)
 800a50c:	f7ff fb26 	bl	8009b5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a510:	480c      	ldr	r0, [pc, #48]	@ (800a544 <prvInitialiseTaskLists+0x6c>)
 800a512:	f7ff fb23 	bl	8009b5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a516:	480c      	ldr	r0, [pc, #48]	@ (800a548 <prvInitialiseTaskLists+0x70>)
 800a518:	f7ff fb20 	bl	8009b5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a51c:	480b      	ldr	r0, [pc, #44]	@ (800a54c <prvInitialiseTaskLists+0x74>)
 800a51e:	f7ff fb1d 	bl	8009b5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a522:	4b0b      	ldr	r3, [pc, #44]	@ (800a550 <prvInitialiseTaskLists+0x78>)
 800a524:	4a05      	ldr	r2, [pc, #20]	@ (800a53c <prvInitialiseTaskLists+0x64>)
 800a526:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a528:	4b0a      	ldr	r3, [pc, #40]	@ (800a554 <prvInitialiseTaskLists+0x7c>)
 800a52a:	4a05      	ldr	r2, [pc, #20]	@ (800a540 <prvInitialiseTaskLists+0x68>)
 800a52c:	601a      	str	r2, [r3, #0]
}
 800a52e:	bf00      	nop
 800a530:	3708      	adds	r7, #8
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	20000c88 	.word	0x20000c88
 800a53c:	20000d14 	.word	0x20000d14
 800a540:	20000d28 	.word	0x20000d28
 800a544:	20000d44 	.word	0x20000d44
 800a548:	20000d58 	.word	0x20000d58
 800a54c:	20000d70 	.word	0x20000d70
 800a550:	20000d3c 	.word	0x20000d3c
 800a554:	20000d40 	.word	0x20000d40

0800a558 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b082      	sub	sp, #8
 800a55c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a55e:	e019      	b.n	800a594 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a560:	f000 fa2a 	bl	800a9b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a564:	4b10      	ldr	r3, [pc, #64]	@ (800a5a8 <prvCheckTasksWaitingTermination+0x50>)
 800a566:	68db      	ldr	r3, [r3, #12]
 800a568:	68db      	ldr	r3, [r3, #12]
 800a56a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	3304      	adds	r3, #4
 800a570:	4618      	mov	r0, r3
 800a572:	f7ff fb7d 	bl	8009c70 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a576:	4b0d      	ldr	r3, [pc, #52]	@ (800a5ac <prvCheckTasksWaitingTermination+0x54>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	3b01      	subs	r3, #1
 800a57c:	4a0b      	ldr	r2, [pc, #44]	@ (800a5ac <prvCheckTasksWaitingTermination+0x54>)
 800a57e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a580:	4b0b      	ldr	r3, [pc, #44]	@ (800a5b0 <prvCheckTasksWaitingTermination+0x58>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	3b01      	subs	r3, #1
 800a586:	4a0a      	ldr	r2, [pc, #40]	@ (800a5b0 <prvCheckTasksWaitingTermination+0x58>)
 800a588:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a58a:	f000 fa47 	bl	800aa1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f000 f810 	bl	800a5b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a594:	4b06      	ldr	r3, [pc, #24]	@ (800a5b0 <prvCheckTasksWaitingTermination+0x58>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d1e1      	bne.n	800a560 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a59c:	bf00      	nop
 800a59e:	bf00      	nop
 800a5a0:	3708      	adds	r7, #8
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
 800a5a6:	bf00      	nop
 800a5a8:	20000d58 	.word	0x20000d58
 800a5ac:	20000d84 	.word	0x20000d84
 800a5b0:	20000d6c 	.word	0x20000d6c

0800a5b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b084      	sub	sp, #16
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d108      	bne.n	800a5d8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f000 fba2 	bl	800ad14 <vPortFree>
				vPortFree( pxTCB );
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f000 fb9f 	bl	800ad14 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a5d6:	e019      	b.n	800a60c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a5de:	2b01      	cmp	r3, #1
 800a5e0:	d103      	bne.n	800a5ea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f000 fb96 	bl	800ad14 <vPortFree>
	}
 800a5e8:	e010      	b.n	800a60c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a5f0:	2b02      	cmp	r3, #2
 800a5f2:	d00b      	beq.n	800a60c <prvDeleteTCB+0x58>
	__asm volatile
 800a5f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5f8:	f383 8811 	msr	BASEPRI, r3
 800a5fc:	f3bf 8f6f 	isb	sy
 800a600:	f3bf 8f4f 	dsb	sy
 800a604:	60fb      	str	r3, [r7, #12]
}
 800a606:	bf00      	nop
 800a608:	bf00      	nop
 800a60a:	e7fd      	b.n	800a608 <prvDeleteTCB+0x54>
	}
 800a60c:	bf00      	nop
 800a60e:	3710      	adds	r7, #16
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a61a:	4b0c      	ldr	r3, [pc, #48]	@ (800a64c <prvResetNextTaskUnblockTime+0x38>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d104      	bne.n	800a62e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a624:	4b0a      	ldr	r3, [pc, #40]	@ (800a650 <prvResetNextTaskUnblockTime+0x3c>)
 800a626:	f04f 32ff 	mov.w	r2, #4294967295
 800a62a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a62c:	e008      	b.n	800a640 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a62e:	4b07      	ldr	r3, [pc, #28]	@ (800a64c <prvResetNextTaskUnblockTime+0x38>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	68db      	ldr	r3, [r3, #12]
 800a634:	68db      	ldr	r3, [r3, #12]
 800a636:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	4a04      	ldr	r2, [pc, #16]	@ (800a650 <prvResetNextTaskUnblockTime+0x3c>)
 800a63e:	6013      	str	r3, [r2, #0]
}
 800a640:	bf00      	nop
 800a642:	370c      	adds	r7, #12
 800a644:	46bd      	mov	sp, r7
 800a646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64a:	4770      	bx	lr
 800a64c:	20000d3c 	.word	0x20000d3c
 800a650:	20000da4 	.word	0x20000da4

0800a654 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a654:	b480      	push	{r7}
 800a656:	b083      	sub	sp, #12
 800a658:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a65a:	4b0b      	ldr	r3, [pc, #44]	@ (800a688 <xTaskGetSchedulerState+0x34>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d102      	bne.n	800a668 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a662:	2301      	movs	r3, #1
 800a664:	607b      	str	r3, [r7, #4]
 800a666:	e008      	b.n	800a67a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a668:	4b08      	ldr	r3, [pc, #32]	@ (800a68c <xTaskGetSchedulerState+0x38>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d102      	bne.n	800a676 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a670:	2302      	movs	r3, #2
 800a672:	607b      	str	r3, [r7, #4]
 800a674:	e001      	b.n	800a67a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a676:	2300      	movs	r3, #0
 800a678:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a67a:	687b      	ldr	r3, [r7, #4]
	}
 800a67c:	4618      	mov	r0, r3
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr
 800a688:	20000d90 	.word	0x20000d90
 800a68c:	20000dac 	.word	0x20000dac

0800a690 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b084      	sub	sp, #16
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
 800a698:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a69a:	4b29      	ldr	r3, [pc, #164]	@ (800a740 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6a0:	4b28      	ldr	r3, [pc, #160]	@ (800a744 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	3304      	adds	r3, #4
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f7ff fae2 	bl	8009c70 <uxListRemove>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d10b      	bne.n	800a6ca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a6b2:	4b24      	ldr	r3, [pc, #144]	@ (800a744 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6b8:	2201      	movs	r2, #1
 800a6ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a6be:	43da      	mvns	r2, r3
 800a6c0:	4b21      	ldr	r3, [pc, #132]	@ (800a748 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	4013      	ands	r3, r2
 800a6c6:	4a20      	ldr	r2, [pc, #128]	@ (800a748 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a6c8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6d0:	d10a      	bne.n	800a6e8 <prvAddCurrentTaskToDelayedList+0x58>
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d007      	beq.n	800a6e8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a6d8:	4b1a      	ldr	r3, [pc, #104]	@ (800a744 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	3304      	adds	r3, #4
 800a6de:	4619      	mov	r1, r3
 800a6e0:	481a      	ldr	r0, [pc, #104]	@ (800a74c <prvAddCurrentTaskToDelayedList+0xbc>)
 800a6e2:	f7ff fa68 	bl	8009bb6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a6e6:	e026      	b.n	800a736 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a6e8:	68fa      	ldr	r2, [r7, #12]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	4413      	add	r3, r2
 800a6ee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a6f0:	4b14      	ldr	r3, [pc, #80]	@ (800a744 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	68ba      	ldr	r2, [r7, #8]
 800a6f6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a6f8:	68ba      	ldr	r2, [r7, #8]
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	d209      	bcs.n	800a714 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a700:	4b13      	ldr	r3, [pc, #76]	@ (800a750 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a702:	681a      	ldr	r2, [r3, #0]
 800a704:	4b0f      	ldr	r3, [pc, #60]	@ (800a744 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	3304      	adds	r3, #4
 800a70a:	4619      	mov	r1, r3
 800a70c:	4610      	mov	r0, r2
 800a70e:	f7ff fa76 	bl	8009bfe <vListInsert>
}
 800a712:	e010      	b.n	800a736 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a714:	4b0f      	ldr	r3, [pc, #60]	@ (800a754 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a716:	681a      	ldr	r2, [r3, #0]
 800a718:	4b0a      	ldr	r3, [pc, #40]	@ (800a744 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	3304      	adds	r3, #4
 800a71e:	4619      	mov	r1, r3
 800a720:	4610      	mov	r0, r2
 800a722:	f7ff fa6c 	bl	8009bfe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a726:	4b0c      	ldr	r3, [pc, #48]	@ (800a758 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	68ba      	ldr	r2, [r7, #8]
 800a72c:	429a      	cmp	r2, r3
 800a72e:	d202      	bcs.n	800a736 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a730:	4a09      	ldr	r2, [pc, #36]	@ (800a758 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a732:	68bb      	ldr	r3, [r7, #8]
 800a734:	6013      	str	r3, [r2, #0]
}
 800a736:	bf00      	nop
 800a738:	3710      	adds	r7, #16
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
 800a73e:	bf00      	nop
 800a740:	20000d88 	.word	0x20000d88
 800a744:	20000c84 	.word	0x20000c84
 800a748:	20000d8c 	.word	0x20000d8c
 800a74c:	20000d70 	.word	0x20000d70
 800a750:	20000d40 	.word	0x20000d40
 800a754:	20000d3c 	.word	0x20000d3c
 800a758:	20000da4 	.word	0x20000da4

0800a75c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a75c:	b480      	push	{r7}
 800a75e:	b085      	sub	sp, #20
 800a760:	af00      	add	r7, sp, #0
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	3b04      	subs	r3, #4
 800a76c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a774:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	3b04      	subs	r3, #4
 800a77a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	f023 0201 	bic.w	r2, r3, #1
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	3b04      	subs	r3, #4
 800a78a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a78c:	4a0c      	ldr	r2, [pc, #48]	@ (800a7c0 <pxPortInitialiseStack+0x64>)
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	3b14      	subs	r3, #20
 800a796:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a798:	687a      	ldr	r2, [r7, #4]
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	3b04      	subs	r3, #4
 800a7a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f06f 0202 	mvn.w	r2, #2
 800a7aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	3b20      	subs	r3, #32
 800a7b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3714      	adds	r7, #20
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7be:	4770      	bx	lr
 800a7c0:	0800a7c5 	.word	0x0800a7c5

0800a7c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b085      	sub	sp, #20
 800a7c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a7ce:	4b13      	ldr	r3, [pc, #76]	@ (800a81c <prvTaskExitError+0x58>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7d6:	d00b      	beq.n	800a7f0 <prvTaskExitError+0x2c>
	__asm volatile
 800a7d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7dc:	f383 8811 	msr	BASEPRI, r3
 800a7e0:	f3bf 8f6f 	isb	sy
 800a7e4:	f3bf 8f4f 	dsb	sy
 800a7e8:	60fb      	str	r3, [r7, #12]
}
 800a7ea:	bf00      	nop
 800a7ec:	bf00      	nop
 800a7ee:	e7fd      	b.n	800a7ec <prvTaskExitError+0x28>
	__asm volatile
 800a7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f4:	f383 8811 	msr	BASEPRI, r3
 800a7f8:	f3bf 8f6f 	isb	sy
 800a7fc:	f3bf 8f4f 	dsb	sy
 800a800:	60bb      	str	r3, [r7, #8]
}
 800a802:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a804:	bf00      	nop
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d0fc      	beq.n	800a806 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a80c:	bf00      	nop
 800a80e:	bf00      	nop
 800a810:	3714      	adds	r7, #20
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr
 800a81a:	bf00      	nop
 800a81c:	20000020 	.word	0x20000020

0800a820 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a820:	4b07      	ldr	r3, [pc, #28]	@ (800a840 <pxCurrentTCBConst2>)
 800a822:	6819      	ldr	r1, [r3, #0]
 800a824:	6808      	ldr	r0, [r1, #0]
 800a826:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82a:	f380 8809 	msr	PSP, r0
 800a82e:	f3bf 8f6f 	isb	sy
 800a832:	f04f 0000 	mov.w	r0, #0
 800a836:	f380 8811 	msr	BASEPRI, r0
 800a83a:	4770      	bx	lr
 800a83c:	f3af 8000 	nop.w

0800a840 <pxCurrentTCBConst2>:
 800a840:	20000c84 	.word	0x20000c84
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a844:	bf00      	nop
 800a846:	bf00      	nop

0800a848 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a848:	4808      	ldr	r0, [pc, #32]	@ (800a86c <prvPortStartFirstTask+0x24>)
 800a84a:	6800      	ldr	r0, [r0, #0]
 800a84c:	6800      	ldr	r0, [r0, #0]
 800a84e:	f380 8808 	msr	MSP, r0
 800a852:	f04f 0000 	mov.w	r0, #0
 800a856:	f380 8814 	msr	CONTROL, r0
 800a85a:	b662      	cpsie	i
 800a85c:	b661      	cpsie	f
 800a85e:	f3bf 8f4f 	dsb	sy
 800a862:	f3bf 8f6f 	isb	sy
 800a866:	df00      	svc	0
 800a868:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a86a:	bf00      	nop
 800a86c:	e000ed08 	.word	0xe000ed08

0800a870 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b086      	sub	sp, #24
 800a874:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a876:	4b47      	ldr	r3, [pc, #284]	@ (800a994 <xPortStartScheduler+0x124>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4a47      	ldr	r2, [pc, #284]	@ (800a998 <xPortStartScheduler+0x128>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d10b      	bne.n	800a898 <xPortStartScheduler+0x28>
	__asm volatile
 800a880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a884:	f383 8811 	msr	BASEPRI, r3
 800a888:	f3bf 8f6f 	isb	sy
 800a88c:	f3bf 8f4f 	dsb	sy
 800a890:	60fb      	str	r3, [r7, #12]
}
 800a892:	bf00      	nop
 800a894:	bf00      	nop
 800a896:	e7fd      	b.n	800a894 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a898:	4b3e      	ldr	r3, [pc, #248]	@ (800a994 <xPortStartScheduler+0x124>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	4a3f      	ldr	r2, [pc, #252]	@ (800a99c <xPortStartScheduler+0x12c>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d10b      	bne.n	800a8ba <xPortStartScheduler+0x4a>
	__asm volatile
 800a8a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8a6:	f383 8811 	msr	BASEPRI, r3
 800a8aa:	f3bf 8f6f 	isb	sy
 800a8ae:	f3bf 8f4f 	dsb	sy
 800a8b2:	613b      	str	r3, [r7, #16]
}
 800a8b4:	bf00      	nop
 800a8b6:	bf00      	nop
 800a8b8:	e7fd      	b.n	800a8b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a8ba:	4b39      	ldr	r3, [pc, #228]	@ (800a9a0 <xPortStartScheduler+0x130>)
 800a8bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	781b      	ldrb	r3, [r3, #0]
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a8c6:	697b      	ldr	r3, [r7, #20]
 800a8c8:	22ff      	movs	r2, #255	@ 0xff
 800a8ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	781b      	ldrb	r3, [r3, #0]
 800a8d0:	b2db      	uxtb	r3, r3
 800a8d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a8d4:	78fb      	ldrb	r3, [r7, #3]
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a8dc:	b2da      	uxtb	r2, r3
 800a8de:	4b31      	ldr	r3, [pc, #196]	@ (800a9a4 <xPortStartScheduler+0x134>)
 800a8e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a8e2:	4b31      	ldr	r3, [pc, #196]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a8e4:	2207      	movs	r2, #7
 800a8e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8e8:	e009      	b.n	800a8fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a8ea:	4b2f      	ldr	r3, [pc, #188]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	3b01      	subs	r3, #1
 800a8f0:	4a2d      	ldr	r2, [pc, #180]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a8f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a8f4:	78fb      	ldrb	r3, [r7, #3]
 800a8f6:	b2db      	uxtb	r3, r3
 800a8f8:	005b      	lsls	r3, r3, #1
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8fe:	78fb      	ldrb	r3, [r7, #3]
 800a900:	b2db      	uxtb	r3, r3
 800a902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a906:	2b80      	cmp	r3, #128	@ 0x80
 800a908:	d0ef      	beq.n	800a8ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a90a:	4b27      	ldr	r3, [pc, #156]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f1c3 0307 	rsb	r3, r3, #7
 800a912:	2b04      	cmp	r3, #4
 800a914:	d00b      	beq.n	800a92e <xPortStartScheduler+0xbe>
	__asm volatile
 800a916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a91a:	f383 8811 	msr	BASEPRI, r3
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	60bb      	str	r3, [r7, #8]
}
 800a928:	bf00      	nop
 800a92a:	bf00      	nop
 800a92c:	e7fd      	b.n	800a92a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a92e:	4b1e      	ldr	r3, [pc, #120]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	021b      	lsls	r3, r3, #8
 800a934:	4a1c      	ldr	r2, [pc, #112]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a936:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a938:	4b1b      	ldr	r3, [pc, #108]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a940:	4a19      	ldr	r2, [pc, #100]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a942:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	b2da      	uxtb	r2, r3
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a94c:	4b17      	ldr	r3, [pc, #92]	@ (800a9ac <xPortStartScheduler+0x13c>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a16      	ldr	r2, [pc, #88]	@ (800a9ac <xPortStartScheduler+0x13c>)
 800a952:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a956:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a958:	4b14      	ldr	r3, [pc, #80]	@ (800a9ac <xPortStartScheduler+0x13c>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a13      	ldr	r2, [pc, #76]	@ (800a9ac <xPortStartScheduler+0x13c>)
 800a95e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a962:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a964:	f000 f8da 	bl	800ab1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a968:	4b11      	ldr	r3, [pc, #68]	@ (800a9b0 <xPortStartScheduler+0x140>)
 800a96a:	2200      	movs	r2, #0
 800a96c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a96e:	f000 f8f9 	bl	800ab64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a972:	4b10      	ldr	r3, [pc, #64]	@ (800a9b4 <xPortStartScheduler+0x144>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4a0f      	ldr	r2, [pc, #60]	@ (800a9b4 <xPortStartScheduler+0x144>)
 800a978:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a97c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a97e:	f7ff ff63 	bl	800a848 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a982:	f7ff fd35 	bl	800a3f0 <vTaskSwitchContext>
	prvTaskExitError();
 800a986:	f7ff ff1d 	bl	800a7c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a98a:	2300      	movs	r3, #0
}
 800a98c:	4618      	mov	r0, r3
 800a98e:	3718      	adds	r7, #24
 800a990:	46bd      	mov	sp, r7
 800a992:	bd80      	pop	{r7, pc}
 800a994:	e000ed00 	.word	0xe000ed00
 800a998:	410fc271 	.word	0x410fc271
 800a99c:	410fc270 	.word	0x410fc270
 800a9a0:	e000e400 	.word	0xe000e400
 800a9a4:	20000db0 	.word	0x20000db0
 800a9a8:	20000db4 	.word	0x20000db4
 800a9ac:	e000ed20 	.word	0xe000ed20
 800a9b0:	20000020 	.word	0x20000020
 800a9b4:	e000ef34 	.word	0xe000ef34

0800a9b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b083      	sub	sp, #12
 800a9bc:	af00      	add	r7, sp, #0
	__asm volatile
 800a9be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9c2:	f383 8811 	msr	BASEPRI, r3
 800a9c6:	f3bf 8f6f 	isb	sy
 800a9ca:	f3bf 8f4f 	dsb	sy
 800a9ce:	607b      	str	r3, [r7, #4]
}
 800a9d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a9d2:	4b10      	ldr	r3, [pc, #64]	@ (800aa14 <vPortEnterCritical+0x5c>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	3301      	adds	r3, #1
 800a9d8:	4a0e      	ldr	r2, [pc, #56]	@ (800aa14 <vPortEnterCritical+0x5c>)
 800a9da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a9dc:	4b0d      	ldr	r3, [pc, #52]	@ (800aa14 <vPortEnterCritical+0x5c>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	d110      	bne.n	800aa06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a9e4:	4b0c      	ldr	r3, [pc, #48]	@ (800aa18 <vPortEnterCritical+0x60>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	b2db      	uxtb	r3, r3
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d00b      	beq.n	800aa06 <vPortEnterCritical+0x4e>
	__asm volatile
 800a9ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9f2:	f383 8811 	msr	BASEPRI, r3
 800a9f6:	f3bf 8f6f 	isb	sy
 800a9fa:	f3bf 8f4f 	dsb	sy
 800a9fe:	603b      	str	r3, [r7, #0]
}
 800aa00:	bf00      	nop
 800aa02:	bf00      	nop
 800aa04:	e7fd      	b.n	800aa02 <vPortEnterCritical+0x4a>
	}
}
 800aa06:	bf00      	nop
 800aa08:	370c      	adds	r7, #12
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa10:	4770      	bx	lr
 800aa12:	bf00      	nop
 800aa14:	20000020 	.word	0x20000020
 800aa18:	e000ed04 	.word	0xe000ed04

0800aa1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aa22:	4b12      	ldr	r3, [pc, #72]	@ (800aa6c <vPortExitCritical+0x50>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10b      	bne.n	800aa42 <vPortExitCritical+0x26>
	__asm volatile
 800aa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2e:	f383 8811 	msr	BASEPRI, r3
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	f3bf 8f4f 	dsb	sy
 800aa3a:	607b      	str	r3, [r7, #4]
}
 800aa3c:	bf00      	nop
 800aa3e:	bf00      	nop
 800aa40:	e7fd      	b.n	800aa3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aa42:	4b0a      	ldr	r3, [pc, #40]	@ (800aa6c <vPortExitCritical+0x50>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	3b01      	subs	r3, #1
 800aa48:	4a08      	ldr	r2, [pc, #32]	@ (800aa6c <vPortExitCritical+0x50>)
 800aa4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aa4c:	4b07      	ldr	r3, [pc, #28]	@ (800aa6c <vPortExitCritical+0x50>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d105      	bne.n	800aa60 <vPortExitCritical+0x44>
 800aa54:	2300      	movs	r3, #0
 800aa56:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800aa5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aa60:	bf00      	nop
 800aa62:	370c      	adds	r7, #12
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr
 800aa6c:	20000020 	.word	0x20000020

0800aa70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aa70:	f3ef 8009 	mrs	r0, PSP
 800aa74:	f3bf 8f6f 	isb	sy
 800aa78:	4b15      	ldr	r3, [pc, #84]	@ (800aad0 <pxCurrentTCBConst>)
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	f01e 0f10 	tst.w	lr, #16
 800aa80:	bf08      	it	eq
 800aa82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aa86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa8a:	6010      	str	r0, [r2, #0]
 800aa8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aa90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800aa94:	f380 8811 	msr	BASEPRI, r0
 800aa98:	f3bf 8f4f 	dsb	sy
 800aa9c:	f3bf 8f6f 	isb	sy
 800aaa0:	f7ff fca6 	bl	800a3f0 <vTaskSwitchContext>
 800aaa4:	f04f 0000 	mov.w	r0, #0
 800aaa8:	f380 8811 	msr	BASEPRI, r0
 800aaac:	bc09      	pop	{r0, r3}
 800aaae:	6819      	ldr	r1, [r3, #0]
 800aab0:	6808      	ldr	r0, [r1, #0]
 800aab2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aab6:	f01e 0f10 	tst.w	lr, #16
 800aaba:	bf08      	it	eq
 800aabc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aac0:	f380 8809 	msr	PSP, r0
 800aac4:	f3bf 8f6f 	isb	sy
 800aac8:	4770      	bx	lr
 800aaca:	bf00      	nop
 800aacc:	f3af 8000 	nop.w

0800aad0 <pxCurrentTCBConst>:
 800aad0:	20000c84 	.word	0x20000c84
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aad4:	bf00      	nop
 800aad6:	bf00      	nop

0800aad8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
	__asm volatile
 800aade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae2:	f383 8811 	msr	BASEPRI, r3
 800aae6:	f3bf 8f6f 	isb	sy
 800aaea:	f3bf 8f4f 	dsb	sy
 800aaee:	607b      	str	r3, [r7, #4]
}
 800aaf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aaf2:	f7ff fbc3 	bl	800a27c <xTaskIncrementTick>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d003      	beq.n	800ab04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800aafc:	4b06      	ldr	r3, [pc, #24]	@ (800ab18 <xPortSysTickHandler+0x40>)
 800aafe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab02:	601a      	str	r2, [r3, #0]
 800ab04:	2300      	movs	r3, #0
 800ab06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	f383 8811 	msr	BASEPRI, r3
}
 800ab0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ab10:	bf00      	nop
 800ab12:	3708      	adds	r7, #8
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}
 800ab18:	e000ed04 	.word	0xe000ed04

0800ab1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ab20:	4b0b      	ldr	r3, [pc, #44]	@ (800ab50 <vPortSetupTimerInterrupt+0x34>)
 800ab22:	2200      	movs	r2, #0
 800ab24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ab26:	4b0b      	ldr	r3, [pc, #44]	@ (800ab54 <vPortSetupTimerInterrupt+0x38>)
 800ab28:	2200      	movs	r2, #0
 800ab2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ab2c:	4b0a      	ldr	r3, [pc, #40]	@ (800ab58 <vPortSetupTimerInterrupt+0x3c>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4a0a      	ldr	r2, [pc, #40]	@ (800ab5c <vPortSetupTimerInterrupt+0x40>)
 800ab32:	fba2 2303 	umull	r2, r3, r2, r3
 800ab36:	099b      	lsrs	r3, r3, #6
 800ab38:	4a09      	ldr	r2, [pc, #36]	@ (800ab60 <vPortSetupTimerInterrupt+0x44>)
 800ab3a:	3b01      	subs	r3, #1
 800ab3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ab3e:	4b04      	ldr	r3, [pc, #16]	@ (800ab50 <vPortSetupTimerInterrupt+0x34>)
 800ab40:	2207      	movs	r2, #7
 800ab42:	601a      	str	r2, [r3, #0]
}
 800ab44:	bf00      	nop
 800ab46:	46bd      	mov	sp, r7
 800ab48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4c:	4770      	bx	lr
 800ab4e:	bf00      	nop
 800ab50:	e000e010 	.word	0xe000e010
 800ab54:	e000e018 	.word	0xe000e018
 800ab58:	20000004 	.word	0x20000004
 800ab5c:	10624dd3 	.word	0x10624dd3
 800ab60:	e000e014 	.word	0xe000e014

0800ab64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ab64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ab74 <vPortEnableVFP+0x10>
 800ab68:	6801      	ldr	r1, [r0, #0]
 800ab6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ab6e:	6001      	str	r1, [r0, #0]
 800ab70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ab72:	bf00      	nop
 800ab74:	e000ed88 	.word	0xe000ed88

0800ab78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b08a      	sub	sp, #40	@ 0x28
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ab80:	2300      	movs	r3, #0
 800ab82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ab84:	f7ff face 	bl	800a124 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ab88:	4b5c      	ldr	r3, [pc, #368]	@ (800acfc <pvPortMalloc+0x184>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d101      	bne.n	800ab94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ab90:	f000 f924 	bl	800addc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ab94:	4b5a      	ldr	r3, [pc, #360]	@ (800ad00 <pvPortMalloc+0x188>)
 800ab96:	681a      	ldr	r2, [r3, #0]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	4013      	ands	r3, r2
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f040 8095 	bne.w	800accc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d01e      	beq.n	800abe6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800aba8:	2208      	movs	r2, #8
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	4413      	add	r3, r2
 800abae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f003 0307 	and.w	r3, r3, #7
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d015      	beq.n	800abe6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f023 0307 	bic.w	r3, r3, #7
 800abc0:	3308      	adds	r3, #8
 800abc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f003 0307 	and.w	r3, r3, #7
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d00b      	beq.n	800abe6 <pvPortMalloc+0x6e>
	__asm volatile
 800abce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd2:	f383 8811 	msr	BASEPRI, r3
 800abd6:	f3bf 8f6f 	isb	sy
 800abda:	f3bf 8f4f 	dsb	sy
 800abde:	617b      	str	r3, [r7, #20]
}
 800abe0:	bf00      	nop
 800abe2:	bf00      	nop
 800abe4:	e7fd      	b.n	800abe2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d06f      	beq.n	800accc <pvPortMalloc+0x154>
 800abec:	4b45      	ldr	r3, [pc, #276]	@ (800ad04 <pvPortMalloc+0x18c>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	687a      	ldr	r2, [r7, #4]
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d86a      	bhi.n	800accc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800abf6:	4b44      	ldr	r3, [pc, #272]	@ (800ad08 <pvPortMalloc+0x190>)
 800abf8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800abfa:	4b43      	ldr	r3, [pc, #268]	@ (800ad08 <pvPortMalloc+0x190>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac00:	e004      	b.n	800ac0c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ac02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac04:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ac06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac0e:	685b      	ldr	r3, [r3, #4]
 800ac10:	687a      	ldr	r2, [r7, #4]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d903      	bls.n	800ac1e <pvPortMalloc+0xa6>
 800ac16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d1f1      	bne.n	800ac02 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ac1e:	4b37      	ldr	r3, [pc, #220]	@ (800acfc <pvPortMalloc+0x184>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac24:	429a      	cmp	r2, r3
 800ac26:	d051      	beq.n	800accc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ac28:	6a3b      	ldr	r3, [r7, #32]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	2208      	movs	r2, #8
 800ac2e:	4413      	add	r3, r2
 800ac30:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ac32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac34:	681a      	ldr	r2, [r3, #0]
 800ac36:	6a3b      	ldr	r3, [r7, #32]
 800ac38:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ac3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac3c:	685a      	ldr	r2, [r3, #4]
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	1ad2      	subs	r2, r2, r3
 800ac42:	2308      	movs	r3, #8
 800ac44:	005b      	lsls	r3, r3, #1
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d920      	bls.n	800ac8c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ac4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	4413      	add	r3, r2
 800ac50:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac52:	69bb      	ldr	r3, [r7, #24]
 800ac54:	f003 0307 	and.w	r3, r3, #7
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d00b      	beq.n	800ac74 <pvPortMalloc+0xfc>
	__asm volatile
 800ac5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac60:	f383 8811 	msr	BASEPRI, r3
 800ac64:	f3bf 8f6f 	isb	sy
 800ac68:	f3bf 8f4f 	dsb	sy
 800ac6c:	613b      	str	r3, [r7, #16]
}
 800ac6e:	bf00      	nop
 800ac70:	bf00      	nop
 800ac72:	e7fd      	b.n	800ac70 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ac74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac76:	685a      	ldr	r2, [r3, #4]
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	1ad2      	subs	r2, r2, r3
 800ac7c:	69bb      	ldr	r3, [r7, #24]
 800ac7e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ac80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac82:	687a      	ldr	r2, [r7, #4]
 800ac84:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ac86:	69b8      	ldr	r0, [r7, #24]
 800ac88:	f000 f90a 	bl	800aea0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ac8c:	4b1d      	ldr	r3, [pc, #116]	@ (800ad04 <pvPortMalloc+0x18c>)
 800ac8e:	681a      	ldr	r2, [r3, #0]
 800ac90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	1ad3      	subs	r3, r2, r3
 800ac96:	4a1b      	ldr	r2, [pc, #108]	@ (800ad04 <pvPortMalloc+0x18c>)
 800ac98:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ac9a:	4b1a      	ldr	r3, [pc, #104]	@ (800ad04 <pvPortMalloc+0x18c>)
 800ac9c:	681a      	ldr	r2, [r3, #0]
 800ac9e:	4b1b      	ldr	r3, [pc, #108]	@ (800ad0c <pvPortMalloc+0x194>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	429a      	cmp	r2, r3
 800aca4:	d203      	bcs.n	800acae <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aca6:	4b17      	ldr	r3, [pc, #92]	@ (800ad04 <pvPortMalloc+0x18c>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4a18      	ldr	r2, [pc, #96]	@ (800ad0c <pvPortMalloc+0x194>)
 800acac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800acae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb0:	685a      	ldr	r2, [r3, #4]
 800acb2:	4b13      	ldr	r3, [pc, #76]	@ (800ad00 <pvPortMalloc+0x188>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	431a      	orrs	r2, r3
 800acb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800acbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acbe:	2200      	movs	r2, #0
 800acc0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800acc2:	4b13      	ldr	r3, [pc, #76]	@ (800ad10 <pvPortMalloc+0x198>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	3301      	adds	r3, #1
 800acc8:	4a11      	ldr	r2, [pc, #68]	@ (800ad10 <pvPortMalloc+0x198>)
 800acca:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800accc:	f7ff fa38 	bl	800a140 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800acd0:	69fb      	ldr	r3, [r7, #28]
 800acd2:	f003 0307 	and.w	r3, r3, #7
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d00b      	beq.n	800acf2 <pvPortMalloc+0x17a>
	__asm volatile
 800acda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acde:	f383 8811 	msr	BASEPRI, r3
 800ace2:	f3bf 8f6f 	isb	sy
 800ace6:	f3bf 8f4f 	dsb	sy
 800acea:	60fb      	str	r3, [r7, #12]
}
 800acec:	bf00      	nop
 800acee:	bf00      	nop
 800acf0:	e7fd      	b.n	800acee <pvPortMalloc+0x176>
	return pvReturn;
 800acf2:	69fb      	ldr	r3, [r7, #28]
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3728      	adds	r7, #40	@ 0x28
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}
 800acfc:	20001978 	.word	0x20001978
 800ad00:	2000198c 	.word	0x2000198c
 800ad04:	2000197c 	.word	0x2000197c
 800ad08:	20001970 	.word	0x20001970
 800ad0c:	20001980 	.word	0x20001980
 800ad10:	20001984 	.word	0x20001984

0800ad14 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b086      	sub	sp, #24
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d04f      	beq.n	800adc6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ad26:	2308      	movs	r3, #8
 800ad28:	425b      	negs	r3, r3
 800ad2a:	697a      	ldr	r2, [r7, #20]
 800ad2c:	4413      	add	r3, r2
 800ad2e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ad34:	693b      	ldr	r3, [r7, #16]
 800ad36:	685a      	ldr	r2, [r3, #4]
 800ad38:	4b25      	ldr	r3, [pc, #148]	@ (800add0 <vPortFree+0xbc>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	4013      	ands	r3, r2
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d10b      	bne.n	800ad5a <vPortFree+0x46>
	__asm volatile
 800ad42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad46:	f383 8811 	msr	BASEPRI, r3
 800ad4a:	f3bf 8f6f 	isb	sy
 800ad4e:	f3bf 8f4f 	dsb	sy
 800ad52:	60fb      	str	r3, [r7, #12]
}
 800ad54:	bf00      	nop
 800ad56:	bf00      	nop
 800ad58:	e7fd      	b.n	800ad56 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d00b      	beq.n	800ad7a <vPortFree+0x66>
	__asm volatile
 800ad62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad66:	f383 8811 	msr	BASEPRI, r3
 800ad6a:	f3bf 8f6f 	isb	sy
 800ad6e:	f3bf 8f4f 	dsb	sy
 800ad72:	60bb      	str	r3, [r7, #8]
}
 800ad74:	bf00      	nop
 800ad76:	bf00      	nop
 800ad78:	e7fd      	b.n	800ad76 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	685a      	ldr	r2, [r3, #4]
 800ad7e:	4b14      	ldr	r3, [pc, #80]	@ (800add0 <vPortFree+0xbc>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	4013      	ands	r3, r2
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d01e      	beq.n	800adc6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d11a      	bne.n	800adc6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ad90:	693b      	ldr	r3, [r7, #16]
 800ad92:	685a      	ldr	r2, [r3, #4]
 800ad94:	4b0e      	ldr	r3, [pc, #56]	@ (800add0 <vPortFree+0xbc>)
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	43db      	mvns	r3, r3
 800ad9a:	401a      	ands	r2, r3
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ada0:	f7ff f9c0 	bl	800a124 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	685a      	ldr	r2, [r3, #4]
 800ada8:	4b0a      	ldr	r3, [pc, #40]	@ (800add4 <vPortFree+0xc0>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	4413      	add	r3, r2
 800adae:	4a09      	ldr	r2, [pc, #36]	@ (800add4 <vPortFree+0xc0>)
 800adb0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800adb2:	6938      	ldr	r0, [r7, #16]
 800adb4:	f000 f874 	bl	800aea0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800adb8:	4b07      	ldr	r3, [pc, #28]	@ (800add8 <vPortFree+0xc4>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	3301      	adds	r3, #1
 800adbe:	4a06      	ldr	r2, [pc, #24]	@ (800add8 <vPortFree+0xc4>)
 800adc0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800adc2:	f7ff f9bd 	bl	800a140 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800adc6:	bf00      	nop
 800adc8:	3718      	adds	r7, #24
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}
 800adce:	bf00      	nop
 800add0:	2000198c 	.word	0x2000198c
 800add4:	2000197c 	.word	0x2000197c
 800add8:	20001988 	.word	0x20001988

0800addc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800addc:	b480      	push	{r7}
 800adde:	b085      	sub	sp, #20
 800ade0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ade2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800ade6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ade8:	4b27      	ldr	r3, [pc, #156]	@ (800ae88 <prvHeapInit+0xac>)
 800adea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	f003 0307 	and.w	r3, r3, #7
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d00c      	beq.n	800ae10 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	3307      	adds	r3, #7
 800adfa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	f023 0307 	bic.w	r3, r3, #7
 800ae02:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ae04:	68ba      	ldr	r2, [r7, #8]
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	1ad3      	subs	r3, r2, r3
 800ae0a:	4a1f      	ldr	r2, [pc, #124]	@ (800ae88 <prvHeapInit+0xac>)
 800ae0c:	4413      	add	r3, r2
 800ae0e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ae14:	4a1d      	ldr	r2, [pc, #116]	@ (800ae8c <prvHeapInit+0xb0>)
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ae1a:	4b1c      	ldr	r3, [pc, #112]	@ (800ae8c <prvHeapInit+0xb0>)
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	68ba      	ldr	r2, [r7, #8]
 800ae24:	4413      	add	r3, r2
 800ae26:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ae28:	2208      	movs	r2, #8
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	1a9b      	subs	r3, r3, r2
 800ae2e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	f023 0307 	bic.w	r3, r3, #7
 800ae36:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	4a15      	ldr	r2, [pc, #84]	@ (800ae90 <prvHeapInit+0xb4>)
 800ae3c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ae3e:	4b14      	ldr	r3, [pc, #80]	@ (800ae90 <prvHeapInit+0xb4>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	2200      	movs	r2, #0
 800ae44:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ae46:	4b12      	ldr	r3, [pc, #72]	@ (800ae90 <prvHeapInit+0xb4>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	68fa      	ldr	r2, [r7, #12]
 800ae56:	1ad2      	subs	r2, r2, r3
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ae5c:	4b0c      	ldr	r3, [pc, #48]	@ (800ae90 <prvHeapInit+0xb4>)
 800ae5e:	681a      	ldr	r2, [r3, #0]
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	685b      	ldr	r3, [r3, #4]
 800ae68:	4a0a      	ldr	r2, [pc, #40]	@ (800ae94 <prvHeapInit+0xb8>)
 800ae6a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	685b      	ldr	r3, [r3, #4]
 800ae70:	4a09      	ldr	r2, [pc, #36]	@ (800ae98 <prvHeapInit+0xbc>)
 800ae72:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ae74:	4b09      	ldr	r3, [pc, #36]	@ (800ae9c <prvHeapInit+0xc0>)
 800ae76:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ae7a:	601a      	str	r2, [r3, #0]
}
 800ae7c:	bf00      	nop
 800ae7e:	3714      	adds	r7, #20
 800ae80:	46bd      	mov	sp, r7
 800ae82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae86:	4770      	bx	lr
 800ae88:	20000db8 	.word	0x20000db8
 800ae8c:	20001970 	.word	0x20001970
 800ae90:	20001978 	.word	0x20001978
 800ae94:	20001980 	.word	0x20001980
 800ae98:	2000197c 	.word	0x2000197c
 800ae9c:	2000198c 	.word	0x2000198c

0800aea0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aea0:	b480      	push	{r7}
 800aea2:	b085      	sub	sp, #20
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aea8:	4b28      	ldr	r3, [pc, #160]	@ (800af4c <prvInsertBlockIntoFreeList+0xac>)
 800aeaa:	60fb      	str	r3, [r7, #12]
 800aeac:	e002      	b.n	800aeb4 <prvInsertBlockIntoFreeList+0x14>
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	60fb      	str	r3, [r7, #12]
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	687a      	ldr	r2, [r7, #4]
 800aeba:	429a      	cmp	r2, r3
 800aebc:	d8f7      	bhi.n	800aeae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	68ba      	ldr	r2, [r7, #8]
 800aec8:	4413      	add	r3, r2
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d108      	bne.n	800aee2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	685a      	ldr	r2, [r3, #4]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	441a      	add	r2, r3
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	685b      	ldr	r3, [r3, #4]
 800aeea:	68ba      	ldr	r2, [r7, #8]
 800aeec:	441a      	add	r2, r3
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	429a      	cmp	r2, r3
 800aef4:	d118      	bne.n	800af28 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	681a      	ldr	r2, [r3, #0]
 800aefa:	4b15      	ldr	r3, [pc, #84]	@ (800af50 <prvInsertBlockIntoFreeList+0xb0>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	429a      	cmp	r2, r3
 800af00:	d00d      	beq.n	800af1e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	685a      	ldr	r2, [r3, #4]
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	685b      	ldr	r3, [r3, #4]
 800af0c:	441a      	add	r2, r3
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	681a      	ldr	r2, [r3, #0]
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	601a      	str	r2, [r3, #0]
 800af1c:	e008      	b.n	800af30 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800af1e:	4b0c      	ldr	r3, [pc, #48]	@ (800af50 <prvInsertBlockIntoFreeList+0xb0>)
 800af20:	681a      	ldr	r2, [r3, #0]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	601a      	str	r2, [r3, #0]
 800af26:	e003      	b.n	800af30 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800af30:	68fa      	ldr	r2, [r7, #12]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	429a      	cmp	r2, r3
 800af36:	d002      	beq.n	800af3e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	687a      	ldr	r2, [r7, #4]
 800af3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800af3e:	bf00      	nop
 800af40:	3714      	adds	r7, #20
 800af42:	46bd      	mov	sp, r7
 800af44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af48:	4770      	bx	lr
 800af4a:	bf00      	nop
 800af4c:	20001970 	.word	0x20001970
 800af50:	20001978 	.word	0x20001978

0800af54 <rand>:
 800af54:	4b16      	ldr	r3, [pc, #88]	@ (800afb0 <rand+0x5c>)
 800af56:	b510      	push	{r4, lr}
 800af58:	681c      	ldr	r4, [r3, #0]
 800af5a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800af5c:	b9b3      	cbnz	r3, 800af8c <rand+0x38>
 800af5e:	2018      	movs	r0, #24
 800af60:	f000 fa40 	bl	800b3e4 <malloc>
 800af64:	4602      	mov	r2, r0
 800af66:	6320      	str	r0, [r4, #48]	@ 0x30
 800af68:	b920      	cbnz	r0, 800af74 <rand+0x20>
 800af6a:	4b12      	ldr	r3, [pc, #72]	@ (800afb4 <rand+0x60>)
 800af6c:	4812      	ldr	r0, [pc, #72]	@ (800afb8 <rand+0x64>)
 800af6e:	2152      	movs	r1, #82	@ 0x52
 800af70:	f000 f9d0 	bl	800b314 <__assert_func>
 800af74:	4911      	ldr	r1, [pc, #68]	@ (800afbc <rand+0x68>)
 800af76:	4b12      	ldr	r3, [pc, #72]	@ (800afc0 <rand+0x6c>)
 800af78:	e9c0 1300 	strd	r1, r3, [r0]
 800af7c:	4b11      	ldr	r3, [pc, #68]	@ (800afc4 <rand+0x70>)
 800af7e:	6083      	str	r3, [r0, #8]
 800af80:	230b      	movs	r3, #11
 800af82:	8183      	strh	r3, [r0, #12]
 800af84:	2100      	movs	r1, #0
 800af86:	2001      	movs	r0, #1
 800af88:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800af8c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800af8e:	480e      	ldr	r0, [pc, #56]	@ (800afc8 <rand+0x74>)
 800af90:	690b      	ldr	r3, [r1, #16]
 800af92:	694c      	ldr	r4, [r1, #20]
 800af94:	4a0d      	ldr	r2, [pc, #52]	@ (800afcc <rand+0x78>)
 800af96:	4358      	muls	r0, r3
 800af98:	fb02 0004 	mla	r0, r2, r4, r0
 800af9c:	fba3 3202 	umull	r3, r2, r3, r2
 800afa0:	3301      	adds	r3, #1
 800afa2:	eb40 0002 	adc.w	r0, r0, r2
 800afa6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800afaa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800afae:	bd10      	pop	{r4, pc}
 800afb0:	20000030 	.word	0x20000030
 800afb4:	0800c058 	.word	0x0800c058
 800afb8:	0800c06f 	.word	0x0800c06f
 800afbc:	abcd330e 	.word	0xabcd330e
 800afc0:	e66d1234 	.word	0xe66d1234
 800afc4:	0005deec 	.word	0x0005deec
 800afc8:	5851f42d 	.word	0x5851f42d
 800afcc:	4c957f2d 	.word	0x4c957f2d

0800afd0 <std>:
 800afd0:	2300      	movs	r3, #0
 800afd2:	b510      	push	{r4, lr}
 800afd4:	4604      	mov	r4, r0
 800afd6:	e9c0 3300 	strd	r3, r3, [r0]
 800afda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800afde:	6083      	str	r3, [r0, #8]
 800afe0:	8181      	strh	r1, [r0, #12]
 800afe2:	6643      	str	r3, [r0, #100]	@ 0x64
 800afe4:	81c2      	strh	r2, [r0, #14]
 800afe6:	6183      	str	r3, [r0, #24]
 800afe8:	4619      	mov	r1, r3
 800afea:	2208      	movs	r2, #8
 800afec:	305c      	adds	r0, #92	@ 0x5c
 800afee:	f000 f906 	bl	800b1fe <memset>
 800aff2:	4b0d      	ldr	r3, [pc, #52]	@ (800b028 <std+0x58>)
 800aff4:	6263      	str	r3, [r4, #36]	@ 0x24
 800aff6:	4b0d      	ldr	r3, [pc, #52]	@ (800b02c <std+0x5c>)
 800aff8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800affa:	4b0d      	ldr	r3, [pc, #52]	@ (800b030 <std+0x60>)
 800affc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800affe:	4b0d      	ldr	r3, [pc, #52]	@ (800b034 <std+0x64>)
 800b000:	6323      	str	r3, [r4, #48]	@ 0x30
 800b002:	4b0d      	ldr	r3, [pc, #52]	@ (800b038 <std+0x68>)
 800b004:	6224      	str	r4, [r4, #32]
 800b006:	429c      	cmp	r4, r3
 800b008:	d006      	beq.n	800b018 <std+0x48>
 800b00a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b00e:	4294      	cmp	r4, r2
 800b010:	d002      	beq.n	800b018 <std+0x48>
 800b012:	33d0      	adds	r3, #208	@ 0xd0
 800b014:	429c      	cmp	r4, r3
 800b016:	d105      	bne.n	800b024 <std+0x54>
 800b018:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b01c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b020:	f000 b966 	b.w	800b2f0 <__retarget_lock_init_recursive>
 800b024:	bd10      	pop	{r4, pc}
 800b026:	bf00      	nop
 800b028:	0800b179 	.word	0x0800b179
 800b02c:	0800b19b 	.word	0x0800b19b
 800b030:	0800b1d3 	.word	0x0800b1d3
 800b034:	0800b1f7 	.word	0x0800b1f7
 800b038:	20001990 	.word	0x20001990

0800b03c <stdio_exit_handler>:
 800b03c:	4a02      	ldr	r2, [pc, #8]	@ (800b048 <stdio_exit_handler+0xc>)
 800b03e:	4903      	ldr	r1, [pc, #12]	@ (800b04c <stdio_exit_handler+0x10>)
 800b040:	4803      	ldr	r0, [pc, #12]	@ (800b050 <stdio_exit_handler+0x14>)
 800b042:	f000 b869 	b.w	800b118 <_fwalk_sglue>
 800b046:	bf00      	nop
 800b048:	20000024 	.word	0x20000024
 800b04c:	0800bbf5 	.word	0x0800bbf5
 800b050:	20000034 	.word	0x20000034

0800b054 <cleanup_stdio>:
 800b054:	6841      	ldr	r1, [r0, #4]
 800b056:	4b0c      	ldr	r3, [pc, #48]	@ (800b088 <cleanup_stdio+0x34>)
 800b058:	4299      	cmp	r1, r3
 800b05a:	b510      	push	{r4, lr}
 800b05c:	4604      	mov	r4, r0
 800b05e:	d001      	beq.n	800b064 <cleanup_stdio+0x10>
 800b060:	f000 fdc8 	bl	800bbf4 <_fflush_r>
 800b064:	68a1      	ldr	r1, [r4, #8]
 800b066:	4b09      	ldr	r3, [pc, #36]	@ (800b08c <cleanup_stdio+0x38>)
 800b068:	4299      	cmp	r1, r3
 800b06a:	d002      	beq.n	800b072 <cleanup_stdio+0x1e>
 800b06c:	4620      	mov	r0, r4
 800b06e:	f000 fdc1 	bl	800bbf4 <_fflush_r>
 800b072:	68e1      	ldr	r1, [r4, #12]
 800b074:	4b06      	ldr	r3, [pc, #24]	@ (800b090 <cleanup_stdio+0x3c>)
 800b076:	4299      	cmp	r1, r3
 800b078:	d004      	beq.n	800b084 <cleanup_stdio+0x30>
 800b07a:	4620      	mov	r0, r4
 800b07c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b080:	f000 bdb8 	b.w	800bbf4 <_fflush_r>
 800b084:	bd10      	pop	{r4, pc}
 800b086:	bf00      	nop
 800b088:	20001990 	.word	0x20001990
 800b08c:	200019f8 	.word	0x200019f8
 800b090:	20001a60 	.word	0x20001a60

0800b094 <global_stdio_init.part.0>:
 800b094:	b510      	push	{r4, lr}
 800b096:	4b0b      	ldr	r3, [pc, #44]	@ (800b0c4 <global_stdio_init.part.0+0x30>)
 800b098:	4c0b      	ldr	r4, [pc, #44]	@ (800b0c8 <global_stdio_init.part.0+0x34>)
 800b09a:	4a0c      	ldr	r2, [pc, #48]	@ (800b0cc <global_stdio_init.part.0+0x38>)
 800b09c:	601a      	str	r2, [r3, #0]
 800b09e:	4620      	mov	r0, r4
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	2104      	movs	r1, #4
 800b0a4:	f7ff ff94 	bl	800afd0 <std>
 800b0a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	2109      	movs	r1, #9
 800b0b0:	f7ff ff8e 	bl	800afd0 <std>
 800b0b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b0b8:	2202      	movs	r2, #2
 800b0ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0be:	2112      	movs	r1, #18
 800b0c0:	f7ff bf86 	b.w	800afd0 <std>
 800b0c4:	20001ac8 	.word	0x20001ac8
 800b0c8:	20001990 	.word	0x20001990
 800b0cc:	0800b03d 	.word	0x0800b03d

0800b0d0 <__sfp_lock_acquire>:
 800b0d0:	4801      	ldr	r0, [pc, #4]	@ (800b0d8 <__sfp_lock_acquire+0x8>)
 800b0d2:	f000 b90e 	b.w	800b2f2 <__retarget_lock_acquire_recursive>
 800b0d6:	bf00      	nop
 800b0d8:	20001ad1 	.word	0x20001ad1

0800b0dc <__sfp_lock_release>:
 800b0dc:	4801      	ldr	r0, [pc, #4]	@ (800b0e4 <__sfp_lock_release+0x8>)
 800b0de:	f000 b909 	b.w	800b2f4 <__retarget_lock_release_recursive>
 800b0e2:	bf00      	nop
 800b0e4:	20001ad1 	.word	0x20001ad1

0800b0e8 <__sinit>:
 800b0e8:	b510      	push	{r4, lr}
 800b0ea:	4604      	mov	r4, r0
 800b0ec:	f7ff fff0 	bl	800b0d0 <__sfp_lock_acquire>
 800b0f0:	6a23      	ldr	r3, [r4, #32]
 800b0f2:	b11b      	cbz	r3, 800b0fc <__sinit+0x14>
 800b0f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0f8:	f7ff bff0 	b.w	800b0dc <__sfp_lock_release>
 800b0fc:	4b04      	ldr	r3, [pc, #16]	@ (800b110 <__sinit+0x28>)
 800b0fe:	6223      	str	r3, [r4, #32]
 800b100:	4b04      	ldr	r3, [pc, #16]	@ (800b114 <__sinit+0x2c>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d1f5      	bne.n	800b0f4 <__sinit+0xc>
 800b108:	f7ff ffc4 	bl	800b094 <global_stdio_init.part.0>
 800b10c:	e7f2      	b.n	800b0f4 <__sinit+0xc>
 800b10e:	bf00      	nop
 800b110:	0800b055 	.word	0x0800b055
 800b114:	20001ac8 	.word	0x20001ac8

0800b118 <_fwalk_sglue>:
 800b118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b11c:	4607      	mov	r7, r0
 800b11e:	4688      	mov	r8, r1
 800b120:	4614      	mov	r4, r2
 800b122:	2600      	movs	r6, #0
 800b124:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b128:	f1b9 0901 	subs.w	r9, r9, #1
 800b12c:	d505      	bpl.n	800b13a <_fwalk_sglue+0x22>
 800b12e:	6824      	ldr	r4, [r4, #0]
 800b130:	2c00      	cmp	r4, #0
 800b132:	d1f7      	bne.n	800b124 <_fwalk_sglue+0xc>
 800b134:	4630      	mov	r0, r6
 800b136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b13a:	89ab      	ldrh	r3, [r5, #12]
 800b13c:	2b01      	cmp	r3, #1
 800b13e:	d907      	bls.n	800b150 <_fwalk_sglue+0x38>
 800b140:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b144:	3301      	adds	r3, #1
 800b146:	d003      	beq.n	800b150 <_fwalk_sglue+0x38>
 800b148:	4629      	mov	r1, r5
 800b14a:	4638      	mov	r0, r7
 800b14c:	47c0      	blx	r8
 800b14e:	4306      	orrs	r6, r0
 800b150:	3568      	adds	r5, #104	@ 0x68
 800b152:	e7e9      	b.n	800b128 <_fwalk_sglue+0x10>

0800b154 <iprintf>:
 800b154:	b40f      	push	{r0, r1, r2, r3}
 800b156:	b507      	push	{r0, r1, r2, lr}
 800b158:	4906      	ldr	r1, [pc, #24]	@ (800b174 <iprintf+0x20>)
 800b15a:	ab04      	add	r3, sp, #16
 800b15c:	6808      	ldr	r0, [r1, #0]
 800b15e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b162:	6881      	ldr	r1, [r0, #8]
 800b164:	9301      	str	r3, [sp, #4]
 800b166:	f000 fa1d 	bl	800b5a4 <_vfiprintf_r>
 800b16a:	b003      	add	sp, #12
 800b16c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b170:	b004      	add	sp, #16
 800b172:	4770      	bx	lr
 800b174:	20000030 	.word	0x20000030

0800b178 <__sread>:
 800b178:	b510      	push	{r4, lr}
 800b17a:	460c      	mov	r4, r1
 800b17c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b180:	f000 f868 	bl	800b254 <_read_r>
 800b184:	2800      	cmp	r0, #0
 800b186:	bfab      	itete	ge
 800b188:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b18a:	89a3      	ldrhlt	r3, [r4, #12]
 800b18c:	181b      	addge	r3, r3, r0
 800b18e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b192:	bfac      	ite	ge
 800b194:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b196:	81a3      	strhlt	r3, [r4, #12]
 800b198:	bd10      	pop	{r4, pc}

0800b19a <__swrite>:
 800b19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b19e:	461f      	mov	r7, r3
 800b1a0:	898b      	ldrh	r3, [r1, #12]
 800b1a2:	05db      	lsls	r3, r3, #23
 800b1a4:	4605      	mov	r5, r0
 800b1a6:	460c      	mov	r4, r1
 800b1a8:	4616      	mov	r6, r2
 800b1aa:	d505      	bpl.n	800b1b8 <__swrite+0x1e>
 800b1ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1b0:	2302      	movs	r3, #2
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	f000 f83c 	bl	800b230 <_lseek_r>
 800b1b8:	89a3      	ldrh	r3, [r4, #12]
 800b1ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b1c2:	81a3      	strh	r3, [r4, #12]
 800b1c4:	4632      	mov	r2, r6
 800b1c6:	463b      	mov	r3, r7
 800b1c8:	4628      	mov	r0, r5
 800b1ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1ce:	f000 b853 	b.w	800b278 <_write_r>

0800b1d2 <__sseek>:
 800b1d2:	b510      	push	{r4, lr}
 800b1d4:	460c      	mov	r4, r1
 800b1d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1da:	f000 f829 	bl	800b230 <_lseek_r>
 800b1de:	1c43      	adds	r3, r0, #1
 800b1e0:	89a3      	ldrh	r3, [r4, #12]
 800b1e2:	bf15      	itete	ne
 800b1e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b1e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b1ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b1ee:	81a3      	strheq	r3, [r4, #12]
 800b1f0:	bf18      	it	ne
 800b1f2:	81a3      	strhne	r3, [r4, #12]
 800b1f4:	bd10      	pop	{r4, pc}

0800b1f6 <__sclose>:
 800b1f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1fa:	f000 b809 	b.w	800b210 <_close_r>

0800b1fe <memset>:
 800b1fe:	4402      	add	r2, r0
 800b200:	4603      	mov	r3, r0
 800b202:	4293      	cmp	r3, r2
 800b204:	d100      	bne.n	800b208 <memset+0xa>
 800b206:	4770      	bx	lr
 800b208:	f803 1b01 	strb.w	r1, [r3], #1
 800b20c:	e7f9      	b.n	800b202 <memset+0x4>
	...

0800b210 <_close_r>:
 800b210:	b538      	push	{r3, r4, r5, lr}
 800b212:	4d06      	ldr	r5, [pc, #24]	@ (800b22c <_close_r+0x1c>)
 800b214:	2300      	movs	r3, #0
 800b216:	4604      	mov	r4, r0
 800b218:	4608      	mov	r0, r1
 800b21a:	602b      	str	r3, [r5, #0]
 800b21c:	f7f7 fae4 	bl	80027e8 <_close>
 800b220:	1c43      	adds	r3, r0, #1
 800b222:	d102      	bne.n	800b22a <_close_r+0x1a>
 800b224:	682b      	ldr	r3, [r5, #0]
 800b226:	b103      	cbz	r3, 800b22a <_close_r+0x1a>
 800b228:	6023      	str	r3, [r4, #0]
 800b22a:	bd38      	pop	{r3, r4, r5, pc}
 800b22c:	20001acc 	.word	0x20001acc

0800b230 <_lseek_r>:
 800b230:	b538      	push	{r3, r4, r5, lr}
 800b232:	4d07      	ldr	r5, [pc, #28]	@ (800b250 <_lseek_r+0x20>)
 800b234:	4604      	mov	r4, r0
 800b236:	4608      	mov	r0, r1
 800b238:	4611      	mov	r1, r2
 800b23a:	2200      	movs	r2, #0
 800b23c:	602a      	str	r2, [r5, #0]
 800b23e:	461a      	mov	r2, r3
 800b240:	f7f7 faf9 	bl	8002836 <_lseek>
 800b244:	1c43      	adds	r3, r0, #1
 800b246:	d102      	bne.n	800b24e <_lseek_r+0x1e>
 800b248:	682b      	ldr	r3, [r5, #0]
 800b24a:	b103      	cbz	r3, 800b24e <_lseek_r+0x1e>
 800b24c:	6023      	str	r3, [r4, #0]
 800b24e:	bd38      	pop	{r3, r4, r5, pc}
 800b250:	20001acc 	.word	0x20001acc

0800b254 <_read_r>:
 800b254:	b538      	push	{r3, r4, r5, lr}
 800b256:	4d07      	ldr	r5, [pc, #28]	@ (800b274 <_read_r+0x20>)
 800b258:	4604      	mov	r4, r0
 800b25a:	4608      	mov	r0, r1
 800b25c:	4611      	mov	r1, r2
 800b25e:	2200      	movs	r2, #0
 800b260:	602a      	str	r2, [r5, #0]
 800b262:	461a      	mov	r2, r3
 800b264:	f7f7 fa87 	bl	8002776 <_read>
 800b268:	1c43      	adds	r3, r0, #1
 800b26a:	d102      	bne.n	800b272 <_read_r+0x1e>
 800b26c:	682b      	ldr	r3, [r5, #0]
 800b26e:	b103      	cbz	r3, 800b272 <_read_r+0x1e>
 800b270:	6023      	str	r3, [r4, #0]
 800b272:	bd38      	pop	{r3, r4, r5, pc}
 800b274:	20001acc 	.word	0x20001acc

0800b278 <_write_r>:
 800b278:	b538      	push	{r3, r4, r5, lr}
 800b27a:	4d07      	ldr	r5, [pc, #28]	@ (800b298 <_write_r+0x20>)
 800b27c:	4604      	mov	r4, r0
 800b27e:	4608      	mov	r0, r1
 800b280:	4611      	mov	r1, r2
 800b282:	2200      	movs	r2, #0
 800b284:	602a      	str	r2, [r5, #0]
 800b286:	461a      	mov	r2, r3
 800b288:	f7f7 fa92 	bl	80027b0 <_write>
 800b28c:	1c43      	adds	r3, r0, #1
 800b28e:	d102      	bne.n	800b296 <_write_r+0x1e>
 800b290:	682b      	ldr	r3, [r5, #0]
 800b292:	b103      	cbz	r3, 800b296 <_write_r+0x1e>
 800b294:	6023      	str	r3, [r4, #0]
 800b296:	bd38      	pop	{r3, r4, r5, pc}
 800b298:	20001acc 	.word	0x20001acc

0800b29c <__errno>:
 800b29c:	4b01      	ldr	r3, [pc, #4]	@ (800b2a4 <__errno+0x8>)
 800b29e:	6818      	ldr	r0, [r3, #0]
 800b2a0:	4770      	bx	lr
 800b2a2:	bf00      	nop
 800b2a4:	20000030 	.word	0x20000030

0800b2a8 <__libc_init_array>:
 800b2a8:	b570      	push	{r4, r5, r6, lr}
 800b2aa:	4d0d      	ldr	r5, [pc, #52]	@ (800b2e0 <__libc_init_array+0x38>)
 800b2ac:	4c0d      	ldr	r4, [pc, #52]	@ (800b2e4 <__libc_init_array+0x3c>)
 800b2ae:	1b64      	subs	r4, r4, r5
 800b2b0:	10a4      	asrs	r4, r4, #2
 800b2b2:	2600      	movs	r6, #0
 800b2b4:	42a6      	cmp	r6, r4
 800b2b6:	d109      	bne.n	800b2cc <__libc_init_array+0x24>
 800b2b8:	4d0b      	ldr	r5, [pc, #44]	@ (800b2e8 <__libc_init_array+0x40>)
 800b2ba:	4c0c      	ldr	r4, [pc, #48]	@ (800b2ec <__libc_init_array+0x44>)
 800b2bc:	f000 fe48 	bl	800bf50 <_init>
 800b2c0:	1b64      	subs	r4, r4, r5
 800b2c2:	10a4      	asrs	r4, r4, #2
 800b2c4:	2600      	movs	r6, #0
 800b2c6:	42a6      	cmp	r6, r4
 800b2c8:	d105      	bne.n	800b2d6 <__libc_init_array+0x2e>
 800b2ca:	bd70      	pop	{r4, r5, r6, pc}
 800b2cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2d0:	4798      	blx	r3
 800b2d2:	3601      	adds	r6, #1
 800b2d4:	e7ee      	b.n	800b2b4 <__libc_init_array+0xc>
 800b2d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2da:	4798      	blx	r3
 800b2dc:	3601      	adds	r6, #1
 800b2de:	e7f2      	b.n	800b2c6 <__libc_init_array+0x1e>
 800b2e0:	0800c140 	.word	0x0800c140
 800b2e4:	0800c140 	.word	0x0800c140
 800b2e8:	0800c140 	.word	0x0800c140
 800b2ec:	0800c144 	.word	0x0800c144

0800b2f0 <__retarget_lock_init_recursive>:
 800b2f0:	4770      	bx	lr

0800b2f2 <__retarget_lock_acquire_recursive>:
 800b2f2:	4770      	bx	lr

0800b2f4 <__retarget_lock_release_recursive>:
 800b2f4:	4770      	bx	lr

0800b2f6 <memcpy>:
 800b2f6:	440a      	add	r2, r1
 800b2f8:	4291      	cmp	r1, r2
 800b2fa:	f100 33ff 	add.w	r3, r0, #4294967295
 800b2fe:	d100      	bne.n	800b302 <memcpy+0xc>
 800b300:	4770      	bx	lr
 800b302:	b510      	push	{r4, lr}
 800b304:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b308:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b30c:	4291      	cmp	r1, r2
 800b30e:	d1f9      	bne.n	800b304 <memcpy+0xe>
 800b310:	bd10      	pop	{r4, pc}
	...

0800b314 <__assert_func>:
 800b314:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b316:	4614      	mov	r4, r2
 800b318:	461a      	mov	r2, r3
 800b31a:	4b09      	ldr	r3, [pc, #36]	@ (800b340 <__assert_func+0x2c>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	4605      	mov	r5, r0
 800b320:	68d8      	ldr	r0, [r3, #12]
 800b322:	b14c      	cbz	r4, 800b338 <__assert_func+0x24>
 800b324:	4b07      	ldr	r3, [pc, #28]	@ (800b344 <__assert_func+0x30>)
 800b326:	9100      	str	r1, [sp, #0]
 800b328:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b32c:	4906      	ldr	r1, [pc, #24]	@ (800b348 <__assert_func+0x34>)
 800b32e:	462b      	mov	r3, r5
 800b330:	f000 fc88 	bl	800bc44 <fiprintf>
 800b334:	f000 fd3c 	bl	800bdb0 <abort>
 800b338:	4b04      	ldr	r3, [pc, #16]	@ (800b34c <__assert_func+0x38>)
 800b33a:	461c      	mov	r4, r3
 800b33c:	e7f3      	b.n	800b326 <__assert_func+0x12>
 800b33e:	bf00      	nop
 800b340:	20000030 	.word	0x20000030
 800b344:	0800c0c7 	.word	0x0800c0c7
 800b348:	0800c0d4 	.word	0x0800c0d4
 800b34c:	0800c102 	.word	0x0800c102

0800b350 <_free_r>:
 800b350:	b538      	push	{r3, r4, r5, lr}
 800b352:	4605      	mov	r5, r0
 800b354:	2900      	cmp	r1, #0
 800b356:	d041      	beq.n	800b3dc <_free_r+0x8c>
 800b358:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b35c:	1f0c      	subs	r4, r1, #4
 800b35e:	2b00      	cmp	r3, #0
 800b360:	bfb8      	it	lt
 800b362:	18e4      	addlt	r4, r4, r3
 800b364:	f000 f8e8 	bl	800b538 <__malloc_lock>
 800b368:	4a1d      	ldr	r2, [pc, #116]	@ (800b3e0 <_free_r+0x90>)
 800b36a:	6813      	ldr	r3, [r2, #0]
 800b36c:	b933      	cbnz	r3, 800b37c <_free_r+0x2c>
 800b36e:	6063      	str	r3, [r4, #4]
 800b370:	6014      	str	r4, [r2, #0]
 800b372:	4628      	mov	r0, r5
 800b374:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b378:	f000 b8e4 	b.w	800b544 <__malloc_unlock>
 800b37c:	42a3      	cmp	r3, r4
 800b37e:	d908      	bls.n	800b392 <_free_r+0x42>
 800b380:	6820      	ldr	r0, [r4, #0]
 800b382:	1821      	adds	r1, r4, r0
 800b384:	428b      	cmp	r3, r1
 800b386:	bf01      	itttt	eq
 800b388:	6819      	ldreq	r1, [r3, #0]
 800b38a:	685b      	ldreq	r3, [r3, #4]
 800b38c:	1809      	addeq	r1, r1, r0
 800b38e:	6021      	streq	r1, [r4, #0]
 800b390:	e7ed      	b.n	800b36e <_free_r+0x1e>
 800b392:	461a      	mov	r2, r3
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	b10b      	cbz	r3, 800b39c <_free_r+0x4c>
 800b398:	42a3      	cmp	r3, r4
 800b39a:	d9fa      	bls.n	800b392 <_free_r+0x42>
 800b39c:	6811      	ldr	r1, [r2, #0]
 800b39e:	1850      	adds	r0, r2, r1
 800b3a0:	42a0      	cmp	r0, r4
 800b3a2:	d10b      	bne.n	800b3bc <_free_r+0x6c>
 800b3a4:	6820      	ldr	r0, [r4, #0]
 800b3a6:	4401      	add	r1, r0
 800b3a8:	1850      	adds	r0, r2, r1
 800b3aa:	4283      	cmp	r3, r0
 800b3ac:	6011      	str	r1, [r2, #0]
 800b3ae:	d1e0      	bne.n	800b372 <_free_r+0x22>
 800b3b0:	6818      	ldr	r0, [r3, #0]
 800b3b2:	685b      	ldr	r3, [r3, #4]
 800b3b4:	6053      	str	r3, [r2, #4]
 800b3b6:	4408      	add	r0, r1
 800b3b8:	6010      	str	r0, [r2, #0]
 800b3ba:	e7da      	b.n	800b372 <_free_r+0x22>
 800b3bc:	d902      	bls.n	800b3c4 <_free_r+0x74>
 800b3be:	230c      	movs	r3, #12
 800b3c0:	602b      	str	r3, [r5, #0]
 800b3c2:	e7d6      	b.n	800b372 <_free_r+0x22>
 800b3c4:	6820      	ldr	r0, [r4, #0]
 800b3c6:	1821      	adds	r1, r4, r0
 800b3c8:	428b      	cmp	r3, r1
 800b3ca:	bf04      	itt	eq
 800b3cc:	6819      	ldreq	r1, [r3, #0]
 800b3ce:	685b      	ldreq	r3, [r3, #4]
 800b3d0:	6063      	str	r3, [r4, #4]
 800b3d2:	bf04      	itt	eq
 800b3d4:	1809      	addeq	r1, r1, r0
 800b3d6:	6021      	streq	r1, [r4, #0]
 800b3d8:	6054      	str	r4, [r2, #4]
 800b3da:	e7ca      	b.n	800b372 <_free_r+0x22>
 800b3dc:	bd38      	pop	{r3, r4, r5, pc}
 800b3de:	bf00      	nop
 800b3e0:	20001ad8 	.word	0x20001ad8

0800b3e4 <malloc>:
 800b3e4:	4b02      	ldr	r3, [pc, #8]	@ (800b3f0 <malloc+0xc>)
 800b3e6:	4601      	mov	r1, r0
 800b3e8:	6818      	ldr	r0, [r3, #0]
 800b3ea:	f000 b825 	b.w	800b438 <_malloc_r>
 800b3ee:	bf00      	nop
 800b3f0:	20000030 	.word	0x20000030

0800b3f4 <sbrk_aligned>:
 800b3f4:	b570      	push	{r4, r5, r6, lr}
 800b3f6:	4e0f      	ldr	r6, [pc, #60]	@ (800b434 <sbrk_aligned+0x40>)
 800b3f8:	460c      	mov	r4, r1
 800b3fa:	6831      	ldr	r1, [r6, #0]
 800b3fc:	4605      	mov	r5, r0
 800b3fe:	b911      	cbnz	r1, 800b406 <sbrk_aligned+0x12>
 800b400:	f000 fcc6 	bl	800bd90 <_sbrk_r>
 800b404:	6030      	str	r0, [r6, #0]
 800b406:	4621      	mov	r1, r4
 800b408:	4628      	mov	r0, r5
 800b40a:	f000 fcc1 	bl	800bd90 <_sbrk_r>
 800b40e:	1c43      	adds	r3, r0, #1
 800b410:	d103      	bne.n	800b41a <sbrk_aligned+0x26>
 800b412:	f04f 34ff 	mov.w	r4, #4294967295
 800b416:	4620      	mov	r0, r4
 800b418:	bd70      	pop	{r4, r5, r6, pc}
 800b41a:	1cc4      	adds	r4, r0, #3
 800b41c:	f024 0403 	bic.w	r4, r4, #3
 800b420:	42a0      	cmp	r0, r4
 800b422:	d0f8      	beq.n	800b416 <sbrk_aligned+0x22>
 800b424:	1a21      	subs	r1, r4, r0
 800b426:	4628      	mov	r0, r5
 800b428:	f000 fcb2 	bl	800bd90 <_sbrk_r>
 800b42c:	3001      	adds	r0, #1
 800b42e:	d1f2      	bne.n	800b416 <sbrk_aligned+0x22>
 800b430:	e7ef      	b.n	800b412 <sbrk_aligned+0x1e>
 800b432:	bf00      	nop
 800b434:	20001ad4 	.word	0x20001ad4

0800b438 <_malloc_r>:
 800b438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b43c:	1ccd      	adds	r5, r1, #3
 800b43e:	f025 0503 	bic.w	r5, r5, #3
 800b442:	3508      	adds	r5, #8
 800b444:	2d0c      	cmp	r5, #12
 800b446:	bf38      	it	cc
 800b448:	250c      	movcc	r5, #12
 800b44a:	2d00      	cmp	r5, #0
 800b44c:	4606      	mov	r6, r0
 800b44e:	db01      	blt.n	800b454 <_malloc_r+0x1c>
 800b450:	42a9      	cmp	r1, r5
 800b452:	d904      	bls.n	800b45e <_malloc_r+0x26>
 800b454:	230c      	movs	r3, #12
 800b456:	6033      	str	r3, [r6, #0]
 800b458:	2000      	movs	r0, #0
 800b45a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b45e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b534 <_malloc_r+0xfc>
 800b462:	f000 f869 	bl	800b538 <__malloc_lock>
 800b466:	f8d8 3000 	ldr.w	r3, [r8]
 800b46a:	461c      	mov	r4, r3
 800b46c:	bb44      	cbnz	r4, 800b4c0 <_malloc_r+0x88>
 800b46e:	4629      	mov	r1, r5
 800b470:	4630      	mov	r0, r6
 800b472:	f7ff ffbf 	bl	800b3f4 <sbrk_aligned>
 800b476:	1c43      	adds	r3, r0, #1
 800b478:	4604      	mov	r4, r0
 800b47a:	d158      	bne.n	800b52e <_malloc_r+0xf6>
 800b47c:	f8d8 4000 	ldr.w	r4, [r8]
 800b480:	4627      	mov	r7, r4
 800b482:	2f00      	cmp	r7, #0
 800b484:	d143      	bne.n	800b50e <_malloc_r+0xd6>
 800b486:	2c00      	cmp	r4, #0
 800b488:	d04b      	beq.n	800b522 <_malloc_r+0xea>
 800b48a:	6823      	ldr	r3, [r4, #0]
 800b48c:	4639      	mov	r1, r7
 800b48e:	4630      	mov	r0, r6
 800b490:	eb04 0903 	add.w	r9, r4, r3
 800b494:	f000 fc7c 	bl	800bd90 <_sbrk_r>
 800b498:	4581      	cmp	r9, r0
 800b49a:	d142      	bne.n	800b522 <_malloc_r+0xea>
 800b49c:	6821      	ldr	r1, [r4, #0]
 800b49e:	1a6d      	subs	r5, r5, r1
 800b4a0:	4629      	mov	r1, r5
 800b4a2:	4630      	mov	r0, r6
 800b4a4:	f7ff ffa6 	bl	800b3f4 <sbrk_aligned>
 800b4a8:	3001      	adds	r0, #1
 800b4aa:	d03a      	beq.n	800b522 <_malloc_r+0xea>
 800b4ac:	6823      	ldr	r3, [r4, #0]
 800b4ae:	442b      	add	r3, r5
 800b4b0:	6023      	str	r3, [r4, #0]
 800b4b2:	f8d8 3000 	ldr.w	r3, [r8]
 800b4b6:	685a      	ldr	r2, [r3, #4]
 800b4b8:	bb62      	cbnz	r2, 800b514 <_malloc_r+0xdc>
 800b4ba:	f8c8 7000 	str.w	r7, [r8]
 800b4be:	e00f      	b.n	800b4e0 <_malloc_r+0xa8>
 800b4c0:	6822      	ldr	r2, [r4, #0]
 800b4c2:	1b52      	subs	r2, r2, r5
 800b4c4:	d420      	bmi.n	800b508 <_malloc_r+0xd0>
 800b4c6:	2a0b      	cmp	r2, #11
 800b4c8:	d917      	bls.n	800b4fa <_malloc_r+0xc2>
 800b4ca:	1961      	adds	r1, r4, r5
 800b4cc:	42a3      	cmp	r3, r4
 800b4ce:	6025      	str	r5, [r4, #0]
 800b4d0:	bf18      	it	ne
 800b4d2:	6059      	strne	r1, [r3, #4]
 800b4d4:	6863      	ldr	r3, [r4, #4]
 800b4d6:	bf08      	it	eq
 800b4d8:	f8c8 1000 	streq.w	r1, [r8]
 800b4dc:	5162      	str	r2, [r4, r5]
 800b4de:	604b      	str	r3, [r1, #4]
 800b4e0:	4630      	mov	r0, r6
 800b4e2:	f000 f82f 	bl	800b544 <__malloc_unlock>
 800b4e6:	f104 000b 	add.w	r0, r4, #11
 800b4ea:	1d23      	adds	r3, r4, #4
 800b4ec:	f020 0007 	bic.w	r0, r0, #7
 800b4f0:	1ac2      	subs	r2, r0, r3
 800b4f2:	bf1c      	itt	ne
 800b4f4:	1a1b      	subne	r3, r3, r0
 800b4f6:	50a3      	strne	r3, [r4, r2]
 800b4f8:	e7af      	b.n	800b45a <_malloc_r+0x22>
 800b4fa:	6862      	ldr	r2, [r4, #4]
 800b4fc:	42a3      	cmp	r3, r4
 800b4fe:	bf0c      	ite	eq
 800b500:	f8c8 2000 	streq.w	r2, [r8]
 800b504:	605a      	strne	r2, [r3, #4]
 800b506:	e7eb      	b.n	800b4e0 <_malloc_r+0xa8>
 800b508:	4623      	mov	r3, r4
 800b50a:	6864      	ldr	r4, [r4, #4]
 800b50c:	e7ae      	b.n	800b46c <_malloc_r+0x34>
 800b50e:	463c      	mov	r4, r7
 800b510:	687f      	ldr	r7, [r7, #4]
 800b512:	e7b6      	b.n	800b482 <_malloc_r+0x4a>
 800b514:	461a      	mov	r2, r3
 800b516:	685b      	ldr	r3, [r3, #4]
 800b518:	42a3      	cmp	r3, r4
 800b51a:	d1fb      	bne.n	800b514 <_malloc_r+0xdc>
 800b51c:	2300      	movs	r3, #0
 800b51e:	6053      	str	r3, [r2, #4]
 800b520:	e7de      	b.n	800b4e0 <_malloc_r+0xa8>
 800b522:	230c      	movs	r3, #12
 800b524:	6033      	str	r3, [r6, #0]
 800b526:	4630      	mov	r0, r6
 800b528:	f000 f80c 	bl	800b544 <__malloc_unlock>
 800b52c:	e794      	b.n	800b458 <_malloc_r+0x20>
 800b52e:	6005      	str	r5, [r0, #0]
 800b530:	e7d6      	b.n	800b4e0 <_malloc_r+0xa8>
 800b532:	bf00      	nop
 800b534:	20001ad8 	.word	0x20001ad8

0800b538 <__malloc_lock>:
 800b538:	4801      	ldr	r0, [pc, #4]	@ (800b540 <__malloc_lock+0x8>)
 800b53a:	f7ff beda 	b.w	800b2f2 <__retarget_lock_acquire_recursive>
 800b53e:	bf00      	nop
 800b540:	20001ad0 	.word	0x20001ad0

0800b544 <__malloc_unlock>:
 800b544:	4801      	ldr	r0, [pc, #4]	@ (800b54c <__malloc_unlock+0x8>)
 800b546:	f7ff bed5 	b.w	800b2f4 <__retarget_lock_release_recursive>
 800b54a:	bf00      	nop
 800b54c:	20001ad0 	.word	0x20001ad0

0800b550 <__sfputc_r>:
 800b550:	6893      	ldr	r3, [r2, #8]
 800b552:	3b01      	subs	r3, #1
 800b554:	2b00      	cmp	r3, #0
 800b556:	b410      	push	{r4}
 800b558:	6093      	str	r3, [r2, #8]
 800b55a:	da08      	bge.n	800b56e <__sfputc_r+0x1e>
 800b55c:	6994      	ldr	r4, [r2, #24]
 800b55e:	42a3      	cmp	r3, r4
 800b560:	db01      	blt.n	800b566 <__sfputc_r+0x16>
 800b562:	290a      	cmp	r1, #10
 800b564:	d103      	bne.n	800b56e <__sfputc_r+0x1e>
 800b566:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b56a:	f000 bb7d 	b.w	800bc68 <__swbuf_r>
 800b56e:	6813      	ldr	r3, [r2, #0]
 800b570:	1c58      	adds	r0, r3, #1
 800b572:	6010      	str	r0, [r2, #0]
 800b574:	7019      	strb	r1, [r3, #0]
 800b576:	4608      	mov	r0, r1
 800b578:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b57c:	4770      	bx	lr

0800b57e <__sfputs_r>:
 800b57e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b580:	4606      	mov	r6, r0
 800b582:	460f      	mov	r7, r1
 800b584:	4614      	mov	r4, r2
 800b586:	18d5      	adds	r5, r2, r3
 800b588:	42ac      	cmp	r4, r5
 800b58a:	d101      	bne.n	800b590 <__sfputs_r+0x12>
 800b58c:	2000      	movs	r0, #0
 800b58e:	e007      	b.n	800b5a0 <__sfputs_r+0x22>
 800b590:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b594:	463a      	mov	r2, r7
 800b596:	4630      	mov	r0, r6
 800b598:	f7ff ffda 	bl	800b550 <__sfputc_r>
 800b59c:	1c43      	adds	r3, r0, #1
 800b59e:	d1f3      	bne.n	800b588 <__sfputs_r+0xa>
 800b5a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b5a4 <_vfiprintf_r>:
 800b5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5a8:	460d      	mov	r5, r1
 800b5aa:	b09d      	sub	sp, #116	@ 0x74
 800b5ac:	4614      	mov	r4, r2
 800b5ae:	4698      	mov	r8, r3
 800b5b0:	4606      	mov	r6, r0
 800b5b2:	b118      	cbz	r0, 800b5bc <_vfiprintf_r+0x18>
 800b5b4:	6a03      	ldr	r3, [r0, #32]
 800b5b6:	b90b      	cbnz	r3, 800b5bc <_vfiprintf_r+0x18>
 800b5b8:	f7ff fd96 	bl	800b0e8 <__sinit>
 800b5bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b5be:	07d9      	lsls	r1, r3, #31
 800b5c0:	d405      	bmi.n	800b5ce <_vfiprintf_r+0x2a>
 800b5c2:	89ab      	ldrh	r3, [r5, #12]
 800b5c4:	059a      	lsls	r2, r3, #22
 800b5c6:	d402      	bmi.n	800b5ce <_vfiprintf_r+0x2a>
 800b5c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b5ca:	f7ff fe92 	bl	800b2f2 <__retarget_lock_acquire_recursive>
 800b5ce:	89ab      	ldrh	r3, [r5, #12]
 800b5d0:	071b      	lsls	r3, r3, #28
 800b5d2:	d501      	bpl.n	800b5d8 <_vfiprintf_r+0x34>
 800b5d4:	692b      	ldr	r3, [r5, #16]
 800b5d6:	b99b      	cbnz	r3, 800b600 <_vfiprintf_r+0x5c>
 800b5d8:	4629      	mov	r1, r5
 800b5da:	4630      	mov	r0, r6
 800b5dc:	f000 fb82 	bl	800bce4 <__swsetup_r>
 800b5e0:	b170      	cbz	r0, 800b600 <_vfiprintf_r+0x5c>
 800b5e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b5e4:	07dc      	lsls	r4, r3, #31
 800b5e6:	d504      	bpl.n	800b5f2 <_vfiprintf_r+0x4e>
 800b5e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ec:	b01d      	add	sp, #116	@ 0x74
 800b5ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5f2:	89ab      	ldrh	r3, [r5, #12]
 800b5f4:	0598      	lsls	r0, r3, #22
 800b5f6:	d4f7      	bmi.n	800b5e8 <_vfiprintf_r+0x44>
 800b5f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b5fa:	f7ff fe7b 	bl	800b2f4 <__retarget_lock_release_recursive>
 800b5fe:	e7f3      	b.n	800b5e8 <_vfiprintf_r+0x44>
 800b600:	2300      	movs	r3, #0
 800b602:	9309      	str	r3, [sp, #36]	@ 0x24
 800b604:	2320      	movs	r3, #32
 800b606:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b60a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b60e:	2330      	movs	r3, #48	@ 0x30
 800b610:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b7c0 <_vfiprintf_r+0x21c>
 800b614:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b618:	f04f 0901 	mov.w	r9, #1
 800b61c:	4623      	mov	r3, r4
 800b61e:	469a      	mov	sl, r3
 800b620:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b624:	b10a      	cbz	r2, 800b62a <_vfiprintf_r+0x86>
 800b626:	2a25      	cmp	r2, #37	@ 0x25
 800b628:	d1f9      	bne.n	800b61e <_vfiprintf_r+0x7a>
 800b62a:	ebba 0b04 	subs.w	fp, sl, r4
 800b62e:	d00b      	beq.n	800b648 <_vfiprintf_r+0xa4>
 800b630:	465b      	mov	r3, fp
 800b632:	4622      	mov	r2, r4
 800b634:	4629      	mov	r1, r5
 800b636:	4630      	mov	r0, r6
 800b638:	f7ff ffa1 	bl	800b57e <__sfputs_r>
 800b63c:	3001      	adds	r0, #1
 800b63e:	f000 80a7 	beq.w	800b790 <_vfiprintf_r+0x1ec>
 800b642:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b644:	445a      	add	r2, fp
 800b646:	9209      	str	r2, [sp, #36]	@ 0x24
 800b648:	f89a 3000 	ldrb.w	r3, [sl]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	f000 809f 	beq.w	800b790 <_vfiprintf_r+0x1ec>
 800b652:	2300      	movs	r3, #0
 800b654:	f04f 32ff 	mov.w	r2, #4294967295
 800b658:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b65c:	f10a 0a01 	add.w	sl, sl, #1
 800b660:	9304      	str	r3, [sp, #16]
 800b662:	9307      	str	r3, [sp, #28]
 800b664:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b668:	931a      	str	r3, [sp, #104]	@ 0x68
 800b66a:	4654      	mov	r4, sl
 800b66c:	2205      	movs	r2, #5
 800b66e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b672:	4853      	ldr	r0, [pc, #332]	@ (800b7c0 <_vfiprintf_r+0x21c>)
 800b674:	f7f4 fdcc 	bl	8000210 <memchr>
 800b678:	9a04      	ldr	r2, [sp, #16]
 800b67a:	b9d8      	cbnz	r0, 800b6b4 <_vfiprintf_r+0x110>
 800b67c:	06d1      	lsls	r1, r2, #27
 800b67e:	bf44      	itt	mi
 800b680:	2320      	movmi	r3, #32
 800b682:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b686:	0713      	lsls	r3, r2, #28
 800b688:	bf44      	itt	mi
 800b68a:	232b      	movmi	r3, #43	@ 0x2b
 800b68c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b690:	f89a 3000 	ldrb.w	r3, [sl]
 800b694:	2b2a      	cmp	r3, #42	@ 0x2a
 800b696:	d015      	beq.n	800b6c4 <_vfiprintf_r+0x120>
 800b698:	9a07      	ldr	r2, [sp, #28]
 800b69a:	4654      	mov	r4, sl
 800b69c:	2000      	movs	r0, #0
 800b69e:	f04f 0c0a 	mov.w	ip, #10
 800b6a2:	4621      	mov	r1, r4
 800b6a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6a8:	3b30      	subs	r3, #48	@ 0x30
 800b6aa:	2b09      	cmp	r3, #9
 800b6ac:	d94b      	bls.n	800b746 <_vfiprintf_r+0x1a2>
 800b6ae:	b1b0      	cbz	r0, 800b6de <_vfiprintf_r+0x13a>
 800b6b0:	9207      	str	r2, [sp, #28]
 800b6b2:	e014      	b.n	800b6de <_vfiprintf_r+0x13a>
 800b6b4:	eba0 0308 	sub.w	r3, r0, r8
 800b6b8:	fa09 f303 	lsl.w	r3, r9, r3
 800b6bc:	4313      	orrs	r3, r2
 800b6be:	9304      	str	r3, [sp, #16]
 800b6c0:	46a2      	mov	sl, r4
 800b6c2:	e7d2      	b.n	800b66a <_vfiprintf_r+0xc6>
 800b6c4:	9b03      	ldr	r3, [sp, #12]
 800b6c6:	1d19      	adds	r1, r3, #4
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	9103      	str	r1, [sp, #12]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	bfbb      	ittet	lt
 800b6d0:	425b      	neglt	r3, r3
 800b6d2:	f042 0202 	orrlt.w	r2, r2, #2
 800b6d6:	9307      	strge	r3, [sp, #28]
 800b6d8:	9307      	strlt	r3, [sp, #28]
 800b6da:	bfb8      	it	lt
 800b6dc:	9204      	strlt	r2, [sp, #16]
 800b6de:	7823      	ldrb	r3, [r4, #0]
 800b6e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b6e2:	d10a      	bne.n	800b6fa <_vfiprintf_r+0x156>
 800b6e4:	7863      	ldrb	r3, [r4, #1]
 800b6e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6e8:	d132      	bne.n	800b750 <_vfiprintf_r+0x1ac>
 800b6ea:	9b03      	ldr	r3, [sp, #12]
 800b6ec:	1d1a      	adds	r2, r3, #4
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	9203      	str	r2, [sp, #12]
 800b6f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b6f6:	3402      	adds	r4, #2
 800b6f8:	9305      	str	r3, [sp, #20]
 800b6fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b7d0 <_vfiprintf_r+0x22c>
 800b6fe:	7821      	ldrb	r1, [r4, #0]
 800b700:	2203      	movs	r2, #3
 800b702:	4650      	mov	r0, sl
 800b704:	f7f4 fd84 	bl	8000210 <memchr>
 800b708:	b138      	cbz	r0, 800b71a <_vfiprintf_r+0x176>
 800b70a:	9b04      	ldr	r3, [sp, #16]
 800b70c:	eba0 000a 	sub.w	r0, r0, sl
 800b710:	2240      	movs	r2, #64	@ 0x40
 800b712:	4082      	lsls	r2, r0
 800b714:	4313      	orrs	r3, r2
 800b716:	3401      	adds	r4, #1
 800b718:	9304      	str	r3, [sp, #16]
 800b71a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b71e:	4829      	ldr	r0, [pc, #164]	@ (800b7c4 <_vfiprintf_r+0x220>)
 800b720:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b724:	2206      	movs	r2, #6
 800b726:	f7f4 fd73 	bl	8000210 <memchr>
 800b72a:	2800      	cmp	r0, #0
 800b72c:	d03f      	beq.n	800b7ae <_vfiprintf_r+0x20a>
 800b72e:	4b26      	ldr	r3, [pc, #152]	@ (800b7c8 <_vfiprintf_r+0x224>)
 800b730:	bb1b      	cbnz	r3, 800b77a <_vfiprintf_r+0x1d6>
 800b732:	9b03      	ldr	r3, [sp, #12]
 800b734:	3307      	adds	r3, #7
 800b736:	f023 0307 	bic.w	r3, r3, #7
 800b73a:	3308      	adds	r3, #8
 800b73c:	9303      	str	r3, [sp, #12]
 800b73e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b740:	443b      	add	r3, r7
 800b742:	9309      	str	r3, [sp, #36]	@ 0x24
 800b744:	e76a      	b.n	800b61c <_vfiprintf_r+0x78>
 800b746:	fb0c 3202 	mla	r2, ip, r2, r3
 800b74a:	460c      	mov	r4, r1
 800b74c:	2001      	movs	r0, #1
 800b74e:	e7a8      	b.n	800b6a2 <_vfiprintf_r+0xfe>
 800b750:	2300      	movs	r3, #0
 800b752:	3401      	adds	r4, #1
 800b754:	9305      	str	r3, [sp, #20]
 800b756:	4619      	mov	r1, r3
 800b758:	f04f 0c0a 	mov.w	ip, #10
 800b75c:	4620      	mov	r0, r4
 800b75e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b762:	3a30      	subs	r2, #48	@ 0x30
 800b764:	2a09      	cmp	r2, #9
 800b766:	d903      	bls.n	800b770 <_vfiprintf_r+0x1cc>
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d0c6      	beq.n	800b6fa <_vfiprintf_r+0x156>
 800b76c:	9105      	str	r1, [sp, #20]
 800b76e:	e7c4      	b.n	800b6fa <_vfiprintf_r+0x156>
 800b770:	fb0c 2101 	mla	r1, ip, r1, r2
 800b774:	4604      	mov	r4, r0
 800b776:	2301      	movs	r3, #1
 800b778:	e7f0      	b.n	800b75c <_vfiprintf_r+0x1b8>
 800b77a:	ab03      	add	r3, sp, #12
 800b77c:	9300      	str	r3, [sp, #0]
 800b77e:	462a      	mov	r2, r5
 800b780:	4b12      	ldr	r3, [pc, #72]	@ (800b7cc <_vfiprintf_r+0x228>)
 800b782:	a904      	add	r1, sp, #16
 800b784:	4630      	mov	r0, r6
 800b786:	f3af 8000 	nop.w
 800b78a:	4607      	mov	r7, r0
 800b78c:	1c78      	adds	r0, r7, #1
 800b78e:	d1d6      	bne.n	800b73e <_vfiprintf_r+0x19a>
 800b790:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b792:	07d9      	lsls	r1, r3, #31
 800b794:	d405      	bmi.n	800b7a2 <_vfiprintf_r+0x1fe>
 800b796:	89ab      	ldrh	r3, [r5, #12]
 800b798:	059a      	lsls	r2, r3, #22
 800b79a:	d402      	bmi.n	800b7a2 <_vfiprintf_r+0x1fe>
 800b79c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b79e:	f7ff fda9 	bl	800b2f4 <__retarget_lock_release_recursive>
 800b7a2:	89ab      	ldrh	r3, [r5, #12]
 800b7a4:	065b      	lsls	r3, r3, #25
 800b7a6:	f53f af1f 	bmi.w	800b5e8 <_vfiprintf_r+0x44>
 800b7aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7ac:	e71e      	b.n	800b5ec <_vfiprintf_r+0x48>
 800b7ae:	ab03      	add	r3, sp, #12
 800b7b0:	9300      	str	r3, [sp, #0]
 800b7b2:	462a      	mov	r2, r5
 800b7b4:	4b05      	ldr	r3, [pc, #20]	@ (800b7cc <_vfiprintf_r+0x228>)
 800b7b6:	a904      	add	r1, sp, #16
 800b7b8:	4630      	mov	r0, r6
 800b7ba:	f000 f879 	bl	800b8b0 <_printf_i>
 800b7be:	e7e4      	b.n	800b78a <_vfiprintf_r+0x1e6>
 800b7c0:	0800c103 	.word	0x0800c103
 800b7c4:	0800c10d 	.word	0x0800c10d
 800b7c8:	00000000 	.word	0x00000000
 800b7cc:	0800b57f 	.word	0x0800b57f
 800b7d0:	0800c109 	.word	0x0800c109

0800b7d4 <_printf_common>:
 800b7d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7d8:	4616      	mov	r6, r2
 800b7da:	4698      	mov	r8, r3
 800b7dc:	688a      	ldr	r2, [r1, #8]
 800b7de:	690b      	ldr	r3, [r1, #16]
 800b7e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b7e4:	4293      	cmp	r3, r2
 800b7e6:	bfb8      	it	lt
 800b7e8:	4613      	movlt	r3, r2
 800b7ea:	6033      	str	r3, [r6, #0]
 800b7ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b7f0:	4607      	mov	r7, r0
 800b7f2:	460c      	mov	r4, r1
 800b7f4:	b10a      	cbz	r2, 800b7fa <_printf_common+0x26>
 800b7f6:	3301      	adds	r3, #1
 800b7f8:	6033      	str	r3, [r6, #0]
 800b7fa:	6823      	ldr	r3, [r4, #0]
 800b7fc:	0699      	lsls	r1, r3, #26
 800b7fe:	bf42      	ittt	mi
 800b800:	6833      	ldrmi	r3, [r6, #0]
 800b802:	3302      	addmi	r3, #2
 800b804:	6033      	strmi	r3, [r6, #0]
 800b806:	6825      	ldr	r5, [r4, #0]
 800b808:	f015 0506 	ands.w	r5, r5, #6
 800b80c:	d106      	bne.n	800b81c <_printf_common+0x48>
 800b80e:	f104 0a19 	add.w	sl, r4, #25
 800b812:	68e3      	ldr	r3, [r4, #12]
 800b814:	6832      	ldr	r2, [r6, #0]
 800b816:	1a9b      	subs	r3, r3, r2
 800b818:	42ab      	cmp	r3, r5
 800b81a:	dc26      	bgt.n	800b86a <_printf_common+0x96>
 800b81c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b820:	6822      	ldr	r2, [r4, #0]
 800b822:	3b00      	subs	r3, #0
 800b824:	bf18      	it	ne
 800b826:	2301      	movne	r3, #1
 800b828:	0692      	lsls	r2, r2, #26
 800b82a:	d42b      	bmi.n	800b884 <_printf_common+0xb0>
 800b82c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b830:	4641      	mov	r1, r8
 800b832:	4638      	mov	r0, r7
 800b834:	47c8      	blx	r9
 800b836:	3001      	adds	r0, #1
 800b838:	d01e      	beq.n	800b878 <_printf_common+0xa4>
 800b83a:	6823      	ldr	r3, [r4, #0]
 800b83c:	6922      	ldr	r2, [r4, #16]
 800b83e:	f003 0306 	and.w	r3, r3, #6
 800b842:	2b04      	cmp	r3, #4
 800b844:	bf02      	ittt	eq
 800b846:	68e5      	ldreq	r5, [r4, #12]
 800b848:	6833      	ldreq	r3, [r6, #0]
 800b84a:	1aed      	subeq	r5, r5, r3
 800b84c:	68a3      	ldr	r3, [r4, #8]
 800b84e:	bf0c      	ite	eq
 800b850:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b854:	2500      	movne	r5, #0
 800b856:	4293      	cmp	r3, r2
 800b858:	bfc4      	itt	gt
 800b85a:	1a9b      	subgt	r3, r3, r2
 800b85c:	18ed      	addgt	r5, r5, r3
 800b85e:	2600      	movs	r6, #0
 800b860:	341a      	adds	r4, #26
 800b862:	42b5      	cmp	r5, r6
 800b864:	d11a      	bne.n	800b89c <_printf_common+0xc8>
 800b866:	2000      	movs	r0, #0
 800b868:	e008      	b.n	800b87c <_printf_common+0xa8>
 800b86a:	2301      	movs	r3, #1
 800b86c:	4652      	mov	r2, sl
 800b86e:	4641      	mov	r1, r8
 800b870:	4638      	mov	r0, r7
 800b872:	47c8      	blx	r9
 800b874:	3001      	adds	r0, #1
 800b876:	d103      	bne.n	800b880 <_printf_common+0xac>
 800b878:	f04f 30ff 	mov.w	r0, #4294967295
 800b87c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b880:	3501      	adds	r5, #1
 800b882:	e7c6      	b.n	800b812 <_printf_common+0x3e>
 800b884:	18e1      	adds	r1, r4, r3
 800b886:	1c5a      	adds	r2, r3, #1
 800b888:	2030      	movs	r0, #48	@ 0x30
 800b88a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b88e:	4422      	add	r2, r4
 800b890:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b894:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b898:	3302      	adds	r3, #2
 800b89a:	e7c7      	b.n	800b82c <_printf_common+0x58>
 800b89c:	2301      	movs	r3, #1
 800b89e:	4622      	mov	r2, r4
 800b8a0:	4641      	mov	r1, r8
 800b8a2:	4638      	mov	r0, r7
 800b8a4:	47c8      	blx	r9
 800b8a6:	3001      	adds	r0, #1
 800b8a8:	d0e6      	beq.n	800b878 <_printf_common+0xa4>
 800b8aa:	3601      	adds	r6, #1
 800b8ac:	e7d9      	b.n	800b862 <_printf_common+0x8e>
	...

0800b8b0 <_printf_i>:
 800b8b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b8b4:	7e0f      	ldrb	r7, [r1, #24]
 800b8b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b8b8:	2f78      	cmp	r7, #120	@ 0x78
 800b8ba:	4691      	mov	r9, r2
 800b8bc:	4680      	mov	r8, r0
 800b8be:	460c      	mov	r4, r1
 800b8c0:	469a      	mov	sl, r3
 800b8c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b8c6:	d807      	bhi.n	800b8d8 <_printf_i+0x28>
 800b8c8:	2f62      	cmp	r7, #98	@ 0x62
 800b8ca:	d80a      	bhi.n	800b8e2 <_printf_i+0x32>
 800b8cc:	2f00      	cmp	r7, #0
 800b8ce:	f000 80d1 	beq.w	800ba74 <_printf_i+0x1c4>
 800b8d2:	2f58      	cmp	r7, #88	@ 0x58
 800b8d4:	f000 80b8 	beq.w	800ba48 <_printf_i+0x198>
 800b8d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b8dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b8e0:	e03a      	b.n	800b958 <_printf_i+0xa8>
 800b8e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b8e6:	2b15      	cmp	r3, #21
 800b8e8:	d8f6      	bhi.n	800b8d8 <_printf_i+0x28>
 800b8ea:	a101      	add	r1, pc, #4	@ (adr r1, 800b8f0 <_printf_i+0x40>)
 800b8ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b8f0:	0800b949 	.word	0x0800b949
 800b8f4:	0800b95d 	.word	0x0800b95d
 800b8f8:	0800b8d9 	.word	0x0800b8d9
 800b8fc:	0800b8d9 	.word	0x0800b8d9
 800b900:	0800b8d9 	.word	0x0800b8d9
 800b904:	0800b8d9 	.word	0x0800b8d9
 800b908:	0800b95d 	.word	0x0800b95d
 800b90c:	0800b8d9 	.word	0x0800b8d9
 800b910:	0800b8d9 	.word	0x0800b8d9
 800b914:	0800b8d9 	.word	0x0800b8d9
 800b918:	0800b8d9 	.word	0x0800b8d9
 800b91c:	0800ba5b 	.word	0x0800ba5b
 800b920:	0800b987 	.word	0x0800b987
 800b924:	0800ba15 	.word	0x0800ba15
 800b928:	0800b8d9 	.word	0x0800b8d9
 800b92c:	0800b8d9 	.word	0x0800b8d9
 800b930:	0800ba7d 	.word	0x0800ba7d
 800b934:	0800b8d9 	.word	0x0800b8d9
 800b938:	0800b987 	.word	0x0800b987
 800b93c:	0800b8d9 	.word	0x0800b8d9
 800b940:	0800b8d9 	.word	0x0800b8d9
 800b944:	0800ba1d 	.word	0x0800ba1d
 800b948:	6833      	ldr	r3, [r6, #0]
 800b94a:	1d1a      	adds	r2, r3, #4
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	6032      	str	r2, [r6, #0]
 800b950:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b954:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b958:	2301      	movs	r3, #1
 800b95a:	e09c      	b.n	800ba96 <_printf_i+0x1e6>
 800b95c:	6833      	ldr	r3, [r6, #0]
 800b95e:	6820      	ldr	r0, [r4, #0]
 800b960:	1d19      	adds	r1, r3, #4
 800b962:	6031      	str	r1, [r6, #0]
 800b964:	0606      	lsls	r6, r0, #24
 800b966:	d501      	bpl.n	800b96c <_printf_i+0xbc>
 800b968:	681d      	ldr	r5, [r3, #0]
 800b96a:	e003      	b.n	800b974 <_printf_i+0xc4>
 800b96c:	0645      	lsls	r5, r0, #25
 800b96e:	d5fb      	bpl.n	800b968 <_printf_i+0xb8>
 800b970:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b974:	2d00      	cmp	r5, #0
 800b976:	da03      	bge.n	800b980 <_printf_i+0xd0>
 800b978:	232d      	movs	r3, #45	@ 0x2d
 800b97a:	426d      	negs	r5, r5
 800b97c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b980:	4858      	ldr	r0, [pc, #352]	@ (800bae4 <_printf_i+0x234>)
 800b982:	230a      	movs	r3, #10
 800b984:	e011      	b.n	800b9aa <_printf_i+0xfa>
 800b986:	6821      	ldr	r1, [r4, #0]
 800b988:	6833      	ldr	r3, [r6, #0]
 800b98a:	0608      	lsls	r0, r1, #24
 800b98c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b990:	d402      	bmi.n	800b998 <_printf_i+0xe8>
 800b992:	0649      	lsls	r1, r1, #25
 800b994:	bf48      	it	mi
 800b996:	b2ad      	uxthmi	r5, r5
 800b998:	2f6f      	cmp	r7, #111	@ 0x6f
 800b99a:	4852      	ldr	r0, [pc, #328]	@ (800bae4 <_printf_i+0x234>)
 800b99c:	6033      	str	r3, [r6, #0]
 800b99e:	bf14      	ite	ne
 800b9a0:	230a      	movne	r3, #10
 800b9a2:	2308      	moveq	r3, #8
 800b9a4:	2100      	movs	r1, #0
 800b9a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b9aa:	6866      	ldr	r6, [r4, #4]
 800b9ac:	60a6      	str	r6, [r4, #8]
 800b9ae:	2e00      	cmp	r6, #0
 800b9b0:	db05      	blt.n	800b9be <_printf_i+0x10e>
 800b9b2:	6821      	ldr	r1, [r4, #0]
 800b9b4:	432e      	orrs	r6, r5
 800b9b6:	f021 0104 	bic.w	r1, r1, #4
 800b9ba:	6021      	str	r1, [r4, #0]
 800b9bc:	d04b      	beq.n	800ba56 <_printf_i+0x1a6>
 800b9be:	4616      	mov	r6, r2
 800b9c0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b9c4:	fb03 5711 	mls	r7, r3, r1, r5
 800b9c8:	5dc7      	ldrb	r7, [r0, r7]
 800b9ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b9ce:	462f      	mov	r7, r5
 800b9d0:	42bb      	cmp	r3, r7
 800b9d2:	460d      	mov	r5, r1
 800b9d4:	d9f4      	bls.n	800b9c0 <_printf_i+0x110>
 800b9d6:	2b08      	cmp	r3, #8
 800b9d8:	d10b      	bne.n	800b9f2 <_printf_i+0x142>
 800b9da:	6823      	ldr	r3, [r4, #0]
 800b9dc:	07df      	lsls	r7, r3, #31
 800b9de:	d508      	bpl.n	800b9f2 <_printf_i+0x142>
 800b9e0:	6923      	ldr	r3, [r4, #16]
 800b9e2:	6861      	ldr	r1, [r4, #4]
 800b9e4:	4299      	cmp	r1, r3
 800b9e6:	bfde      	ittt	le
 800b9e8:	2330      	movle	r3, #48	@ 0x30
 800b9ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b9ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b9f2:	1b92      	subs	r2, r2, r6
 800b9f4:	6122      	str	r2, [r4, #16]
 800b9f6:	f8cd a000 	str.w	sl, [sp]
 800b9fa:	464b      	mov	r3, r9
 800b9fc:	aa03      	add	r2, sp, #12
 800b9fe:	4621      	mov	r1, r4
 800ba00:	4640      	mov	r0, r8
 800ba02:	f7ff fee7 	bl	800b7d4 <_printf_common>
 800ba06:	3001      	adds	r0, #1
 800ba08:	d14a      	bne.n	800baa0 <_printf_i+0x1f0>
 800ba0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ba0e:	b004      	add	sp, #16
 800ba10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba14:	6823      	ldr	r3, [r4, #0]
 800ba16:	f043 0320 	orr.w	r3, r3, #32
 800ba1a:	6023      	str	r3, [r4, #0]
 800ba1c:	4832      	ldr	r0, [pc, #200]	@ (800bae8 <_printf_i+0x238>)
 800ba1e:	2778      	movs	r7, #120	@ 0x78
 800ba20:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ba24:	6823      	ldr	r3, [r4, #0]
 800ba26:	6831      	ldr	r1, [r6, #0]
 800ba28:	061f      	lsls	r7, r3, #24
 800ba2a:	f851 5b04 	ldr.w	r5, [r1], #4
 800ba2e:	d402      	bmi.n	800ba36 <_printf_i+0x186>
 800ba30:	065f      	lsls	r7, r3, #25
 800ba32:	bf48      	it	mi
 800ba34:	b2ad      	uxthmi	r5, r5
 800ba36:	6031      	str	r1, [r6, #0]
 800ba38:	07d9      	lsls	r1, r3, #31
 800ba3a:	bf44      	itt	mi
 800ba3c:	f043 0320 	orrmi.w	r3, r3, #32
 800ba40:	6023      	strmi	r3, [r4, #0]
 800ba42:	b11d      	cbz	r5, 800ba4c <_printf_i+0x19c>
 800ba44:	2310      	movs	r3, #16
 800ba46:	e7ad      	b.n	800b9a4 <_printf_i+0xf4>
 800ba48:	4826      	ldr	r0, [pc, #152]	@ (800bae4 <_printf_i+0x234>)
 800ba4a:	e7e9      	b.n	800ba20 <_printf_i+0x170>
 800ba4c:	6823      	ldr	r3, [r4, #0]
 800ba4e:	f023 0320 	bic.w	r3, r3, #32
 800ba52:	6023      	str	r3, [r4, #0]
 800ba54:	e7f6      	b.n	800ba44 <_printf_i+0x194>
 800ba56:	4616      	mov	r6, r2
 800ba58:	e7bd      	b.n	800b9d6 <_printf_i+0x126>
 800ba5a:	6833      	ldr	r3, [r6, #0]
 800ba5c:	6825      	ldr	r5, [r4, #0]
 800ba5e:	6961      	ldr	r1, [r4, #20]
 800ba60:	1d18      	adds	r0, r3, #4
 800ba62:	6030      	str	r0, [r6, #0]
 800ba64:	062e      	lsls	r6, r5, #24
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	d501      	bpl.n	800ba6e <_printf_i+0x1be>
 800ba6a:	6019      	str	r1, [r3, #0]
 800ba6c:	e002      	b.n	800ba74 <_printf_i+0x1c4>
 800ba6e:	0668      	lsls	r0, r5, #25
 800ba70:	d5fb      	bpl.n	800ba6a <_printf_i+0x1ba>
 800ba72:	8019      	strh	r1, [r3, #0]
 800ba74:	2300      	movs	r3, #0
 800ba76:	6123      	str	r3, [r4, #16]
 800ba78:	4616      	mov	r6, r2
 800ba7a:	e7bc      	b.n	800b9f6 <_printf_i+0x146>
 800ba7c:	6833      	ldr	r3, [r6, #0]
 800ba7e:	1d1a      	adds	r2, r3, #4
 800ba80:	6032      	str	r2, [r6, #0]
 800ba82:	681e      	ldr	r6, [r3, #0]
 800ba84:	6862      	ldr	r2, [r4, #4]
 800ba86:	2100      	movs	r1, #0
 800ba88:	4630      	mov	r0, r6
 800ba8a:	f7f4 fbc1 	bl	8000210 <memchr>
 800ba8e:	b108      	cbz	r0, 800ba94 <_printf_i+0x1e4>
 800ba90:	1b80      	subs	r0, r0, r6
 800ba92:	6060      	str	r0, [r4, #4]
 800ba94:	6863      	ldr	r3, [r4, #4]
 800ba96:	6123      	str	r3, [r4, #16]
 800ba98:	2300      	movs	r3, #0
 800ba9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba9e:	e7aa      	b.n	800b9f6 <_printf_i+0x146>
 800baa0:	6923      	ldr	r3, [r4, #16]
 800baa2:	4632      	mov	r2, r6
 800baa4:	4649      	mov	r1, r9
 800baa6:	4640      	mov	r0, r8
 800baa8:	47d0      	blx	sl
 800baaa:	3001      	adds	r0, #1
 800baac:	d0ad      	beq.n	800ba0a <_printf_i+0x15a>
 800baae:	6823      	ldr	r3, [r4, #0]
 800bab0:	079b      	lsls	r3, r3, #30
 800bab2:	d413      	bmi.n	800badc <_printf_i+0x22c>
 800bab4:	68e0      	ldr	r0, [r4, #12]
 800bab6:	9b03      	ldr	r3, [sp, #12]
 800bab8:	4298      	cmp	r0, r3
 800baba:	bfb8      	it	lt
 800babc:	4618      	movlt	r0, r3
 800babe:	e7a6      	b.n	800ba0e <_printf_i+0x15e>
 800bac0:	2301      	movs	r3, #1
 800bac2:	4632      	mov	r2, r6
 800bac4:	4649      	mov	r1, r9
 800bac6:	4640      	mov	r0, r8
 800bac8:	47d0      	blx	sl
 800baca:	3001      	adds	r0, #1
 800bacc:	d09d      	beq.n	800ba0a <_printf_i+0x15a>
 800bace:	3501      	adds	r5, #1
 800bad0:	68e3      	ldr	r3, [r4, #12]
 800bad2:	9903      	ldr	r1, [sp, #12]
 800bad4:	1a5b      	subs	r3, r3, r1
 800bad6:	42ab      	cmp	r3, r5
 800bad8:	dcf2      	bgt.n	800bac0 <_printf_i+0x210>
 800bada:	e7eb      	b.n	800bab4 <_printf_i+0x204>
 800badc:	2500      	movs	r5, #0
 800bade:	f104 0619 	add.w	r6, r4, #25
 800bae2:	e7f5      	b.n	800bad0 <_printf_i+0x220>
 800bae4:	0800c114 	.word	0x0800c114
 800bae8:	0800c125 	.word	0x0800c125

0800baec <__sflush_r>:
 800baec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800baf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baf4:	0716      	lsls	r6, r2, #28
 800baf6:	4605      	mov	r5, r0
 800baf8:	460c      	mov	r4, r1
 800bafa:	d454      	bmi.n	800bba6 <__sflush_r+0xba>
 800bafc:	684b      	ldr	r3, [r1, #4]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	dc02      	bgt.n	800bb08 <__sflush_r+0x1c>
 800bb02:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	dd48      	ble.n	800bb9a <__sflush_r+0xae>
 800bb08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb0a:	2e00      	cmp	r6, #0
 800bb0c:	d045      	beq.n	800bb9a <__sflush_r+0xae>
 800bb0e:	2300      	movs	r3, #0
 800bb10:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bb14:	682f      	ldr	r7, [r5, #0]
 800bb16:	6a21      	ldr	r1, [r4, #32]
 800bb18:	602b      	str	r3, [r5, #0]
 800bb1a:	d030      	beq.n	800bb7e <__sflush_r+0x92>
 800bb1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bb1e:	89a3      	ldrh	r3, [r4, #12]
 800bb20:	0759      	lsls	r1, r3, #29
 800bb22:	d505      	bpl.n	800bb30 <__sflush_r+0x44>
 800bb24:	6863      	ldr	r3, [r4, #4]
 800bb26:	1ad2      	subs	r2, r2, r3
 800bb28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb2a:	b10b      	cbz	r3, 800bb30 <__sflush_r+0x44>
 800bb2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bb2e:	1ad2      	subs	r2, r2, r3
 800bb30:	2300      	movs	r3, #0
 800bb32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb34:	6a21      	ldr	r1, [r4, #32]
 800bb36:	4628      	mov	r0, r5
 800bb38:	47b0      	blx	r6
 800bb3a:	1c43      	adds	r3, r0, #1
 800bb3c:	89a3      	ldrh	r3, [r4, #12]
 800bb3e:	d106      	bne.n	800bb4e <__sflush_r+0x62>
 800bb40:	6829      	ldr	r1, [r5, #0]
 800bb42:	291d      	cmp	r1, #29
 800bb44:	d82b      	bhi.n	800bb9e <__sflush_r+0xb2>
 800bb46:	4a2a      	ldr	r2, [pc, #168]	@ (800bbf0 <__sflush_r+0x104>)
 800bb48:	40ca      	lsrs	r2, r1
 800bb4a:	07d6      	lsls	r6, r2, #31
 800bb4c:	d527      	bpl.n	800bb9e <__sflush_r+0xb2>
 800bb4e:	2200      	movs	r2, #0
 800bb50:	6062      	str	r2, [r4, #4]
 800bb52:	04d9      	lsls	r1, r3, #19
 800bb54:	6922      	ldr	r2, [r4, #16]
 800bb56:	6022      	str	r2, [r4, #0]
 800bb58:	d504      	bpl.n	800bb64 <__sflush_r+0x78>
 800bb5a:	1c42      	adds	r2, r0, #1
 800bb5c:	d101      	bne.n	800bb62 <__sflush_r+0x76>
 800bb5e:	682b      	ldr	r3, [r5, #0]
 800bb60:	b903      	cbnz	r3, 800bb64 <__sflush_r+0x78>
 800bb62:	6560      	str	r0, [r4, #84]	@ 0x54
 800bb64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb66:	602f      	str	r7, [r5, #0]
 800bb68:	b1b9      	cbz	r1, 800bb9a <__sflush_r+0xae>
 800bb6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb6e:	4299      	cmp	r1, r3
 800bb70:	d002      	beq.n	800bb78 <__sflush_r+0x8c>
 800bb72:	4628      	mov	r0, r5
 800bb74:	f7ff fbec 	bl	800b350 <_free_r>
 800bb78:	2300      	movs	r3, #0
 800bb7a:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb7c:	e00d      	b.n	800bb9a <__sflush_r+0xae>
 800bb7e:	2301      	movs	r3, #1
 800bb80:	4628      	mov	r0, r5
 800bb82:	47b0      	blx	r6
 800bb84:	4602      	mov	r2, r0
 800bb86:	1c50      	adds	r0, r2, #1
 800bb88:	d1c9      	bne.n	800bb1e <__sflush_r+0x32>
 800bb8a:	682b      	ldr	r3, [r5, #0]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d0c6      	beq.n	800bb1e <__sflush_r+0x32>
 800bb90:	2b1d      	cmp	r3, #29
 800bb92:	d001      	beq.n	800bb98 <__sflush_r+0xac>
 800bb94:	2b16      	cmp	r3, #22
 800bb96:	d11e      	bne.n	800bbd6 <__sflush_r+0xea>
 800bb98:	602f      	str	r7, [r5, #0]
 800bb9a:	2000      	movs	r0, #0
 800bb9c:	e022      	b.n	800bbe4 <__sflush_r+0xf8>
 800bb9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bba2:	b21b      	sxth	r3, r3
 800bba4:	e01b      	b.n	800bbde <__sflush_r+0xf2>
 800bba6:	690f      	ldr	r7, [r1, #16]
 800bba8:	2f00      	cmp	r7, #0
 800bbaa:	d0f6      	beq.n	800bb9a <__sflush_r+0xae>
 800bbac:	0793      	lsls	r3, r2, #30
 800bbae:	680e      	ldr	r6, [r1, #0]
 800bbb0:	bf08      	it	eq
 800bbb2:	694b      	ldreq	r3, [r1, #20]
 800bbb4:	600f      	str	r7, [r1, #0]
 800bbb6:	bf18      	it	ne
 800bbb8:	2300      	movne	r3, #0
 800bbba:	eba6 0807 	sub.w	r8, r6, r7
 800bbbe:	608b      	str	r3, [r1, #8]
 800bbc0:	f1b8 0f00 	cmp.w	r8, #0
 800bbc4:	dde9      	ble.n	800bb9a <__sflush_r+0xae>
 800bbc6:	6a21      	ldr	r1, [r4, #32]
 800bbc8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bbca:	4643      	mov	r3, r8
 800bbcc:	463a      	mov	r2, r7
 800bbce:	4628      	mov	r0, r5
 800bbd0:	47b0      	blx	r6
 800bbd2:	2800      	cmp	r0, #0
 800bbd4:	dc08      	bgt.n	800bbe8 <__sflush_r+0xfc>
 800bbd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbde:	81a3      	strh	r3, [r4, #12]
 800bbe0:	f04f 30ff 	mov.w	r0, #4294967295
 800bbe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbe8:	4407      	add	r7, r0
 800bbea:	eba8 0800 	sub.w	r8, r8, r0
 800bbee:	e7e7      	b.n	800bbc0 <__sflush_r+0xd4>
 800bbf0:	20400001 	.word	0x20400001

0800bbf4 <_fflush_r>:
 800bbf4:	b538      	push	{r3, r4, r5, lr}
 800bbf6:	690b      	ldr	r3, [r1, #16]
 800bbf8:	4605      	mov	r5, r0
 800bbfa:	460c      	mov	r4, r1
 800bbfc:	b913      	cbnz	r3, 800bc04 <_fflush_r+0x10>
 800bbfe:	2500      	movs	r5, #0
 800bc00:	4628      	mov	r0, r5
 800bc02:	bd38      	pop	{r3, r4, r5, pc}
 800bc04:	b118      	cbz	r0, 800bc0e <_fflush_r+0x1a>
 800bc06:	6a03      	ldr	r3, [r0, #32]
 800bc08:	b90b      	cbnz	r3, 800bc0e <_fflush_r+0x1a>
 800bc0a:	f7ff fa6d 	bl	800b0e8 <__sinit>
 800bc0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d0f3      	beq.n	800bbfe <_fflush_r+0xa>
 800bc16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bc18:	07d0      	lsls	r0, r2, #31
 800bc1a:	d404      	bmi.n	800bc26 <_fflush_r+0x32>
 800bc1c:	0599      	lsls	r1, r3, #22
 800bc1e:	d402      	bmi.n	800bc26 <_fflush_r+0x32>
 800bc20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc22:	f7ff fb66 	bl	800b2f2 <__retarget_lock_acquire_recursive>
 800bc26:	4628      	mov	r0, r5
 800bc28:	4621      	mov	r1, r4
 800bc2a:	f7ff ff5f 	bl	800baec <__sflush_r>
 800bc2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc30:	07da      	lsls	r2, r3, #31
 800bc32:	4605      	mov	r5, r0
 800bc34:	d4e4      	bmi.n	800bc00 <_fflush_r+0xc>
 800bc36:	89a3      	ldrh	r3, [r4, #12]
 800bc38:	059b      	lsls	r3, r3, #22
 800bc3a:	d4e1      	bmi.n	800bc00 <_fflush_r+0xc>
 800bc3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc3e:	f7ff fb59 	bl	800b2f4 <__retarget_lock_release_recursive>
 800bc42:	e7dd      	b.n	800bc00 <_fflush_r+0xc>

0800bc44 <fiprintf>:
 800bc44:	b40e      	push	{r1, r2, r3}
 800bc46:	b503      	push	{r0, r1, lr}
 800bc48:	4601      	mov	r1, r0
 800bc4a:	ab03      	add	r3, sp, #12
 800bc4c:	4805      	ldr	r0, [pc, #20]	@ (800bc64 <fiprintf+0x20>)
 800bc4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc52:	6800      	ldr	r0, [r0, #0]
 800bc54:	9301      	str	r3, [sp, #4]
 800bc56:	f7ff fca5 	bl	800b5a4 <_vfiprintf_r>
 800bc5a:	b002      	add	sp, #8
 800bc5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc60:	b003      	add	sp, #12
 800bc62:	4770      	bx	lr
 800bc64:	20000030 	.word	0x20000030

0800bc68 <__swbuf_r>:
 800bc68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc6a:	460e      	mov	r6, r1
 800bc6c:	4614      	mov	r4, r2
 800bc6e:	4605      	mov	r5, r0
 800bc70:	b118      	cbz	r0, 800bc7a <__swbuf_r+0x12>
 800bc72:	6a03      	ldr	r3, [r0, #32]
 800bc74:	b90b      	cbnz	r3, 800bc7a <__swbuf_r+0x12>
 800bc76:	f7ff fa37 	bl	800b0e8 <__sinit>
 800bc7a:	69a3      	ldr	r3, [r4, #24]
 800bc7c:	60a3      	str	r3, [r4, #8]
 800bc7e:	89a3      	ldrh	r3, [r4, #12]
 800bc80:	071a      	lsls	r2, r3, #28
 800bc82:	d501      	bpl.n	800bc88 <__swbuf_r+0x20>
 800bc84:	6923      	ldr	r3, [r4, #16]
 800bc86:	b943      	cbnz	r3, 800bc9a <__swbuf_r+0x32>
 800bc88:	4621      	mov	r1, r4
 800bc8a:	4628      	mov	r0, r5
 800bc8c:	f000 f82a 	bl	800bce4 <__swsetup_r>
 800bc90:	b118      	cbz	r0, 800bc9a <__swbuf_r+0x32>
 800bc92:	f04f 37ff 	mov.w	r7, #4294967295
 800bc96:	4638      	mov	r0, r7
 800bc98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc9a:	6823      	ldr	r3, [r4, #0]
 800bc9c:	6922      	ldr	r2, [r4, #16]
 800bc9e:	1a98      	subs	r0, r3, r2
 800bca0:	6963      	ldr	r3, [r4, #20]
 800bca2:	b2f6      	uxtb	r6, r6
 800bca4:	4283      	cmp	r3, r0
 800bca6:	4637      	mov	r7, r6
 800bca8:	dc05      	bgt.n	800bcb6 <__swbuf_r+0x4e>
 800bcaa:	4621      	mov	r1, r4
 800bcac:	4628      	mov	r0, r5
 800bcae:	f7ff ffa1 	bl	800bbf4 <_fflush_r>
 800bcb2:	2800      	cmp	r0, #0
 800bcb4:	d1ed      	bne.n	800bc92 <__swbuf_r+0x2a>
 800bcb6:	68a3      	ldr	r3, [r4, #8]
 800bcb8:	3b01      	subs	r3, #1
 800bcba:	60a3      	str	r3, [r4, #8]
 800bcbc:	6823      	ldr	r3, [r4, #0]
 800bcbe:	1c5a      	adds	r2, r3, #1
 800bcc0:	6022      	str	r2, [r4, #0]
 800bcc2:	701e      	strb	r6, [r3, #0]
 800bcc4:	6962      	ldr	r2, [r4, #20]
 800bcc6:	1c43      	adds	r3, r0, #1
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	d004      	beq.n	800bcd6 <__swbuf_r+0x6e>
 800bccc:	89a3      	ldrh	r3, [r4, #12]
 800bcce:	07db      	lsls	r3, r3, #31
 800bcd0:	d5e1      	bpl.n	800bc96 <__swbuf_r+0x2e>
 800bcd2:	2e0a      	cmp	r6, #10
 800bcd4:	d1df      	bne.n	800bc96 <__swbuf_r+0x2e>
 800bcd6:	4621      	mov	r1, r4
 800bcd8:	4628      	mov	r0, r5
 800bcda:	f7ff ff8b 	bl	800bbf4 <_fflush_r>
 800bcde:	2800      	cmp	r0, #0
 800bce0:	d0d9      	beq.n	800bc96 <__swbuf_r+0x2e>
 800bce2:	e7d6      	b.n	800bc92 <__swbuf_r+0x2a>

0800bce4 <__swsetup_r>:
 800bce4:	b538      	push	{r3, r4, r5, lr}
 800bce6:	4b29      	ldr	r3, [pc, #164]	@ (800bd8c <__swsetup_r+0xa8>)
 800bce8:	4605      	mov	r5, r0
 800bcea:	6818      	ldr	r0, [r3, #0]
 800bcec:	460c      	mov	r4, r1
 800bcee:	b118      	cbz	r0, 800bcf8 <__swsetup_r+0x14>
 800bcf0:	6a03      	ldr	r3, [r0, #32]
 800bcf2:	b90b      	cbnz	r3, 800bcf8 <__swsetup_r+0x14>
 800bcf4:	f7ff f9f8 	bl	800b0e8 <__sinit>
 800bcf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcfc:	0719      	lsls	r1, r3, #28
 800bcfe:	d422      	bmi.n	800bd46 <__swsetup_r+0x62>
 800bd00:	06da      	lsls	r2, r3, #27
 800bd02:	d407      	bmi.n	800bd14 <__swsetup_r+0x30>
 800bd04:	2209      	movs	r2, #9
 800bd06:	602a      	str	r2, [r5, #0]
 800bd08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd0c:	81a3      	strh	r3, [r4, #12]
 800bd0e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd12:	e033      	b.n	800bd7c <__swsetup_r+0x98>
 800bd14:	0758      	lsls	r0, r3, #29
 800bd16:	d512      	bpl.n	800bd3e <__swsetup_r+0x5a>
 800bd18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd1a:	b141      	cbz	r1, 800bd2e <__swsetup_r+0x4a>
 800bd1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd20:	4299      	cmp	r1, r3
 800bd22:	d002      	beq.n	800bd2a <__swsetup_r+0x46>
 800bd24:	4628      	mov	r0, r5
 800bd26:	f7ff fb13 	bl	800b350 <_free_r>
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd2e:	89a3      	ldrh	r3, [r4, #12]
 800bd30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bd34:	81a3      	strh	r3, [r4, #12]
 800bd36:	2300      	movs	r3, #0
 800bd38:	6063      	str	r3, [r4, #4]
 800bd3a:	6923      	ldr	r3, [r4, #16]
 800bd3c:	6023      	str	r3, [r4, #0]
 800bd3e:	89a3      	ldrh	r3, [r4, #12]
 800bd40:	f043 0308 	orr.w	r3, r3, #8
 800bd44:	81a3      	strh	r3, [r4, #12]
 800bd46:	6923      	ldr	r3, [r4, #16]
 800bd48:	b94b      	cbnz	r3, 800bd5e <__swsetup_r+0x7a>
 800bd4a:	89a3      	ldrh	r3, [r4, #12]
 800bd4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bd50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd54:	d003      	beq.n	800bd5e <__swsetup_r+0x7a>
 800bd56:	4621      	mov	r1, r4
 800bd58:	4628      	mov	r0, r5
 800bd5a:	f000 f856 	bl	800be0a <__smakebuf_r>
 800bd5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd62:	f013 0201 	ands.w	r2, r3, #1
 800bd66:	d00a      	beq.n	800bd7e <__swsetup_r+0x9a>
 800bd68:	2200      	movs	r2, #0
 800bd6a:	60a2      	str	r2, [r4, #8]
 800bd6c:	6962      	ldr	r2, [r4, #20]
 800bd6e:	4252      	negs	r2, r2
 800bd70:	61a2      	str	r2, [r4, #24]
 800bd72:	6922      	ldr	r2, [r4, #16]
 800bd74:	b942      	cbnz	r2, 800bd88 <__swsetup_r+0xa4>
 800bd76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bd7a:	d1c5      	bne.n	800bd08 <__swsetup_r+0x24>
 800bd7c:	bd38      	pop	{r3, r4, r5, pc}
 800bd7e:	0799      	lsls	r1, r3, #30
 800bd80:	bf58      	it	pl
 800bd82:	6962      	ldrpl	r2, [r4, #20]
 800bd84:	60a2      	str	r2, [r4, #8]
 800bd86:	e7f4      	b.n	800bd72 <__swsetup_r+0x8e>
 800bd88:	2000      	movs	r0, #0
 800bd8a:	e7f7      	b.n	800bd7c <__swsetup_r+0x98>
 800bd8c:	20000030 	.word	0x20000030

0800bd90 <_sbrk_r>:
 800bd90:	b538      	push	{r3, r4, r5, lr}
 800bd92:	4d06      	ldr	r5, [pc, #24]	@ (800bdac <_sbrk_r+0x1c>)
 800bd94:	2300      	movs	r3, #0
 800bd96:	4604      	mov	r4, r0
 800bd98:	4608      	mov	r0, r1
 800bd9a:	602b      	str	r3, [r5, #0]
 800bd9c:	f7f6 fd58 	bl	8002850 <_sbrk>
 800bda0:	1c43      	adds	r3, r0, #1
 800bda2:	d102      	bne.n	800bdaa <_sbrk_r+0x1a>
 800bda4:	682b      	ldr	r3, [r5, #0]
 800bda6:	b103      	cbz	r3, 800bdaa <_sbrk_r+0x1a>
 800bda8:	6023      	str	r3, [r4, #0]
 800bdaa:	bd38      	pop	{r3, r4, r5, pc}
 800bdac:	20001acc 	.word	0x20001acc

0800bdb0 <abort>:
 800bdb0:	b508      	push	{r3, lr}
 800bdb2:	2006      	movs	r0, #6
 800bdb4:	f000 f88e 	bl	800bed4 <raise>
 800bdb8:	2001      	movs	r0, #1
 800bdba:	f7f6 fcd1 	bl	8002760 <_exit>

0800bdbe <__swhatbuf_r>:
 800bdbe:	b570      	push	{r4, r5, r6, lr}
 800bdc0:	460c      	mov	r4, r1
 800bdc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdc6:	2900      	cmp	r1, #0
 800bdc8:	b096      	sub	sp, #88	@ 0x58
 800bdca:	4615      	mov	r5, r2
 800bdcc:	461e      	mov	r6, r3
 800bdce:	da0d      	bge.n	800bdec <__swhatbuf_r+0x2e>
 800bdd0:	89a3      	ldrh	r3, [r4, #12]
 800bdd2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bdd6:	f04f 0100 	mov.w	r1, #0
 800bdda:	bf14      	ite	ne
 800bddc:	2340      	movne	r3, #64	@ 0x40
 800bdde:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bde2:	2000      	movs	r0, #0
 800bde4:	6031      	str	r1, [r6, #0]
 800bde6:	602b      	str	r3, [r5, #0]
 800bde8:	b016      	add	sp, #88	@ 0x58
 800bdea:	bd70      	pop	{r4, r5, r6, pc}
 800bdec:	466a      	mov	r2, sp
 800bdee:	f000 f879 	bl	800bee4 <_fstat_r>
 800bdf2:	2800      	cmp	r0, #0
 800bdf4:	dbec      	blt.n	800bdd0 <__swhatbuf_r+0x12>
 800bdf6:	9901      	ldr	r1, [sp, #4]
 800bdf8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bdfc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800be00:	4259      	negs	r1, r3
 800be02:	4159      	adcs	r1, r3
 800be04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be08:	e7eb      	b.n	800bde2 <__swhatbuf_r+0x24>

0800be0a <__smakebuf_r>:
 800be0a:	898b      	ldrh	r3, [r1, #12]
 800be0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be0e:	079d      	lsls	r5, r3, #30
 800be10:	4606      	mov	r6, r0
 800be12:	460c      	mov	r4, r1
 800be14:	d507      	bpl.n	800be26 <__smakebuf_r+0x1c>
 800be16:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800be1a:	6023      	str	r3, [r4, #0]
 800be1c:	6123      	str	r3, [r4, #16]
 800be1e:	2301      	movs	r3, #1
 800be20:	6163      	str	r3, [r4, #20]
 800be22:	b003      	add	sp, #12
 800be24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be26:	ab01      	add	r3, sp, #4
 800be28:	466a      	mov	r2, sp
 800be2a:	f7ff ffc8 	bl	800bdbe <__swhatbuf_r>
 800be2e:	9f00      	ldr	r7, [sp, #0]
 800be30:	4605      	mov	r5, r0
 800be32:	4639      	mov	r1, r7
 800be34:	4630      	mov	r0, r6
 800be36:	f7ff faff 	bl	800b438 <_malloc_r>
 800be3a:	b948      	cbnz	r0, 800be50 <__smakebuf_r+0x46>
 800be3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be40:	059a      	lsls	r2, r3, #22
 800be42:	d4ee      	bmi.n	800be22 <__smakebuf_r+0x18>
 800be44:	f023 0303 	bic.w	r3, r3, #3
 800be48:	f043 0302 	orr.w	r3, r3, #2
 800be4c:	81a3      	strh	r3, [r4, #12]
 800be4e:	e7e2      	b.n	800be16 <__smakebuf_r+0xc>
 800be50:	89a3      	ldrh	r3, [r4, #12]
 800be52:	6020      	str	r0, [r4, #0]
 800be54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be58:	81a3      	strh	r3, [r4, #12]
 800be5a:	9b01      	ldr	r3, [sp, #4]
 800be5c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800be60:	b15b      	cbz	r3, 800be7a <__smakebuf_r+0x70>
 800be62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be66:	4630      	mov	r0, r6
 800be68:	f000 f84e 	bl	800bf08 <_isatty_r>
 800be6c:	b128      	cbz	r0, 800be7a <__smakebuf_r+0x70>
 800be6e:	89a3      	ldrh	r3, [r4, #12]
 800be70:	f023 0303 	bic.w	r3, r3, #3
 800be74:	f043 0301 	orr.w	r3, r3, #1
 800be78:	81a3      	strh	r3, [r4, #12]
 800be7a:	89a3      	ldrh	r3, [r4, #12]
 800be7c:	431d      	orrs	r5, r3
 800be7e:	81a5      	strh	r5, [r4, #12]
 800be80:	e7cf      	b.n	800be22 <__smakebuf_r+0x18>

0800be82 <_raise_r>:
 800be82:	291f      	cmp	r1, #31
 800be84:	b538      	push	{r3, r4, r5, lr}
 800be86:	4605      	mov	r5, r0
 800be88:	460c      	mov	r4, r1
 800be8a:	d904      	bls.n	800be96 <_raise_r+0x14>
 800be8c:	2316      	movs	r3, #22
 800be8e:	6003      	str	r3, [r0, #0]
 800be90:	f04f 30ff 	mov.w	r0, #4294967295
 800be94:	bd38      	pop	{r3, r4, r5, pc}
 800be96:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800be98:	b112      	cbz	r2, 800bea0 <_raise_r+0x1e>
 800be9a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be9e:	b94b      	cbnz	r3, 800beb4 <_raise_r+0x32>
 800bea0:	4628      	mov	r0, r5
 800bea2:	f000 f853 	bl	800bf4c <_getpid_r>
 800bea6:	4622      	mov	r2, r4
 800bea8:	4601      	mov	r1, r0
 800beaa:	4628      	mov	r0, r5
 800beac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800beb0:	f000 b83a 	b.w	800bf28 <_kill_r>
 800beb4:	2b01      	cmp	r3, #1
 800beb6:	d00a      	beq.n	800bece <_raise_r+0x4c>
 800beb8:	1c59      	adds	r1, r3, #1
 800beba:	d103      	bne.n	800bec4 <_raise_r+0x42>
 800bebc:	2316      	movs	r3, #22
 800bebe:	6003      	str	r3, [r0, #0]
 800bec0:	2001      	movs	r0, #1
 800bec2:	e7e7      	b.n	800be94 <_raise_r+0x12>
 800bec4:	2100      	movs	r1, #0
 800bec6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800beca:	4620      	mov	r0, r4
 800becc:	4798      	blx	r3
 800bece:	2000      	movs	r0, #0
 800bed0:	e7e0      	b.n	800be94 <_raise_r+0x12>
	...

0800bed4 <raise>:
 800bed4:	4b02      	ldr	r3, [pc, #8]	@ (800bee0 <raise+0xc>)
 800bed6:	4601      	mov	r1, r0
 800bed8:	6818      	ldr	r0, [r3, #0]
 800beda:	f7ff bfd2 	b.w	800be82 <_raise_r>
 800bede:	bf00      	nop
 800bee0:	20000030 	.word	0x20000030

0800bee4 <_fstat_r>:
 800bee4:	b538      	push	{r3, r4, r5, lr}
 800bee6:	4d07      	ldr	r5, [pc, #28]	@ (800bf04 <_fstat_r+0x20>)
 800bee8:	2300      	movs	r3, #0
 800beea:	4604      	mov	r4, r0
 800beec:	4608      	mov	r0, r1
 800beee:	4611      	mov	r1, r2
 800bef0:	602b      	str	r3, [r5, #0]
 800bef2:	f7f6 fc85 	bl	8002800 <_fstat>
 800bef6:	1c43      	adds	r3, r0, #1
 800bef8:	d102      	bne.n	800bf00 <_fstat_r+0x1c>
 800befa:	682b      	ldr	r3, [r5, #0]
 800befc:	b103      	cbz	r3, 800bf00 <_fstat_r+0x1c>
 800befe:	6023      	str	r3, [r4, #0]
 800bf00:	bd38      	pop	{r3, r4, r5, pc}
 800bf02:	bf00      	nop
 800bf04:	20001acc 	.word	0x20001acc

0800bf08 <_isatty_r>:
 800bf08:	b538      	push	{r3, r4, r5, lr}
 800bf0a:	4d06      	ldr	r5, [pc, #24]	@ (800bf24 <_isatty_r+0x1c>)
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	4604      	mov	r4, r0
 800bf10:	4608      	mov	r0, r1
 800bf12:	602b      	str	r3, [r5, #0]
 800bf14:	f7f6 fc84 	bl	8002820 <_isatty>
 800bf18:	1c43      	adds	r3, r0, #1
 800bf1a:	d102      	bne.n	800bf22 <_isatty_r+0x1a>
 800bf1c:	682b      	ldr	r3, [r5, #0]
 800bf1e:	b103      	cbz	r3, 800bf22 <_isatty_r+0x1a>
 800bf20:	6023      	str	r3, [r4, #0]
 800bf22:	bd38      	pop	{r3, r4, r5, pc}
 800bf24:	20001acc 	.word	0x20001acc

0800bf28 <_kill_r>:
 800bf28:	b538      	push	{r3, r4, r5, lr}
 800bf2a:	4d07      	ldr	r5, [pc, #28]	@ (800bf48 <_kill_r+0x20>)
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	4604      	mov	r4, r0
 800bf30:	4608      	mov	r0, r1
 800bf32:	4611      	mov	r1, r2
 800bf34:	602b      	str	r3, [r5, #0]
 800bf36:	f7f6 fc03 	bl	8002740 <_kill>
 800bf3a:	1c43      	adds	r3, r0, #1
 800bf3c:	d102      	bne.n	800bf44 <_kill_r+0x1c>
 800bf3e:	682b      	ldr	r3, [r5, #0]
 800bf40:	b103      	cbz	r3, 800bf44 <_kill_r+0x1c>
 800bf42:	6023      	str	r3, [r4, #0]
 800bf44:	bd38      	pop	{r3, r4, r5, pc}
 800bf46:	bf00      	nop
 800bf48:	20001acc 	.word	0x20001acc

0800bf4c <_getpid_r>:
 800bf4c:	f7f6 bbf0 	b.w	8002730 <_getpid>

0800bf50 <_init>:
 800bf50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf52:	bf00      	nop
 800bf54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf56:	bc08      	pop	{r3}
 800bf58:	469e      	mov	lr, r3
 800bf5a:	4770      	bx	lr

0800bf5c <_fini>:
 800bf5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf5e:	bf00      	nop
 800bf60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf62:	bc08      	pop	{r3}
 800bf64:	469e      	mov	lr, r3
 800bf66:	4770      	bx	lr
