<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="SNVS_HP Command Register"><title>imxrt_ral::snvs::HPCOMR - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-b0742ba02757f159.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.83.0 (90b35a623 2024-11-26)" data-channel="1.83.0" data-search-js="search-f0d225181b97f9a4.js" data-settings-js="settings-805db61a62df4bd2.js" ><script src="../../../static.files/storage-1d39b6787ed640ff.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-f070b9041d14864c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-0111fcff984fae8f.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module HPCOMR</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>snvs</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><span class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">snvs</a></span><h1>Module <span>HPCOMR</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1051/snvs.rs.html#231">source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>SNVS_HP Command Register</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="HAC_CLEAR/index.html" title="mod imxrt_ral::snvs::HPCOMR::HAC_CLEAR">HAC_<wbr>CLEAR</a></div><div class="desc docblock-short">High Assurance Counter Clear When set, it clears the High Assurance Counter Register</div></li><li><div class="item-name"><a class="mod" href="HAC_EN/index.html" title="mod imxrt_ral::snvs::HPCOMR::HAC_EN">HAC_EN</a></div><div class="desc docblock-short">High Assurance Counter Enable This bit controls the SSM transition from the soft fail to the hard fail state</div></li><li><div class="item-name"><a class="mod" href="HAC_LOAD/index.html" title="mod imxrt_ral::snvs::HPCOMR::HAC_LOAD">HAC_<wbr>LOAD</a></div><div class="desc docblock-short">High Assurance Counter Load When set, it loads the High Assurance Counter Register with the value of the High Assurance Counter Load Register</div></li><li><div class="item-name"><a class="mod" href="HAC_STOP/index.html" title="mod imxrt_ral::snvs::HPCOMR::HAC_STOP">HAC_<wbr>STOP</a></div><div class="desc docblock-short">High Assurance Counter Stop This bit can be set only when SSM is in soft fail state</div></li><li><div class="item-name"><a class="mod" href="LP_SWR/index.html" title="mod imxrt_ral::snvs::HPCOMR::LP_SWR">LP_SWR</a></div><div class="desc docblock-short">LP Software Reset When set to 1, most registers in the SNVS_LP section are reset, but the following registers are not reset by an LP software reset: Secure Real Time Counter Time Alarm Register This bit cannot be set when the LP_SWR_DIS bit is set</div></li><li><div class="item-name"><a class="mod" href="LP_SWR_DIS/index.html" title="mod imxrt_ral::snvs::HPCOMR::LP_SWR_DIS">LP_<wbr>SWR_<wbr>DIS</a></div><div class="desc docblock-short">LP Software Reset Disable When set, disables the LP software reset</div></li><li><div class="item-name"><a class="mod" href="MKS_EN/index.html" title="mod imxrt_ral::snvs::HPCOMR::MKS_EN">MKS_EN</a></div><div class="desc docblock-short">Master Key Select Enable When not set, the one time programmable (OTP) master key is selected by default</div></li><li><div class="item-name"><a class="mod" href="NPSWA_EN/index.html" title="mod imxrt_ral::snvs::HPCOMR::NPSWA_EN">NPSWA_<wbr>EN</a></div><div class="desc docblock-short">Non-Privileged Software Access Enable When set, allows non-privileged software to access all SNVS registers, including those that are privileged software read/write access only</div></li><li><div class="item-name"><a class="mod" href="PROG_ZMK/index.html" title="mod imxrt_ral::snvs::HPCOMR::PROG_ZMK">PROG_<wbr>ZMK</a></div><div class="desc docblock-short">Program Zeroizable Master Key This bit activates ZMK hardware programming mechanism</div></li><li><div class="item-name"><a class="mod" href="SSM_SFNS_DIS/index.html" title="mod imxrt_ral::snvs::HPCOMR::SSM_SFNS_DIS">SSM_<wbr>SFNS_<wbr>DIS</a></div><div class="desc docblock-short">SSM Soft Fail to Non-Secure State Transition Disable When set, it disables the SSM transition from soft fail to non-secure state</div></li><li><div class="item-name"><a class="mod" href="SSM_ST/index.html" title="mod imxrt_ral::snvs::HPCOMR::SSM_ST">SSM_ST</a></div><div class="desc docblock-short">SSM State Transition Transition state of the system security monitor</div></li><li><div class="item-name"><a class="mod" href="SSM_ST_DIS/index.html" title="mod imxrt_ral::snvs::HPCOMR::SSM_ST_DIS">SSM_<wbr>ST_<wbr>DIS</a></div><div class="desc docblock-short">SSM Secure to Trusted State Transition Disable When set, disables the SSM transition from secure to trusted state</div></li><li><div class="item-name"><a class="mod" href="SW_FSV/index.html" title="mod imxrt_ral::snvs::HPCOMR::SW_FSV">SW_FSV</a></div><div class="desc docblock-short">Software Fatal Security Violation When set, the system security monitor treats this bit as a fatal security violation</div></li><li><div class="item-name"><a class="mod" href="SW_LPSV/index.html" title="mod imxrt_ral::snvs::HPCOMR::SW_LPSV">SW_LPSV</a></div><div class="desc docblock-short">LP Software Security Violation When set, SNVS_LP treats this bit as a security violation</div></li><li><div class="item-name"><a class="mod" href="SW_SV/index.html" title="mod imxrt_ral::snvs::HPCOMR::SW_SV">SW_SV</a></div><div class="desc docblock-short">Software Security Violation When set, the system security monitor treats this bit as a non-fatal security violation</div></li></ul></section></div></main></body></html>