vendor_name = ModelSim
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegMW.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegFD.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegEM.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegDE.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/program.mem
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/InstructionMemory.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RegisterFile.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/MainDecoder.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/AluDecoder.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PCLogic.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Decoder.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ConditionCheck.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ConditionLogic.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ControlUnit.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Extend.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/plus_n.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/mux_2_to_1_32.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/mux_2_to_1_4.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/pcRegister.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/mux_3_to_1_32.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesadorArm.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/divisorClock.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/controladorVGA.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/videocontroller.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/contadorXY.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/instruction_TB.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/program_tb.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/rom_TB.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ram_TB.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/program_final_tb.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/register_tb.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/adder_alu.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/multiplyUnit.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/divUnit.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAM.mif
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROM.mif
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROMMemory.qip
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROMMemory.v
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/instRegister.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Commonregister.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Commonregister_4.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu_TB.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemory.qip
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemory.v
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMArduino.mif
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemoryArd.qip
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemoryArd.v
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RegisterArduino.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ArduinoAdd_p1.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ArduinoLogic.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RAM_ARD_tb.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/WriteToMIF.sv
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RAM_INC_tb.sv
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_ole1.tdf
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/decode_61a.tdf
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/mux_ahb.tdf
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_acr2.tdf
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/decode_aoa.tdf
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/decode_34a.tdf
source_file = 1, C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/mux_9kb.tdf
design_name = procesadorArm
instance = comp, \dataArduino[0]~output , dataArduino[0]~output, procesadorArm, 1
instance = comp, \dataArduino[1]~output , dataArduino[1]~output, procesadorArm, 1
instance = comp, \dataArduino[2]~output , dataArduino[2]~output, procesadorArm, 1
instance = comp, \dataArduino[3]~output , dataArduino[3]~output, procesadorArm, 1
instance = comp, \dataArduino[4]~output , dataArduino[4]~output, procesadorArm, 1
instance = comp, \dataArduino[5]~output , dataArduino[5]~output, procesadorArm, 1
instance = comp, \dataArduino[6]~output , dataArduino[6]~output, procesadorArm, 1
instance = comp, \dataArduino[7]~output , dataArduino[7]~output, procesadorArm, 1
instance = comp, \clk~input , clk~input, procesadorArm, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][0]~feeder , PR|CPU|R0|rf[0][0]~feeder, procesadorArm, 1
instance = comp, \rst~input , rst~input, procesadorArm, 1
instance = comp, \PR|regFD|InstrReg[30]~feeder , PR|regFD|InstrReg[30]~feeder, procesadorArm, 1
instance = comp, \PR|regFD|InstrReg[30] , PR|regFD|InstrReg[30], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RegWriteReg , PR|CPU|regDE|RegWriteReg, procesadorArm, 1
instance = comp, \PR|CPU|regEM|RegWriteReg , PR|CPU|regEM|RegWriteReg, procesadorArm, 1
instance = comp, \PR|CPU|regMW|RegWriteReg , PR|CPU|regMW|RegWriteReg, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][0] , PR|CPU|R0|rf[0][0], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[0]~0 , PR|CPU|regDE|RD1Reg[0]~0, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[0] , PR|CPU|regDE|RD1Reg[0], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[1]~feeder , PR|CPU|regEM|ALUResultReg[1]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[1] , PR|CPU|regEM|ALUResultReg[1], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[1]~feeder , PR|CPU|regMW|ALUOutReg[1]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[1] , PR|CPU|regMW|ALUOutReg[1], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][1]~0 , PR|CPU|R0|rf[0][1]~0, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][1] , PR|CPU|R0|rf[0][1], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[1]~1 , PR|CPU|regDE|RD1Reg[1]~1, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[1] , PR|CPU|regDE|RD1Reg[1], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[2] , PR|CPU|regEM|ALUResultReg[2], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[2] , PR|CPU|regMW|ALUOutReg[2], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][2]~feeder , PR|CPU|R0|rf[0][2]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][2] , PR|CPU|R0|rf[0][2], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[2]~feeder , PR|CPU|regDE|RD1Reg[2]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[2] , PR|CPU|regDE|RD1Reg[2], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[3]~feeder , PR|CPU|regEM|ALUResultReg[3]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[3] , PR|CPU|regEM|ALUResultReg[3], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[3] , PR|CPU|regMW|ALUOutReg[3], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][3]~feeder , PR|CPU|R0|rf[0][3]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][3] , PR|CPU|R0|rf[0][3], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[3]~feeder , PR|CPU|regDE|RD1Reg[3]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[3] , PR|CPU|regDE|RD1Reg[3], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[4] , PR|CPU|regEM|ALUResultReg[4], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[4] , PR|CPU|regMW|ALUOutReg[4], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][4] , PR|CPU|R0|rf[0][4], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[4]~feeder , PR|CPU|regDE|RD1Reg[4]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[4] , PR|CPU|regDE|RD1Reg[4], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[5] , PR|CPU|regEM|ALUResultReg[5], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[5]~feeder , PR|CPU|regMW|ALUOutReg[5]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[5] , PR|CPU|regMW|ALUOutReg[5], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][5]~feeder , PR|CPU|R0|rf[0][5]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][5] , PR|CPU|R0|rf[0][5], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[5]~feeder , PR|CPU|regDE|RD1Reg[5]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[5] , PR|CPU|regDE|RD1Reg[5], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[6]~feeder , PR|CPU|regEM|ALUResultReg[6]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[6] , PR|CPU|regEM|ALUResultReg[6], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[6] , PR|CPU|regMW|ALUOutReg[6], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][6]~feeder , PR|CPU|R0|rf[0][6]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][6] , PR|CPU|R0|rf[0][6], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[6] , PR|CPU|regDE|RD1Reg[6], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[7]~feeder , PR|CPU|regEM|ALUResultReg[7]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[7] , PR|CPU|regEM|ALUResultReg[7], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[7]~feeder , PR|CPU|regMW|ALUOutReg[7]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[7] , PR|CPU|regMW|ALUOutReg[7], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][7] , PR|CPU|R0|rf[0][7], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[7]~feeder , PR|CPU|regDE|RD1Reg[7]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[7] , PR|CPU|regDE|RD1Reg[7], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[8] , PR|CPU|regEM|ALUResultReg[8], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[8]~feeder , PR|CPU|regMW|ALUOutReg[8]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[8] , PR|CPU|regMW|ALUOutReg[8], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][8] , PR|CPU|R0|rf[0][8], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[8]~feeder , PR|CPU|regDE|RD1Reg[8]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[8] , PR|CPU|regDE|RD1Reg[8], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[9] , PR|CPU|regEM|ALUResultReg[9], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[9] , PR|CPU|regMW|ALUOutReg[9], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][9]~feeder , PR|CPU|R0|rf[0][9]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][9] , PR|CPU|R0|rf[0][9], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[9]~feeder , PR|CPU|regDE|RD1Reg[9]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[9] , PR|CPU|regDE|RD1Reg[9], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[10] , PR|CPU|regEM|ALUResultReg[10], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[10] , PR|CPU|regMW|ALUOutReg[10], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][10] , PR|CPU|R0|rf[0][10], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[10] , PR|CPU|regDE|RD1Reg[10], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[11] , PR|CPU|regEM|ALUResultReg[11], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[11]~feeder , PR|CPU|regMW|ALUOutReg[11]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[11] , PR|CPU|regMW|ALUOutReg[11], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][11]~feeder , PR|CPU|R0|rf[0][11]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][11] , PR|CPU|R0|rf[0][11], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[11]~feeder , PR|CPU|regDE|RD1Reg[11]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[11] , PR|CPU|regDE|RD1Reg[11], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[12] , PR|CPU|regEM|ALUResultReg[12], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[12] , PR|CPU|regMW|ALUOutReg[12], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][12]~feeder , PR|CPU|R0|rf[0][12]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][12] , PR|CPU|R0|rf[0][12], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[12]~feeder , PR|CPU|regDE|RD1Reg[12]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[12] , PR|CPU|regDE|RD1Reg[12], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[13]~feeder , PR|CPU|regEM|ALUResultReg[13]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[13] , PR|CPU|regEM|ALUResultReg[13], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[13]~feeder , PR|CPU|regMW|ALUOutReg[13]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[13] , PR|CPU|regMW|ALUOutReg[13], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][13]~feeder , PR|CPU|R0|rf[0][13]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][13] , PR|CPU|R0|rf[0][13], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[13]~feeder , PR|CPU|regDE|RD1Reg[13]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[13] , PR|CPU|regDE|RD1Reg[13], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[14] , PR|CPU|regEM|ALUResultReg[14], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[14]~feeder , PR|CPU|regMW|ALUOutReg[14]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[14] , PR|CPU|regMW|ALUOutReg[14], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][14]~feeder , PR|CPU|R0|rf[0][14]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][14] , PR|CPU|R0|rf[0][14], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[14]~feeder , PR|CPU|regDE|RD1Reg[14]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[14] , PR|CPU|regDE|RD1Reg[14], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[15] , PR|CPU|regEM|ALUResultReg[15], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[15] , PR|CPU|regMW|ALUOutReg[15], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][15]~feeder , PR|CPU|R0|rf[0][15]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][15] , PR|CPU|R0|rf[0][15], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[15]~feeder , PR|CPU|regDE|RD1Reg[15]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[15] , PR|CPU|regDE|RD1Reg[15], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[16]~feeder , PR|CPU|regEM|ALUResultReg[16]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[16] , PR|CPU|regEM|ALUResultReg[16], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[16] , PR|CPU|regMW|ALUOutReg[16], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][16]~feeder , PR|CPU|R0|rf[0][16]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][16] , PR|CPU|R0|rf[0][16], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[16]~feeder , PR|CPU|regDE|RD1Reg[16]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[16] , PR|CPU|regDE|RD1Reg[16], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[17]~feeder , PR|CPU|regEM|ALUResultReg[17]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[17] , PR|CPU|regEM|ALUResultReg[17], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[17]~feeder , PR|CPU|regMW|ALUOutReg[17]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[17] , PR|CPU|regMW|ALUOutReg[17], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][17]~feeder , PR|CPU|R0|rf[0][17]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][17] , PR|CPU|R0|rf[0][17], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[17] , PR|CPU|regDE|RD1Reg[17], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[18]~feeder , PR|CPU|regEM|ALUResultReg[18]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[18] , PR|CPU|regEM|ALUResultReg[18], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[18] , PR|CPU|regMW|ALUOutReg[18], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][18]~feeder , PR|CPU|R0|rf[0][18]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][18] , PR|CPU|R0|rf[0][18], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[18]~feeder , PR|CPU|regDE|RD1Reg[18]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[18] , PR|CPU|regDE|RD1Reg[18], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[19] , PR|CPU|regEM|ALUResultReg[19], procesadorArm, 1
instance = comp, \PR|CPU|regMW|ALUOutReg[19] , PR|CPU|regMW|ALUOutReg[19], procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][19]~feeder , PR|CPU|R0|rf[0][19]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|R0|rf[0][19] , PR|CPU|R0|rf[0][19], procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[19]~feeder , PR|CPU|regDE|RD1Reg[19]~feeder, procesadorArm, 1
instance = comp, \PR|CPU|regDE|RD1Reg[19] , PR|CPU|regDE|RD1Reg[19], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[20] , PR|CPU|regEM|ALUResultReg[20], procesadorArm, 1
instance = comp, \PR|CS|LessThan1~0 , PR|CS|LessThan1~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w[3] , PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w[3], procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[10]~DUPLICATE , PR|CPU|regEM|ALUResultReg[10]~DUPLICATE, procesadorArm, 1
instance = comp, \PR|CPU|regEM|ALUResultReg[12]~DUPLICATE , PR|CPU|regEM|ALUResultReg[12]~DUPLICATE, procesadorArm, 1
instance = comp, \~GND , ~GND, procesadorArm, 1
instance = comp, \dataIn[0]~input , dataIn[0]~input, procesadorArm, 1
instance = comp, \dataIn[1]~input , dataIn[1]~input, procesadorArm, 1
instance = comp, \dataIn[2]~input , dataIn[2]~input, procesadorArm, 1
instance = comp, \dataIn[3]~input , dataIn[3]~input, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a2, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a3, procesadorArm, 1
instance = comp, \clkArduino~input , clkArduino~input, procesadorArm, 1
instance = comp, \start~input , start~input, procesadorArm, 1
instance = comp, \dataIn[4]~input , dataIn[4]~input, procesadorArm, 1
instance = comp, \dataIn[5]~input , dataIn[5]~input, procesadorArm, 1
instance = comp, \dataIn[6]~input , dataIn[6]~input, procesadorArm, 1
instance = comp, \dataIn[7]~input , dataIn[7]~input, procesadorArm, 1
