# Compile of CED.vo was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive -sdftyp /CED=C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# vsim -gui work.tb -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive -sdftyp "/CED=C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo" 
# Start time: 14:00:24 on Apr 10,2024
# Loading sv_std.std
# Loading work.tb
# Loading work.CED
# Loading work.hard_block
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_io_obuf
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_io_ibuf
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_clkctrl
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_mux41
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_ena_reg
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_lcell_comb
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera.dffeas
# Loading work.RAM_8
# Loading work.RAM_13
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading instances from CED_v.sdo
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera.PRIM_GDFF_LOW
# Loading timing data from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading timing data from CED_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/user/OneDrive/verilog/ced/ced0_syn/tb.sv
# Compile of CED.vo was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.CED
# Loading work.hard_block
# Loading work.RAM_8
# Loading work.RAM_13
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading instances from CED_v.sdo
# Loading timing data from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading timing data from CED_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/user/OneDrive/verilog/ced/ced0_syn/tb.sv
run -all
# ********************************
# **      Simulation Start      **
# ********************************
# 
# 
# ** Error: $hold( posedge clk &&& nosloadsclr:98107 ps, d:98127 ps, 186 ps );
#    Time: 98127 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:98542 ps, d:98723 ps, 186 ps );
#    Time: 98723 ps  Iteration: 1  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:98542 ps, d:98723 ps, 186 ps );
#    Time: 98723 ps  Iteration: 1  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:148110 ps, asdata:148287 ps, 186 ps );
#    Time: 148287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:368110 ps, asdata:368287 ps, 186 ps );
#    Time: 368287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:478110 ps, asdata:478287 ps, 186 ps );
#    Time: 478287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:588110 ps, asdata:588287 ps, 186 ps );
#    Time: 588287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:698110 ps, asdata:698287 ps, 186 ps );
#    Time: 698287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:808110 ps, asdata:808287 ps, 186 ps );
#    Time: 808287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:918110 ps, asdata:918287 ps, 186 ps );
#    Time: 918287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1028110 ps, asdata:1028287 ps, 186 ps );
#    Time: 1028287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1138110 ps, asdata:1138287 ps, 186 ps );
#    Time: 1138287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1248110 ps, asdata:1248287 ps, 186 ps );
#    Time: 1248287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1358110 ps, asdata:1358287 ps, 186 ps );
#    Time: 1358287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1468110 ps, asdata:1468287 ps, 186 ps );
#    Time: 1468287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1578110 ps, asdata:1578287 ps, 186 ps );
#    Time: 1578287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1688110 ps, asdata:1688287 ps, 186 ps );
#    Time: 1688287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1798110 ps, asdata:1798287 ps, 186 ps );
#    Time: 1798287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1908110 ps, asdata:1908287 ps, 186 ps );
#    Time: 1908287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:2018110 ps, asdata:2018287 ps, 186 ps );
#    Time: 2018287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:2188540 ps, asdata:2188622 ps, 186 ps );
#    Time: 2188622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2198542 ps, d:2198723 ps, 186 ps );
#    Time: 2198723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:2258542 ps, d:2258570 ps, 186 ps );
#    Time: 2258570 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:2258542 ps, d:2258622 ps, 186 ps );
#    Time: 2258622 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:2258542 ps, d:2258625 ps, 186 ps );
#    Time: 2258625 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:2258542 ps, d:2258636 ps, 186 ps );
#    Time: 2258636 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:2308542 ps, d:2308723 ps, 186 ps );
#    Time: 2308723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2348110 ps, asdata:2348247 ps, 186 ps );
#    Time: 2348247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2418542 ps, d:2418723 ps, 186 ps );
#    Time: 2418723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2458110 ps, asdata:2458247 ps, 186 ps );
#    Time: 2458247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2528542 ps, d:2528723 ps, 186 ps );
#    Time: 2528723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2568110 ps, asdata:2568247 ps, 186 ps );
#    Time: 2568247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2638542 ps, d:2638723 ps, 186 ps );
#    Time: 2638723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2678110 ps, asdata:2678247 ps, 186 ps );
#    Time: 2678247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2748542 ps, d:2748723 ps, 186 ps );
#    Time: 2748723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2788110 ps, asdata:2788247 ps, 186 ps );
#    Time: 2788247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2858542 ps, d:2858723 ps, 186 ps );
#    Time: 2858723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2898110 ps, asdata:2898287 ps, 186 ps );
#    Time: 2898287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2958542 ps, d:2958565 ps, 186 ps );
#    Time: 2958565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:3008110 ps, asdata:3008287 ps, 186 ps );
#    Time: 3008287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:3068542 ps, d:3068565 ps, 186 ps );
#    Time: 3068565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:3118110 ps, asdata:3118287 ps, 186 ps );
#    Time: 3118287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3178540 ps, asdata:3178622 ps, 186 ps );
#    Time: 3178622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:3188542 ps, d:3188723 ps, 186 ps );
#    Time: 3188723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:3238542 ps, d:3238700 ps, 186 ps );
#    Time: 3238700 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:3298542 ps, d:3298723 ps, 186 ps );
#    Time: 3298723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:3408542 ps, d:3408723 ps, 186 ps );
#    Time: 3408723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:3448110 ps, asdata:3448247 ps, 186 ps );
#    Time: 3448247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3498110 ps, asdata:3498287 ps, 186 ps );
#    Time: 3498287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3498540 ps, asdata:3498543 ps, 186 ps );
#    Time: 3498543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3558110 ps, asdata:3558247 ps, 186 ps );
#    Time: 3558247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3608110 ps, asdata:3608287 ps, 186 ps );
#    Time: 3608287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3608540 ps, asdata:3608543 ps, 186 ps );
#    Time: 3608543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3718110 ps, asdata:3718247 ps, 186 ps );
#    Time: 3718247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3738540 ps, asdata:3738666 ps, 186 ps );
#    Time: 3738666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:3758542 ps, d:3758626 ps, 186 ps );
#    Time: 3758626 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:3828110 ps, asdata:3828247 ps, 186 ps );
#    Time: 3828247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:4038542 ps, d:4038668 ps, 186 ps );
#    Time: 4038668 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:4058540 ps, asdata:4058622 ps, 186 ps );
#    Time: 4058622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:4068542 ps, d:4068723 ps, 186 ps );
#    Time: 4068723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:4078110 ps, asdata:4078124 ps, 186 ps );
#    Time: 4078124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4098110 ps, asdata:4098293 ps, 186 ps );
#    Time: 4098293 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4158110 ps, asdata:4158287 ps, 186 ps );
#    Time: 4158287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4158540 ps, asdata:4158543 ps, 186 ps );
#    Time: 4158543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4388540 ps, asdata:4388622 ps, 186 ps );
#    Time: 4388622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:4508542 ps, d:4508723 ps, 186 ps );
#    Time: 4508723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4578542 ps, d:4578570 ps, 186 ps );
#    Time: 4578570 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4578542 ps, d:4578573 ps, 186 ps );
#    Time: 4578573 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4578542 ps, d:4578584 ps, 186 ps );
#    Time: 4578584 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4578542 ps, d:4578680 ps, 186 ps );
#    Time: 4578680 ps  Iteration: 1  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4608542 ps, d:4608699 ps, 186 ps );
#    Time: 4608699 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:4618540 ps, asdata:4618650 ps, 186 ps );
#    Time: 4618650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:4668542 ps, d:4668561 ps, 186 ps );
#    Time: 4668561 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4668542 ps, d:4668595 ps, 186 ps );
#    Time: 4668595 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4668542 ps, d:4668595 ps, 186 ps );
#    Time: 4668595 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4668542 ps, d:4668677 ps, 186 ps );
#    Time: 4668677 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:4708110 ps, asdata:4708287 ps, 186 ps );
#    Time: 4708287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4708540 ps, asdata:4708543 ps, 186 ps );
#    Time: 4708543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:4888542 ps, d:4888656 ps, 186 ps );
#    Time: 4888656 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4918542 ps, d:4918584 ps, 186 ps );
#    Time: 4918584 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:4938540 ps, asdata:4938622 ps, 186 ps );
#    Time: 4938622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4988110 ps, asdata:4988287 ps, 186 ps );
#    Time: 4988287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5098110 ps, asdata:5098287 ps, 186 ps );
#    Time: 5098287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5208110 ps, asdata:5208287 ps, 186 ps );
#    Time: 5208287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5318110 ps, asdata:5318287 ps, 186 ps );
#    Time: 5318287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5428110 ps, asdata:5428287 ps, 186 ps );
#    Time: 5428287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5538110 ps, asdata:5538287 ps, 186 ps );
#    Time: 5538287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5648110 ps, asdata:5648287 ps, 186 ps );
#    Time: 5648287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5758110 ps, asdata:5758287 ps, 186 ps );
#    Time: 5758287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5868110 ps, asdata:5868287 ps, 186 ps );
#    Time: 5868287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:6208542 ps, d:6208557 ps, 186 ps );
#    Time: 6208557 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6208542 ps, d:6208560 ps, 186 ps );
#    Time: 6208560 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6208542 ps, d:6208690 ps, 186 ps );
#    Time: 6208690 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6228542 ps, d:6228591 ps, 186 ps );
#    Time: 6228591 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6228542 ps, d:6228591 ps, 186 ps );
#    Time: 6228591 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6228542 ps, d:6228593 ps, 186 ps );
#    Time: 6228593 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6318542 ps, d:6318557 ps, 186 ps );
#    Time: 6318557 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6318542 ps, d:6318560 ps, 186 ps );
#    Time: 6318560 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6318542 ps, d:6318690 ps, 186 ps );
#    Time: 6318690 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6338542 ps, d:6338591 ps, 186 ps );
#    Time: 6338591 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6338542 ps, d:6338591 ps, 186 ps );
#    Time: 6338591 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6338542 ps, d:6338593 ps, 186 ps );
#    Time: 6338593 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6428542 ps, d:6428587 ps, 186 ps );
#    Time: 6428587 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6428542 ps, d:6428590 ps, 186 ps );
#    Time: 6428590 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6428542 ps, d:6428720 ps, 186 ps );
#    Time: 6428720 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:6588540 ps, asdata:6588622 ps, 186 ps );
#    Time: 6588622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:6598542 ps, d:6598723 ps, 186 ps );
#    Time: 6598723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:6638110 ps, asdata:6638247 ps, 186 ps );
#    Time: 6638247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:6708540 ps, asdata:6708666 ps, 186 ps );
#    Time: 6708666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:6728542 ps, d:6728553 ps, 186 ps );
#    Time: 6728553 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6728542 ps, d:6728553 ps, 186 ps );
#    Time: 6728553 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6728542 ps, d:6728635 ps, 186 ps );
#    Time: 6728635 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6868542 ps, d:6868604 ps, 186 ps );
#    Time: 6868604 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6888542 ps, d:6888623 ps, 186 ps );
#    Time: 6888623 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6928542 ps, d:6928723 ps, 186 ps );
#    Time: 6928723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7008542 ps, d:7008605 ps, 186 ps );
#    Time: 7008605 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7098542 ps, d:7098545 ps, 186 ps );
#    Time: 7098545 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7098542 ps, d:7098548 ps, 186 ps );
#    Time: 7098548 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7098542 ps, d:7098559 ps, 186 ps );
#    Time: 7098559 ps  Iteration: 1  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:7138540 ps, asdata:7138622 ps, 186 ps );
#    Time: 7138622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:7358540 ps, asdata:7358622 ps, 186 ps );
#    Time: 7358622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:7418542 ps, d:7418557 ps, 186 ps );
#    Time: 7418557 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7418542 ps, d:7418560 ps, 186 ps );
#    Time: 7418560 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7418542 ps, d:7418690 ps, 186 ps );
#    Time: 7418690 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:7458110 ps, asdata:7458247 ps, 186 ps );
#    Time: 7458247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:7578540 ps, asdata:7578622 ps, 186 ps );
#    Time: 7578622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:7788110 ps, asdata:7788247 ps, 186 ps );
#    Time: 7788247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:7848110 ps, asdata:7848287 ps, 186 ps );
#    Time: 7848287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8018540 ps, asdata:8018622 ps, 186 ps );
#    Time: 8018622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8118110 ps, asdata:8118247 ps, 186 ps );
#    Time: 8118247 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8238540 ps, asdata:8238622 ps, 186 ps );
#    Time: 8238622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8248540 ps, asdata:8248666 ps, 186 ps );
#    Time: 8248666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:8248542 ps, d:8248723 ps, 186 ps );
#    Time: 8248723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8268542 ps, d:8268621 ps, 186 ps );
#    Time: 8268621 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8428542 ps, d:8428711 ps, 186 ps );
#    Time: 8428711 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8428542 ps, d:8428714 ps, 186 ps );
#    Time: 8428714 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8428542 ps, d:8428725 ps, 186 ps );
#    Time: 8428725 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8438542 ps, d:8438694 ps, 186 ps );
#    Time: 8438694 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:8508110 ps, asdata:8508287 ps, 186 ps );
#    Time: 8508287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8678540 ps, asdata:8678622 ps, 186 ps );
#    Time: 8678622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8728110 ps, asdata:8728287 ps, 186 ps );
#    Time: 8728287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:8798542 ps, d:8798640 ps, 186 ps );
#    Time: 8798640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:8888110 ps, asdata:8888287 ps, 186 ps );
#    Time: 8888287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8888540 ps, asdata:8888543 ps, 186 ps );
#    Time: 8888543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:9018542 ps, d:9018640 ps, 186 ps );
#    Time: 9018640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:9018540 ps, asdata:9018650 ps, 186 ps );
#    Time: 9018650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:9108110 ps, asdata:9108287 ps, 186 ps );
#    Time: 9108287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:9108540 ps, asdata:9108543 ps, 186 ps );
#    Time: 9108543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:9338540 ps, asdata:9338622 ps, 186 ps );
#    Time: 9338622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:9548542 ps, d:9548685 ps, 186 ps );
#    Time: 9548685 ps  Iteration: 1  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:9548542 ps, d:9548685 ps, 186 ps );
#    Time: 9548685 ps  Iteration: 1  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:10108540 ps, asdata:10108622 ps, 186 ps );
#    Time: 10108622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:10318110 ps, asdata:10318247 ps, 186 ps );
#    Time: 10318247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:10428110 ps, asdata:10428247 ps, 186 ps );
#    Time: 10428247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:10548540 ps, asdata:10548622 ps, 186 ps );
#    Time: 10548622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:10708110 ps, asdata:10708247 ps, 186 ps );
#    Time: 10708247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:10718542 ps, d:10718665 ps, 186 ps );
#    Time: 10718665 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:10818110 ps, asdata:10818287 ps, 186 ps );
#    Time: 10818287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:10928110 ps, asdata:10928287 ps, 186 ps );
#    Time: 10928287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:11038110 ps, asdata:11038287 ps, 186 ps );
#    Time: 11038287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:11148110 ps, asdata:11148287 ps, 186 ps );
#    Time: 11148287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:11328540 ps, asdata:11328711 ps, 186 ps );
#    Time: 11328711 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:11548542 ps, d:11548640 ps, 186 ps );
#    Time: 11548640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:11568542 ps, d:11568713 ps, 186 ps );
#    Time: 11568713 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:11578110 ps, asdata:11578293 ps, 186 ps );
#    Time: 11578293 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:11658540 ps, asdata:11658670 ps, 186 ps );
#    Time: 11658670 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:11668110 ps, d:11668230 ps, 186 ps );
#    Time: 11668230 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_x[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:11698110 ps, asdata:11698287 ps, 186 ps );
#    Time: 11698287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:11748110 ps, asdata:11748247 ps, 186 ps );
#    Time: 11748247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:11758107 ps, d:11758127 ps, 186 ps );
#    Time: 11758127 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:11778110 ps, asdata:11778124 ps, 186 ps );
#    Time: 11778124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:11778110 ps, d:11778230 ps, 186 ps );
#    Time: 11778230 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:11798110 ps, asdata:11798293 ps, 186 ps );
#    Time: 11798293 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:11888110 ps, asdata:11888124 ps, 186 ps );
#    Time: 11888124 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:11898542 ps, d:11898718 ps, 186 ps );
#    Time: 11898718 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:11898542 ps, d:11898718 ps, 186 ps );
#    Time: 11898718 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:11988540 ps, asdata:11988650 ps, 186 ps );
#    Time: 11988650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:11998110 ps, asdata:11998124 ps, 186 ps );
#    Time: 11998124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:12088542 ps, d:12088624 ps, 186 ps );
#    Time: 12088624 ps  Iteration: 1  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:12098542 ps, d:12098652 ps, 186 ps );
#    Time: 12098652 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:12198540 ps, asdata:12198622 ps, 186 ps );
#    Time: 12198622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:12208542 ps, d:12208723 ps, 186 ps );
#    Time: 12208723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:12318542 ps, d:12318723 ps, 186 ps );
#    Time: 12318723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:12418542 ps, d:12418565 ps, 186 ps );
#    Time: 12418565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:12468110 ps, asdata:12468247 ps, 186 ps );
#    Time: 12468247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:12538542 ps, d:12538723 ps, 186 ps );
#    Time: 12538723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:12648542 ps, d:12648723 ps, 186 ps );
#    Time: 12648723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:12688110 ps, asdata:12688247 ps, 186 ps );
#    Time: 12688247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:12758542 ps, d:12758723 ps, 186 ps );
#    Time: 12758723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:12798110 ps, asdata:12798247 ps, 186 ps );
#    Time: 12798247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:12868542 ps, d:12868723 ps, 186 ps );
#    Time: 12868723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:12908110 ps, asdata:12908247 ps, 186 ps );
#    Time: 12908247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:12978542 ps, d:12978723 ps, 186 ps );
#    Time: 12978723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:13018110 ps, asdata:13018247 ps, 186 ps );
#    Time: 13018247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:13088542 ps, d:13088723 ps, 186 ps );
#    Time: 13088723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:13128110 ps, asdata:13128247 ps, 186 ps );
#    Time: 13128247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:13198542 ps, d:13198723 ps, 186 ps );
#    Time: 13198723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:13238110 ps, asdata:13238247 ps, 186 ps );
#    Time: 13238247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:13308542 ps, d:13308723 ps, 186 ps );
#    Time: 13308723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:13348110 ps, asdata:13348287 ps, 186 ps );
#    Time: 13348287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:13438542 ps, d:13438644 ps, 186 ps );
#    Time: 13438644 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:13458110 ps, asdata:13458287 ps, 186 ps );
#    Time: 13458287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:13528542 ps, d:13528723 ps, 186 ps );
#    Time: 13528723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:13568110 ps, asdata:13568287 ps, 186 ps );
#    Time: 13568287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:13678110 ps, asdata:13678287 ps, 186 ps );
#    Time: 13678287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:13748540 ps, asdata:13748650 ps, 186 ps );
#    Time: 13748650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:13838110 ps, asdata:13838287 ps, 186 ps );
#    Time: 13838287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:13838540 ps, asdata:13838543 ps, 186 ps );
#    Time: 13838543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:13848542 ps, d:13848723 ps, 186 ps );
#    Time: 13848723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:13898110 ps, asdata:13898287 ps, 186 ps );
#    Time: 13898287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:13958540 ps, asdata:13958622 ps, 186 ps );
#    Time: 13958622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:14068542 ps, d:14068565 ps, 186 ps );
#    Time: 14068565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:14158542 ps, d:14158595 ps, 186 ps );
#    Time: 14158595 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:16048540 ps, asdata:16048622 ps, 186 ps );
#    Time: 16048622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:16058542 ps, d:16058723 ps, 186 ps );
#    Time: 16058723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:16158542 ps, d:16158565 ps, 186 ps );
#    Time: 16158565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:16468542 ps, d:16468567 ps, 186 ps );
#    Time: 16468567 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:16468542 ps, d:16468570 ps, 186 ps );
#    Time: 16468570 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:16468542 ps, d:16468700 ps, 186 ps );
#    Time: 16468700 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:16598542 ps, d:16598565 ps, 186 ps );
#    Time: 16598565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:16708542 ps, d:16708565 ps, 186 ps );
#    Time: 16708565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:16798542 ps, d:16798595 ps, 186 ps );
#    Time: 16798595 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:16818542 ps, d:16818565 ps, 186 ps );
#    Time: 16818565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17128542 ps, d:17128624 ps, 186 ps );
#    Time: 17128624 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:17148540 ps, asdata:17148622 ps, 186 ps );
#    Time: 17148622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:17308110 ps, asdata:17308287 ps, 186 ps );
#    Time: 17308287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:17418110 ps, asdata:17418287 ps, 186 ps );
#    Time: 17418287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:17808540 ps, asdata:17808622 ps, 186 ps );
#    Time: 17808622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:17938110 ps, asdata:17938124 ps, 186 ps );
#    Time: 17938124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:17968110 ps, asdata:17968287 ps, 186 ps );
#    Time: 17968287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:18018110 ps, asdata:18018287 ps, 186 ps );
#    Time: 18018287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:18018540 ps, asdata:18018543 ps, 186 ps );
#    Time: 18018543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:18058542 ps, d:18058564 ps, 186 ps );
#    Time: 18058564 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:18138540 ps, asdata:18138622 ps, 186 ps );
#    Time: 18138622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:18348542 ps, d:18348685 ps, 186 ps );
#    Time: 18348685 ps  Iteration: 1  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:18348542 ps, d:18348685 ps, 186 ps );
#    Time: 18348685 ps  Iteration: 1  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:18358540 ps, asdata:18358622 ps, 186 ps );
#    Time: 18358622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:18478540 ps, asdata:18478650 ps, 186 ps );
#    Time: 18478650 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:18518110 ps, asdata:18518287 ps, 186 ps );
#    Time: 18518287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:18528542 ps, d:18528580 ps, 186 ps );
#    Time: 18528580 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:18528542 ps, d:18528639 ps, 186 ps );
#    Time: 18528639 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:18528542 ps, d:18528673 ps, 186 ps );
#    Time: 18528673 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:18528542 ps, d:18528673 ps, 186 ps );
#    Time: 18528673 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:18688540 ps, asdata:18688622 ps, 186 ps );
#    Time: 18688622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:18778542 ps, d:18778571 ps, 186 ps );
#    Time: 18778571 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:18948542 ps, d:18948696 ps, 186 ps );
#    Time: 18948696 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:18948542 ps, d:18948697 ps, 186 ps );
#    Time: 18948697 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19058542 ps, d:19058696 ps, 186 ps );
#    Time: 19058696 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19058542 ps, d:19058697 ps, 186 ps );
#    Time: 19058697 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19118542 ps, d:19118592 ps, 186 ps );
#    Time: 19118592 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19118542 ps, d:19118593 ps, 186 ps );
#    Time: 19118593 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19268542 ps, d:19268565 ps, 186 ps );
#    Time: 19268565 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19268542 ps, d:19268565 ps, 186 ps );
#    Time: 19268565 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19378542 ps, d:19378565 ps, 186 ps );
#    Time: 19378565 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19378542 ps, d:19378565 ps, 186 ps );
#    Time: 19378565 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19488542 ps, d:19488565 ps, 186 ps );
#    Time: 19488565 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19488542 ps, d:19488565 ps, 186 ps );
#    Time: 19488565 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19598542 ps, d:19598565 ps, 186 ps );
#    Time: 19598565 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19598542 ps, d:19598565 ps, 186 ps );
#    Time: 19598565 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19708542 ps, d:19708565 ps, 186 ps );
#    Time: 19708565 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19708542 ps, d:19708565 ps, 186 ps );
#    Time: 19708565 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:19898540 ps, asdata:19898622 ps, 186 ps );
#    Time: 19898622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:19958542 ps, d:19958680 ps, 186 ps );
#    Time: 19958680 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20038542 ps, d:20038565 ps, 186 ps );
#    Time: 20038565 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20038542 ps, d:20038565 ps, 186 ps );
#    Time: 20038565 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20068542 ps, d:20068543 ps, 186 ps );
#    Time: 20068543 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20068542 ps, d:20068546 ps, 186 ps );
#    Time: 20068546 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20068542 ps, d:20068676 ps, 186 ps );
#    Time: 20068676 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20178542 ps, d:20178621 ps, 186 ps );
#    Time: 20178621 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20258542 ps, d:20258605 ps, 186 ps );
#    Time: 20258605 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20258542 ps, d:20258605 ps, 186 ps );
#    Time: 20258605 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:20328110 ps, asdata:20328287 ps, 186 ps );
#    Time: 20328287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:20328540 ps, asdata:20328543 ps, 186 ps );
#    Time: 20328543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:20338542 ps, d:20338723 ps, 186 ps );
#    Time: 20338723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20508542 ps, d:20508587 ps, 186 ps );
#    Time: 20508587 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20508542 ps, d:20508588 ps, 186 ps );
#    Time: 20508588 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:20508542 ps, d:20508589 ps, 186 ps );
#    Time: 20508589 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:20558540 ps, asdata:20558622 ps, 186 ps );
#    Time: 20558622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:20678542 ps, d:20678723 ps, 186 ps );
#    Time: 20678723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:20718110 ps, asdata:20718247 ps, 186 ps );
#    Time: 20718247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:20768110 ps, asdata:20768247 ps, 186 ps );
#    Time: 20768247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:20898540 ps, asdata:20898650 ps, 186 ps );
#    Time: 20898650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:20908110 ps, asdata:20908124 ps, 186 ps );
#    Time: 20908124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:21108540 ps, asdata:21108622 ps, 186 ps );
#    Time: 21108622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:21248542 ps, d:21248565 ps, 186 ps );
#    Time: 21248565 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:21248542 ps, d:21248565 ps, 186 ps );
#    Time: 21248565 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:21278542 ps, d:21278543 ps, 186 ps );
#    Time: 21278543 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:21278542 ps, d:21278546 ps, 186 ps );
#    Time: 21278546 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:21278542 ps, d:21278676 ps, 186 ps );
#    Time: 21278676 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:21318110 ps, asdata:21318247 ps, 186 ps );
#    Time: 21318247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:21338540 ps, asdata:21338666 ps, 186 ps );
#    Time: 21338666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:21348110 ps, asdata:21348277 ps, 186 ps );
#    Time: 21348277 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:21518542 ps, d:21518617 ps, 186 ps );
#    Time: 21518617 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:21528542 ps, d:21528557 ps, 186 ps );
#    Time: 21528557 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:21528542 ps, d:21528690 ps, 186 ps );
#    Time: 21528690 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:21538542 ps, d:21538666 ps, 186 ps );
#    Time: 21538666 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:21598110 ps, asdata:21598247 ps, 186 ps );
#    Time: 21598247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:21648110 ps, asdata:21648247 ps, 186 ps );
#    Time: 21648247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:21668540 ps, asdata:21668650 ps, 186 ps );
#    Time: 21668650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:21818542 ps, d:21818599 ps, 186 ps );
#    Time: 21818599 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:21818542 ps, d:21818599 ps, 186 ps );
#    Time: 21818599 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:21818542 ps, d:21818716 ps, 186 ps );
#    Time: 21818716 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:21818542 ps, d:21818717 ps, 186 ps );
#    Time: 21818717 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:21878540 ps, asdata:21878622 ps, 186 ps );
#    Time: 21878622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:21888540 ps, asdata:21888725 ps, 186 ps );
#    Time: 21888725 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:22018542 ps, d:22018623 ps, 186 ps );
#    Time: 22018623 ps  Iteration: 1  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:22018542 ps, d:22018624 ps, 186 ps );
#    Time: 22018624 ps  Iteration: 1  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:22038110 ps, asdata:22038247 ps, 186 ps );
#    Time: 22038247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:22088110 ps, asdata:22088247 ps, 186 ps );
#    Time: 22088247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:22118110 ps, asdata:22118124 ps, 186 ps );
#    Time: 22118124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:22238542 ps, d:22238604 ps, 186 ps );
#    Time: 22238604 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:22238542 ps, d:22238663 ps, 186 ps );
#    Time: 22238663 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:22238542 ps, d:22238666 ps, 186 ps );
#    Time: 22238666 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:22298542 ps, d:22298586 ps, 186 ps );
#    Time: 22298586 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:22298542 ps, d:22298586 ps, 186 ps );
#    Time: 22298586 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:22318540 ps, asdata:22318622 ps, 186 ps );
#    Time: 22318622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:22348542 ps, d:22348565 ps, 186 ps );
#    Time: 22348565 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:22378542 ps, d:22378621 ps, 186 ps );
#    Time: 22378621 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:22518542 ps, d:22518598 ps, 186 ps );
#    Time: 22518598 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:22548540 ps, asdata:22548650 ps, 186 ps );
#    Time: 22548650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:22638110 ps, asdata:22638287 ps, 186 ps );
#    Time: 22638287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:22638540 ps, asdata:22638543 ps, 186 ps );
#    Time: 22638543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:22758540 ps, asdata:22758622 ps, 186 ps );
#    Time: 22758622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:22788542 ps, d:22788680 ps, 186 ps );
#    Time: 22788680 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:22888110 ps, asdata:22888124 ps, 186 ps );
#    Time: 22888124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:22918110 ps, asdata:22918287 ps, 186 ps );
#    Time: 22918287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:22978542 ps, d:22978699 ps, 186 ps );
#    Time: 22978699 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:22998110 ps, asdata:22998124 ps, 186 ps );
#    Time: 22998124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:23008542 ps, d:23008714 ps, 186 ps );
#    Time: 23008714 ps  Iteration: 1  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:23008542 ps, d:23008715 ps, 186 ps );
#    Time: 23008715 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:23088540 ps, asdata:23088622 ps, 186 ps );
#    Time: 23088622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:23218110 ps, asdata:23218277 ps, 186 ps );
#    Time: 23218277 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:23248110 ps, asdata:23248287 ps, 186 ps );
#    Time: 23248287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:23308540 ps, asdata:23308622 ps, 186 ps );
#    Time: 23308622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:23328110 ps, asdata:23328277 ps, 186 ps );
#    Time: 23328277 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:23458542 ps, d:23458695 ps, 186 ps );
#    Time: 23458695 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:23458542 ps, d:23458696 ps, 186 ps );
#    Time: 23458696 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:23468110 ps, asdata:23468287 ps, 186 ps );
#    Time: 23468287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:23528542 ps, d:23528646 ps, 186 ps );
#    Time: 23528646 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:23568542 ps, d:23568695 ps, 186 ps );
#    Time: 23568695 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:23568542 ps, d:23568696 ps, 186 ps );
#    Time: 23568696 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:23718542 ps, d:23718593 ps, 186 ps );
#    Time: 23718593 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:23718542 ps, d:23718594 ps, 186 ps );
#    Time: 23718594 ps  Iteration: 1  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:23748540 ps, asdata:23748622 ps, 186 ps );
#    Time: 23748622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:23848110 ps, asdata:23848247 ps, 186 ps );
#    Time: 23848247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:24058542 ps, d:24058598 ps, 186 ps );
#    Time: 24058598 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:24128110 ps, asdata:24128247 ps, 186 ps );
#    Time: 24128247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:24188540 ps, asdata:24188622 ps, 186 ps );
#    Time: 24188622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:24288110 ps, asdata:24288247 ps, 186 ps );
#    Time: 24288247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:24398110 ps, asdata:24398287 ps, 186 ps );
#    Time: 24398287 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:24398540 ps, asdata:24398543 ps, 186 ps );
#    Time: 24398543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:24408540 ps, asdata:24408622 ps, 186 ps );
#    Time: 24408622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:24538110 ps, asdata:24538277 ps, 186 ps );
#    Time: 24538277 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:24688542 ps, d:24688546 ps, 186 ps );
#    Time: 24688546 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:24688542 ps, d:24688549 ps, 186 ps );
#    Time: 24688549 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:24688542 ps, d:24688679 ps, 186 ps );
#    Time: 24688679 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:25088110 ps, asdata:25088277 ps, 186 ps );
#    Time: 25088277 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:25178540 ps, asdata:25178622 ps, 186 ps );
#    Time: 25178622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:25188540 ps, asdata:25188698 ps, 186 ps );
#    Time: 25188698 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:25288540 ps, asdata:25288545 ps, 186 ps );
#    Time: 25288545 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:25388110 ps, asdata:25388287 ps, 186 ps );
#    Time: 25388287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:25388540 ps, asdata:25388543 ps, 186 ps );
#    Time: 25388543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:25498110 ps, asdata:25498287 ps, 186 ps );
#    Time: 25498287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:25498540 ps, asdata:25498543 ps, 186 ps );
#    Time: 25498543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:25518540 ps, asdata:25518670 ps, 186 ps );
#    Time: 25518670 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:25528110 ps, d:25528230 ps, 186 ps );
#    Time: 25528230 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:25548110 ps, asdata:25548293 ps, 186 ps );
#    Time: 25548293 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:25608110 ps, asdata:25608287 ps, 186 ps );
#    Time: 25608287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:25608540 ps, asdata:25608543 ps, 186 ps );
#    Time: 25608543 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:25618107 ps, d:25618127 ps, 186 ps );
#    Time: 25618127 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:25638110 ps, d:25638230 ps, 186 ps );
#    Time: 25638230 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:25748110 ps, d:25748230 ps, 186 ps );
#    Time: 25748230 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:25768110 ps, asdata:25768293 ps, 186 ps );
#    Time: 25768293 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:25928542 ps, d:25928612 ps, 186 ps );
#    Time: 25928612 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:25928542 ps, d:25928671 ps, 186 ps );
#    Time: 25928671 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:25928542 ps, d:25928705 ps, 186 ps );
#    Time: 25928705 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:25948540 ps, asdata:25948622 ps, 186 ps );
#    Time: 25948622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:26048110 ps, asdata:26048247 ps, 186 ps );
#    Time: 26048247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:26168540 ps, asdata:26168622 ps, 186 ps );
#    Time: 26168622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:26368542 ps, d:26368567 ps, 186 ps );
#    Time: 26368567 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26368542 ps, d:26368570 ps, 186 ps );
#    Time: 26368570 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26368542 ps, d:26368700 ps, 186 ps );
#    Time: 26368700 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:26388540 ps, asdata:26388622 ps, 186 ps );
#    Time: 26388622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:26588542 ps, d:26588567 ps, 186 ps );
#    Time: 26588567 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26588542 ps, d:26588570 ps, 186 ps );
#    Time: 26588570 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26588542 ps, d:26588700 ps, 186 ps );
#    Time: 26588700 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26698542 ps, d:26698567 ps, 186 ps );
#    Time: 26698567 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26698542 ps, d:26698570 ps, 186 ps );
#    Time: 26698570 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26698542 ps, d:26698700 ps, 186 ps );
#    Time: 26698700 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26808542 ps, d:26808567 ps, 186 ps );
#    Time: 26808567 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26808542 ps, d:26808570 ps, 186 ps );
#    Time: 26808570 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26808542 ps, d:26808700 ps, 186 ps );
#    Time: 26808700 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26918542 ps, d:26918567 ps, 186 ps );
#    Time: 26918567 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26918542 ps, d:26918570 ps, 186 ps );
#    Time: 26918570 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:26918542 ps, d:26918700 ps, 186 ps );
#    Time: 26918700 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27028542 ps, d:27028567 ps, 186 ps );
#    Time: 27028567 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27028542 ps, d:27028570 ps, 186 ps );
#    Time: 27028570 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27028542 ps, d:27028700 ps, 186 ps );
#    Time: 27028700 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27138542 ps, d:27138567 ps, 186 ps );
#    Time: 27138567 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27138542 ps, d:27138570 ps, 186 ps );
#    Time: 27138570 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27138542 ps, d:27138700 ps, 186 ps );
#    Time: 27138700 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27248542 ps, d:27248595 ps, 186 ps );
#    Time: 27248595 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27358542 ps, d:27358595 ps, 186 ps );
#    Time: 27358595 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27468542 ps, d:27468553 ps, 186 ps );
#    Time: 27468553 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27578542 ps, d:27578553 ps, 186 ps );
#    Time: 27578553 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27628542 ps, d:27628712 ps, 186 ps );
#    Time: 27628712 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:27648110 ps, asdata:27648287 ps, 186 ps );
#    Time: 27648287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:27708540 ps, asdata:27708622 ps, 186 ps );
#    Time: 27708622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:29828542 ps, d:29828712 ps, 186 ps );
#    Time: 29828712 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:29908540 ps, asdata:29908622 ps, 186 ps );
#    Time: 29908622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:29938542 ps, d:29938712 ps, 186 ps );
#    Time: 29938712 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:29948542 ps, ena:29948655 ps, 186 ps );
#    Time: 29948655 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29948542 ps, ena:29948655 ps, 186 ps );
#    Time: 29948655 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29948542 ps, ena:29948655 ps, 186 ps );
#    Time: 29948655 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29948542 ps, ena:29948655 ps, 186 ps );
#    Time: 29948655 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29948542 ps, ena:29948655 ps, 186 ps );
#    Time: 29948655 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29948542 ps, ena:29948655 ps, 186 ps );
#    Time: 29948655 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:30028542 ps, d:30028640 ps, 186 ps );
#    Time: 30028640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:30108542 ps, d:30108553 ps, 186 ps );
#    Time: 30108553 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:30138542 ps, d:30138640 ps, 186 ps );
#    Time: 30138640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:30248542 ps, d:30248640 ps, 186 ps );
#    Time: 30248640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:30358542 ps, d:30358640 ps, 186 ps );
#    Time: 30358640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:30468542 ps, d:30468640 ps, 186 ps );
#    Time: 30468640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:30568542 ps, d:30568565 ps, 186 ps );
#    Time: 30568565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:30678542 ps, d:30678565 ps, 186 ps );
#    Time: 30678565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:30798542 ps, d:30798640 ps, 186 ps );
#    Time: 30798640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:30908542 ps, d:30908640 ps, 186 ps );
#    Time: 30908640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:31008540 ps, asdata:31008622 ps, 186 ps );
#    Time: 31008622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:31108110 ps, asdata:31108287 ps, 186 ps );
#    Time: 31108287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:31108540 ps, asdata:31108543 ps, 186 ps );
#    Time: 31108543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:31168110 ps, asdata:31168287 ps, 186 ps );
#    Time: 31168287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:31218110 ps, asdata:31218247 ps, 186 ps );
#    Time: 31218247 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& reset:31258542 ps, ena:31258642 ps, 186 ps );
#    Time: 31258642 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:31258542 ps, ena:31258642 ps, 186 ps );
#    Time: 31258642 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:31258542 ps, ena:31258642 ps, 186 ps );
#    Time: 31258642 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:31258542 ps, ena:31258642 ps, 186 ps );
#    Time: 31258642 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:31258542 ps, ena:31258642 ps, 186 ps );
#    Time: 31258642 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:31258542 ps, ena:31258642 ps, 186 ps );
#    Time: 31258642 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:31398542 ps, d:31398708 ps, 186 ps );
#    Time: 31398708 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:31398542 ps, d:31398709 ps, 186 ps );
#    Time: 31398709 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:31448540 ps, asdata:31448622 ps, 186 ps );
#    Time: 31448622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& reset:31478542 ps, ena:31478642 ps, 186 ps );
#    Time: 31478642 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:31478542 ps, ena:31478642 ps, 186 ps );
#    Time: 31478642 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:31478542 ps, ena:31478642 ps, 186 ps );
#    Time: 31478642 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:31478542 ps, ena:31478642 ps, 186 ps );
#    Time: 31478642 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:31478542 ps, ena:31478642 ps, 186 ps );
#    Time: 31478642 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:31478542 ps, ena:31478642 ps, 186 ps );
#    Time: 31478642 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:31508542 ps, d:31508557 ps, 186 ps );
#    Time: 31508557 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:31508542 ps, d:31508606 ps, 186 ps );
#    Time: 31508606 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:31508542 ps, d:31508616 ps, 186 ps );
#    Time: 31508616 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:31508542 ps, d:31508650 ps, 186 ps );
#    Time: 31508650 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:31568540 ps, asdata:31568684 ps, 186 ps );
#    Time: 31568684 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:31688110 ps, asdata:31688124 ps, 186 ps );
#    Time: 31688124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:31708110 ps, asdata:31708293 ps, 186 ps );
#    Time: 31708293 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:31718110 ps, asdata:31718287 ps, 186 ps );
#    Time: 31718287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:31778540 ps, asdata:31778622 ps, 186 ps );
#    Time: 31778622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:31898542 ps, d:31898723 ps, 186 ps );
#    Time: 31898723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:31908110 ps, asdata:31908124 ps, 186 ps );
#    Time: 31908124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:31908542 ps, d:31908637 ps, 186 ps );
#    Time: 31908637 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:31908542 ps, d:31908638 ps, 186 ps );
#    Time: 31908638 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:32048110 ps, asdata:32048247 ps, 186 ps );
#    Time: 32048247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:32058542 ps, d:32058663 ps, 186 ps );
#    Time: 32058663 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32148542 ps, d:32148622 ps, 186 ps );
#    Time: 32148622 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32148542 ps, d:32148623 ps, 186 ps );
#    Time: 32148623 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32158542 ps, d:32158542 ps, 186 ps );
#    Time: 32158542 ps  Iteration: 1  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32158542 ps, d:32158542 ps, 186 ps );
#    Time: 32158542 ps  Iteration: 1  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32158542 ps, d:32158659 ps, 186 ps );
#    Time: 32158659 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32158542 ps, d:32158660 ps, 186 ps );
#    Time: 32158660 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32188542 ps, d:32188579 ps, 186 ps );
#    Time: 32188579 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:32218540 ps, asdata:32218622 ps, 186 ps );
#    Time: 32218622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:32338540 ps, asdata:32338650 ps, 186 ps );
#    Time: 32338650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:32348110 ps, asdata:32348124 ps, 186 ps );
#    Time: 32348124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:32538542 ps, d:32538613 ps, 186 ps );
#    Time: 32538613 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32538542 ps, d:32538672 ps, 186 ps );
#    Time: 32538672 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32538542 ps, d:32538675 ps, 186 ps );
#    Time: 32538675 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32578542 ps, d:32578574 ps, 186 ps );
#    Time: 32578574 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32578542 ps, d:32578574 ps, 186 ps );
#    Time: 32578574 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:32598110 ps, asdata:32598247 ps, 186 ps );
#    Time: 32598247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:32658540 ps, asdata:32658622 ps, 186 ps );
#    Time: 32658622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:32818110 ps, asdata:32818247 ps, 186 ps );
#    Time: 32818247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:32828542 ps, d:32828633 ps, 186 ps );
#    Time: 32828633 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32828542 ps, d:32828692 ps, 186 ps );
#    Time: 32828692 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32828542 ps, d:32828726 ps, 186 ps );
#    Time: 32828726 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32828542 ps, d:32828726 ps, 186 ps );
#    Time: 32828726 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:32878542 ps, d:32878699 ps, 186 ps );
#    Time: 32878699 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:32898110 ps, asdata:32898124 ps, 186 ps );
#    Time: 32898124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:33068542 ps, d:33068593 ps, 186 ps );
#    Time: 33068593 ps  Iteration: 1  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:33068542 ps, d:33068594 ps, 186 ps );
#    Time: 33068594 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:33818542 ps, d:33818680 ps, 186 ps );
#    Time: 33818680 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:33838542 ps, d:33838593 ps, 186 ps );
#    Time: 33838593 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:33838542 ps, d:33838594 ps, 186 ps );
#    Time: 33838594 ps  Iteration: 1  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:33868540 ps, asdata:33868622 ps, 186 ps );
#    Time: 33868622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:33928542 ps, d:33928680 ps, 186 ps );
#    Time: 33928680 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:34138110 ps, asdata:34138287 ps, 186 ps );
#    Time: 34138287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:34248110 ps, asdata:34248287 ps, 186 ps );
#    Time: 34248287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:34418542 ps, d:34418624 ps, 186 ps );
#    Time: 34418624 ps  Iteration: 1  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:34428542 ps, d:34428652 ps, 186 ps );
#    Time: 34428652 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:34468110 ps, asdata:34468287 ps, 186 ps );
#    Time: 34468287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:34528540 ps, asdata:34528622 ps, 186 ps );
#    Time: 34528622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:34538540 ps, asdata:34538666 ps, 186 ps );
#    Time: 34538666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:34648542 ps, d:34648723 ps, 186 ps );
#    Time: 34648723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:34658110 ps, asdata:34658124 ps, 186 ps );
#    Time: 34658124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:34748542 ps, d:34748699 ps, 186 ps );
#    Time: 34748699 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:34768110 ps, asdata:34768124 ps, 186 ps );
#    Time: 34768124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:34858540 ps, asdata:34858622 ps, 186 ps );
#    Time: 34858622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& reset:34918542 ps, ena:34918617 ps, 186 ps );
#    Time: 34918617 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:34918542 ps, ena:34918617 ps, 186 ps );
#    Time: 34918617 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:34918542 ps, ena:34918617 ps, 186 ps );
#    Time: 34918617 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:34918542 ps, ena:34918617 ps, 186 ps );
#    Time: 34918617 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:34918542 ps, ena:34918617 ps, 186 ps );
#    Time: 34918617 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:34918542 ps, ena:34918617 ps, 186 ps );
#    Time: 34918617 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:35138542 ps, d:35138680 ps, 186 ps );
#    Time: 35138680 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:35158542 ps, d:35158593 ps, 186 ps );
#    Time: 35158593 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:35158542 ps, d:35158594 ps, 186 ps );
#    Time: 35158594 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:35188540 ps, asdata:35188622 ps, 186 ps );
#    Time: 35188622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:35468542 ps, d:35468587 ps, 186 ps );
#    Time: 35468587 ps  Iteration: 1  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:35468542 ps, d:35468588 ps, 186 ps );
#    Time: 35468588 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:35468542 ps, d:35468589 ps, 186 ps );
#    Time: 35468589 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:35508110 ps, asdata:35508287 ps, 186 ps );
#    Time: 35508287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:35508540 ps, asdata:35508543 ps, 186 ps );
#    Time: 35508543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:35518540 ps, asdata:35518622 ps, 186 ps );
#    Time: 35518622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:35738540 ps, asdata:35738622 ps, 186 ps );
#    Time: 35738622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:35748540 ps, asdata:35748666 ps, 186 ps );
#    Time: 35748666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:35838110 ps, asdata:35838287 ps, 186 ps );
#    Time: 35838287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:35838540 ps, asdata:35838543 ps, 186 ps );
#    Time: 35838543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:35898110 ps, asdata:35898247 ps, 186 ps );
#    Time: 35898247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:35968540 ps, asdata:35968698 ps, 186 ps );
#    Time: 35968698 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:35978110 ps, asdata:35978124 ps, 186 ps );
#    Time: 35978124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36068540 ps, asdata:36068545 ps, 186 ps );
#    Time: 36068545 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36178540 ps, asdata:36178622 ps, 186 ps );
#    Time: 36178622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:36208542 ps, d:36208611 ps, 186 ps );
#    Time: 36208611 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:36298540 ps, asdata:36298650 ps, 186 ps );
#    Time: 36298650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36338110 ps, asdata:36338247 ps, 186 ps );
#    Time: 36338247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36448110 ps, asdata:36448287 ps, 186 ps );
#    Time: 36448287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36508540 ps, asdata:36508622 ps, 186 ps );
#    Time: 36508622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36608110 ps, asdata:36608287 ps, 186 ps );
#    Time: 36608287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36608540 ps, asdata:36608543 ps, 186 ps );
#    Time: 36608543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36728540 ps, asdata:36728622 ps, 186 ps );
#    Time: 36728622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36748110 ps, asdata:36748124 ps, 186 ps );
#    Time: 36748124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36828110 ps, asdata:36828247 ps, 186 ps );
#    Time: 36828247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36858110 ps, asdata:36858124 ps, 186 ps );
#    Time: 36858124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:36968110 ps, asdata:36968124 ps, 186 ps );
#    Time: 36968124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:37068540 ps, asdata:37068650 ps, 186 ps );
#    Time: 37068650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:37088542 ps, d:37088565 ps, 186 ps );
#    Time: 37088565 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37088542 ps, d:37088565 ps, 186 ps );
#    Time: 37088565 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:37188110 ps, asdata:37188277 ps, 186 ps );
#    Time: 37188277 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:37278540 ps, asdata:37278622 ps, 186 ps );
#    Time: 37278622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:37478542 ps, d:37478602 ps, 186 ps );
#    Time: 37478602 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:37498540 ps, asdata:37498622 ps, 186 ps );
#    Time: 37498622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:37508540 ps, asdata:37508666 ps, 186 ps );
#    Time: 37508666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:37518110 ps, asdata:37518124 ps, 186 ps );
#    Time: 37518124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:37698542 ps, d:37698622 ps, 186 ps );
#    Time: 37698622 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:37838540 ps, asdata:37838650 ps, 186 ps );
#    Time: 37838650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:37858542 ps, d:37858605 ps, 186 ps );
#    Time: 37858605 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37858542 ps, d:37858605 ps, 186 ps );
#    Time: 37858605 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:37928110 ps, asdata:37928287 ps, 186 ps );
#    Time: 37928287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:37928540 ps, asdata:37928543 ps, 186 ps );
#    Time: 37928543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:37958110 ps, asdata:37958277 ps, 186 ps );
#    Time: 37958277 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:38048540 ps, asdata:38048622 ps, 186 ps );
#    Time: 38048622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:38168540 ps, asdata:38168698 ps, 186 ps );
#    Time: 38168698 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:38178110 ps, asdata:38178124 ps, 186 ps );
#    Time: 38178124 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:38208110 ps, asdata:38208287 ps, 186 ps );
#    Time: 38208287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:38268540 ps, asdata:38268545 ps, 186 ps );
#    Time: 38268545 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:38688542 ps, d:38688655 ps, 186 ps );
#    Time: 38688655 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:38698110 ps, asdata:38698287 ps, 186 ps );
#    Time: 38698287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:38698540 ps, asdata:38698543 ps, 186 ps );
#    Time: 38698543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:38708542 ps, d:38708723 ps, 186 ps );
#    Time: 38708723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:38808110 ps, asdata:38808287 ps, 186 ps );
#    Time: 38808287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:38808540 ps, asdata:38808543 ps, 186 ps );
#    Time: 38808543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:39038540 ps, asdata:39038622 ps, 186 ps );
#    Time: 39038622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:39198110 ps, asdata:39198287 ps, 186 ps );
#    Time: 39198287 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:39208542 ps, d:39208621 ps, 186 ps );
#    Time: 39208621 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:39308110 ps, asdata:39308287 ps, 186 ps );
#    Time: 39308287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:39358110 ps, asdata:39358247 ps, 186 ps );
#    Time: 39358247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:39418110 ps, asdata:39418287 ps, 186 ps );
#    Time: 39418287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:39478540 ps, asdata:39478622 ps, 186 ps );
#    Time: 39478622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:39488540 ps, asdata:39488670 ps, 186 ps );
#    Time: 39488670 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:39498110 ps, d:39498230 ps, 186 ps );
#    Time: 39498230 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:39518110 ps, asdata:39518293 ps, 186 ps );
#    Time: 39518293 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:39588107 ps, d:39588127 ps, 186 ps );
#    Time: 39588127 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:39608110 ps, d:39608230 ps, 186 ps );
#    Time: 39608230 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:39698540 ps, asdata:39698622 ps, 186 ps );
#    Time: 39698622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:39708540 ps, asdata:39708666 ps, 186 ps );
#    Time: 39708666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:39718110 ps, d:39718230 ps, 186 ps );
#    Time: 39718230 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:39798110 ps, asdata:39798287 ps, 186 ps );
#    Time: 39798287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:39798540 ps, asdata:39798543 ps, 186 ps );
#    Time: 39798543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:39818540 ps, asdata:39818711 ps, 186 ps );
#    Time: 39818711 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:39828110 ps, asdata:39828124 ps, 186 ps );
#    Time: 39828124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:40028540 ps, asdata:40028622 ps, 186 ps );
#    Time: 40028622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:40148542 ps, d:40148640 ps, 186 ps );
#    Time: 40148640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:40248540 ps, asdata:40248622 ps, 186 ps );
#    Time: 40248622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:40368542 ps, d:40368640 ps, 186 ps );
#    Time: 40368640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:40478542 ps, d:40478640 ps, 186 ps );
#    Time: 40478640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:40588542 ps, d:40588640 ps, 186 ps );
#    Time: 40588640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:40698542 ps, d:40698640 ps, 186 ps );
#    Time: 40698640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:40808542 ps, d:40808640 ps, 186 ps );
#    Time: 40808640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:40898110 ps, asdata:40898287 ps, 186 ps );
#    Time: 40898287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:40898540 ps, asdata:40898543 ps, 186 ps );
#    Time: 40898543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:41008110 ps, asdata:41008287 ps, 186 ps );
#    Time: 41008287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:41008540 ps, asdata:41008543 ps, 186 ps );
#    Time: 41008543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:41138542 ps, d:41138640 ps, 186 ps );
#    Time: 41138640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:41248542 ps, d:41248640 ps, 186 ps );
#    Time: 41248640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:41358542 ps, d:41358640 ps, 186 ps );
#    Time: 41358640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:41468542 ps, d:41468640 ps, 186 ps );
#    Time: 41468640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:41468540 ps, asdata:41468650 ps, 186 ps );
#    Time: 41468650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:41508110 ps, asdata:41508247 ps, 186 ps );
#    Time: 41508247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:43888542 ps, d:43888640 ps, 186 ps );
#    Time: 43888640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:43968542 ps, d:43968691 ps, 186 ps );
#    Time: 43968691 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:43988540 ps, asdata:43988622 ps, 186 ps );
#    Time: 43988622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:44108542 ps, d:44108640 ps, 186 ps );
#    Time: 44108640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:44218542 ps, d:44218640 ps, 186 ps );
#    Time: 44218640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:44328542 ps, d:44328640 ps, 186 ps );
#    Time: 44328640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:44438542 ps, d:44438640 ps, 186 ps );
#    Time: 44438640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:44548542 ps, d:44548640 ps, 186 ps );
#    Time: 44548640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:44648540 ps, asdata:44648622 ps, 186 ps );
#    Time: 44648622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:44768542 ps, d:44768640 ps, 186 ps );
#    Time: 44768640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:44878542 ps, d:44878640 ps, 186 ps );
#    Time: 44878640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:44918110 ps, asdata:44918287 ps, 186 ps );
#    Time: 44918287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:44968110 ps, asdata:44968247 ps, 186 ps );
#    Time: 44968247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& reset:45008542 ps, ena:45008642 ps, 186 ps );
#    Time: 45008642 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:45008542 ps, ena:45008642 ps, 186 ps );
#    Time: 45008642 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:45008542 ps, ena:45008642 ps, 186 ps );
#    Time: 45008642 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:45008542 ps, ena:45008642 ps, 186 ps );
#    Time: 45008642 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:45008542 ps, ena:45008642 ps, 186 ps );
#    Time: 45008642 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:45008542 ps, ena:45008642 ps, 186 ps );
#    Time: 45008642 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& sloaddata:45028110 ps, asdata:45028247 ps, 186 ps );
#    Time: 45028247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:45078110 ps, asdata:45078287 ps, 186 ps );
#    Time: 45078287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:45078540 ps, asdata:45078543 ps, 186 ps );
#    Time: 45078543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:45198540 ps, asdata:45198622 ps, 186 ps );
#    Time: 45198622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& reset:45228542 ps, ena:45228642 ps, 186 ps );
#    Time: 45228642 ps  Iteration: 1  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:45228542 ps, ena:45228642 ps, 186 ps );
#    Time: 45228642 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:45228542 ps, ena:45228642 ps, 186 ps );
#    Time: 45228642 ps  Iteration: 1  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:45228542 ps, ena:45228642 ps, 186 ps );
#    Time: 45228642 ps  Iteration: 1  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:45228542 ps, ena:45228642 ps, 186 ps );
#    Time: 45228642 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:45228542 ps, ena:45228642 ps, 186 ps );
#    Time: 45228642 ps  Iteration: 1  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:45408542 ps, d:45408624 ps, 186 ps );
#    Time: 45408624 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:45458110 ps, asdata:45458293 ps, 186 ps );
#    Time: 45458293 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:45468110 ps, asdata:45468287 ps, 186 ps );
#    Time: 45468287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:45538540 ps, asdata:45538650 ps, 186 ps );
#    Time: 45538650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:45578110 ps, asdata:45578247 ps, 186 ps );
#    Time: 45578247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:45658542 ps, d:45658680 ps, 186 ps );
#    Time: 45658680 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:45658542 ps, d:45658681 ps, 186 ps );
#    Time: 45658681 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:45748542 ps, d:45748624 ps, 186 ps );
#    Time: 45748624 ps  Iteration: 1  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:45758542 ps, d:45758652 ps, 186 ps );
#    Time: 45758652 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:45858540 ps, asdata:45858622 ps, 186 ps );
#    Time: 45858622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:45978542 ps, d:45978723 ps, 186 ps );
#    Time: 45978723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:46018110 ps, asdata:46018287 ps, 186 ps );
#    Time: 46018287 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:46098110 ps, asdata:46098124 ps, 186 ps );
#    Time: 46098124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:46278542 ps, d:46278694 ps, 186 ps );
#    Time: 46278694 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:46288110 ps, asdata:46288247 ps, 186 ps );
#    Time: 46288247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:46348110 ps, asdata:46348247 ps, 186 ps );
#    Time: 46348247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:46408540 ps, asdata:46408622 ps, 186 ps );
#    Time: 46408622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:46418540 ps, asdata:46418666 ps, 186 ps );
#    Time: 46418666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:46428110 ps, asdata:46428277 ps, 186 ps );
#    Time: 46428277 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:46628542 ps, d:46628699 ps, 186 ps );
#    Time: 46628699 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:46708542 ps, d:46708635 ps, 186 ps );
#    Time: 46708635 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:46738540 ps, asdata:46738622 ps, 186 ps );
#    Time: 46738622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:46748542 ps, d:46748640 ps, 186 ps );
#    Time: 46748640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:46748540 ps, asdata:46748698 ps, 186 ps );
#    Time: 46748698 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:46758110 ps, asdata:46758124 ps, 186 ps );
#    Time: 46758124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:46848540 ps, asdata:46848545 ps, 186 ps );
#    Time: 46848545 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:46868110 ps, asdata:46868124 ps, 186 ps );
#    Time: 46868124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& reset:46878542 ps, ena:46878727 ps, 186 ps );
#    Time: 46878727 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:46878542 ps, ena:46878727 ps, 186 ps );
#    Time: 46878727 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:46878542 ps, ena:46878727 ps, 186 ps );
#    Time: 46878727 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:46878542 ps, ena:46878727 ps, 186 ps );
#    Time: 46878727 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:46878542 ps, ena:46878727 ps, 186 ps );
#    Time: 46878727 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:46878542 ps, ena:46878727 ps, 186 ps );
#    Time: 46878727 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:47598542 ps, d:47598622 ps, 186 ps );
#    Time: 47598622 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:47708542 ps, d:47708622 ps, 186 ps );
#    Time: 47708622 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# Break key hit
# Break in Module cycloneive_lcell_comb at $MODEL_TECH/../altera/verilog/src/cycloneive_atoms.v line 4251
# Error opening C:/Users/user/OneDrive/verilog/ced/ced0_syn/altera/verilog/src/cycloneive_atoms.v
# Path name 'C:/Users/user/OneDrive/verilog/ced/ced0_syn/altera/verilog/src/cycloneive_atoms.v' doesn't exist.
# Load canceled
vsim -gui -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive -sdftyp /CED=C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo work.tb
# End time: 14:02:12 on Apr 10,2024, Elapsed time: 0:01:48
# Errors: 670, Warnings: 1
# vsim -gui -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive -sdftyp "/CED=C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo" work.tb 
# Start time: 14:02:12 on Apr 10,2024
# Loading sv_std.std
# Loading work.tb
# Loading work.CED
# Loading work.hard_block
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_io_obuf
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_io_ibuf
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_clkctrl
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_mux41
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_ena_reg
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_lcell_comb
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera.dffeas
# Loading work.RAM_8
# Loading work.RAM_13
# Loading instances from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading instances from CED_v.sdo
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera.PRIM_GDFF_LOW
# Loading timing data from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading timing data from CED_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/user/OneDrive/verilog/ced/ced0_syn/tb.sv
add wave -position insertpoint sim:/tb/CED/*
# Compile of CED.vo was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.CED
# Loading work.hard_block
# Loading work.RAM_8
# Loading work.RAM_13
# Loading instances from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading instances from CED_v.sdo
# Loading timing data from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading timing data from CED_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/user/OneDrive/verilog/ced/ced0_syn/tb.sv
run -all
# ********************************
# **      Simulation Start      **
# ********************************
# 
# 
# ** Error: $hold( posedge clk &&& nosloadsclr:98107 ps, d:98127 ps, 186 ps );
#    Time: 98127 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:98542 ps, d:98723 ps, 186 ps );
#    Time: 98723 ps  Iteration: 1  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:98542 ps, d:98723 ps, 186 ps );
#    Time: 98723 ps  Iteration: 1  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:148110 ps, asdata:148287 ps, 186 ps );
#    Time: 148287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:368110 ps, asdata:368287 ps, 186 ps );
#    Time: 368287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:478110 ps, asdata:478287 ps, 186 ps );
#    Time: 478287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:588110 ps, asdata:588287 ps, 186 ps );
#    Time: 588287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:698110 ps, asdata:698287 ps, 186 ps );
#    Time: 698287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:808110 ps, asdata:808287 ps, 186 ps );
#    Time: 808287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:918110 ps, asdata:918287 ps, 186 ps );
#    Time: 918287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1028110 ps, asdata:1028287 ps, 186 ps );
#    Time: 1028287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1138110 ps, asdata:1138287 ps, 186 ps );
#    Time: 1138287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1248110 ps, asdata:1248287 ps, 186 ps );
#    Time: 1248287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1358110 ps, asdata:1358287 ps, 186 ps );
#    Time: 1358287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1468110 ps, asdata:1468287 ps, 186 ps );
#    Time: 1468287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1578110 ps, asdata:1578287 ps, 186 ps );
#    Time: 1578287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1688110 ps, asdata:1688287 ps, 186 ps );
#    Time: 1688287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1798110 ps, asdata:1798287 ps, 186 ps );
#    Time: 1798287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:1908110 ps, asdata:1908287 ps, 186 ps );
#    Time: 1908287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:2018110 ps, asdata:2018287 ps, 186 ps );
#    Time: 2018287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:2188540 ps, asdata:2188622 ps, 186 ps );
#    Time: 2188622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2198542 ps, d:2198723 ps, 186 ps );
#    Time: 2198723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:2258542 ps, d:2258570 ps, 186 ps );
#    Time: 2258570 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:2258542 ps, d:2258622 ps, 186 ps );
#    Time: 2258622 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:2258542 ps, d:2258625 ps, 186 ps );
#    Time: 2258625 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:2258542 ps, d:2258636 ps, 186 ps );
#    Time: 2258636 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:2308542 ps, d:2308723 ps, 186 ps );
#    Time: 2308723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2348110 ps, asdata:2348247 ps, 186 ps );
#    Time: 2348247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2418542 ps, d:2418723 ps, 186 ps );
#    Time: 2418723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2458110 ps, asdata:2458247 ps, 186 ps );
#    Time: 2458247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2528542 ps, d:2528723 ps, 186 ps );
#    Time: 2528723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2568110 ps, asdata:2568247 ps, 186 ps );
#    Time: 2568247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2638542 ps, d:2638723 ps, 186 ps );
#    Time: 2638723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2678110 ps, asdata:2678247 ps, 186 ps );
#    Time: 2678247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2748542 ps, d:2748723 ps, 186 ps );
#    Time: 2748723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2788110 ps, asdata:2788247 ps, 186 ps );
#    Time: 2788247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2858542 ps, d:2858723 ps, 186 ps );
#    Time: 2858723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:2898110 ps, asdata:2898287 ps, 186 ps );
#    Time: 2898287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:2958542 ps, d:2958565 ps, 186 ps );
#    Time: 2958565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:3008110 ps, asdata:3008287 ps, 186 ps );
#    Time: 3008287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:3068542 ps, d:3068565 ps, 186 ps );
#    Time: 3068565 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:3118110 ps, asdata:3118287 ps, 186 ps );
#    Time: 3118287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3178540 ps, asdata:3178622 ps, 186 ps );
#    Time: 3178622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:3188542 ps, d:3188723 ps, 186 ps );
#    Time: 3188723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:3238542 ps, d:3238700 ps, 186 ps );
#    Time: 3238700 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:3298542 ps, d:3298723 ps, 186 ps );
#    Time: 3298723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:3408542 ps, d:3408723 ps, 186 ps );
#    Time: 3408723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:3448110 ps, asdata:3448247 ps, 186 ps );
#    Time: 3448247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3498110 ps, asdata:3498287 ps, 186 ps );
#    Time: 3498287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3498540 ps, asdata:3498543 ps, 186 ps );
#    Time: 3498543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3558110 ps, asdata:3558247 ps, 186 ps );
#    Time: 3558247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3608110 ps, asdata:3608287 ps, 186 ps );
#    Time: 3608287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3608540 ps, asdata:3608543 ps, 186 ps );
#    Time: 3608543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3718110 ps, asdata:3718247 ps, 186 ps );
#    Time: 3718247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:3738540 ps, asdata:3738666 ps, 186 ps );
#    Time: 3738666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:3758542 ps, d:3758626 ps, 186 ps );
#    Time: 3758626 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:3828110 ps, asdata:3828247 ps, 186 ps );
#    Time: 3828247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:4038542 ps, d:4038668 ps, 186 ps );
#    Time: 4038668 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:4058540 ps, asdata:4058622 ps, 186 ps );
#    Time: 4058622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:4068542 ps, d:4068723 ps, 186 ps );
#    Time: 4068723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:4078110 ps, asdata:4078124 ps, 186 ps );
#    Time: 4078124 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4098110 ps, asdata:4098293 ps, 186 ps );
#    Time: 4098293 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4158110 ps, asdata:4158287 ps, 186 ps );
#    Time: 4158287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4158540 ps, asdata:4158543 ps, 186 ps );
#    Time: 4158543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4388540 ps, asdata:4388622 ps, 186 ps );
#    Time: 4388622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:4508542 ps, d:4508723 ps, 186 ps );
#    Time: 4508723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4578542 ps, d:4578570 ps, 186 ps );
#    Time: 4578570 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4578542 ps, d:4578573 ps, 186 ps );
#    Time: 4578573 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4578542 ps, d:4578584 ps, 186 ps );
#    Time: 4578584 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4578542 ps, d:4578680 ps, 186 ps );
#    Time: 4578680 ps  Iteration: 1  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4608542 ps, d:4608699 ps, 186 ps );
#    Time: 4608699 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:4618540 ps, asdata:4618650 ps, 186 ps );
#    Time: 4618650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:4668542 ps, d:4668561 ps, 186 ps );
#    Time: 4668561 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4668542 ps, d:4668595 ps, 186 ps );
#    Time: 4668595 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4668542 ps, d:4668595 ps, 186 ps );
#    Time: 4668595 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4668542 ps, d:4668677 ps, 186 ps );
#    Time: 4668677 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:4708110 ps, asdata:4708287 ps, 186 ps );
#    Time: 4708287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4708540 ps, asdata:4708543 ps, 186 ps );
#    Time: 4708543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:4888542 ps, d:4888656 ps, 186 ps );
#    Time: 4888656 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:4918542 ps, d:4918584 ps, 186 ps );
#    Time: 4918584 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:4938540 ps, asdata:4938622 ps, 186 ps );
#    Time: 4938622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:4988110 ps, asdata:4988287 ps, 186 ps );
#    Time: 4988287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5098110 ps, asdata:5098287 ps, 186 ps );
#    Time: 5098287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5208110 ps, asdata:5208287 ps, 186 ps );
#    Time: 5208287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5318110 ps, asdata:5318287 ps, 186 ps );
#    Time: 5318287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5428110 ps, asdata:5428287 ps, 186 ps );
#    Time: 5428287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5538110 ps, asdata:5538287 ps, 186 ps );
#    Time: 5538287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5648110 ps, asdata:5648287 ps, 186 ps );
#    Time: 5648287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5758110 ps, asdata:5758287 ps, 186 ps );
#    Time: 5758287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:5868110 ps, asdata:5868287 ps, 186 ps );
#    Time: 5868287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:6208542 ps, d:6208557 ps, 186 ps );
#    Time: 6208557 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6208542 ps, d:6208560 ps, 186 ps );
#    Time: 6208560 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6208542 ps, d:6208690 ps, 186 ps );
#    Time: 6208690 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6228542 ps, d:6228591 ps, 186 ps );
#    Time: 6228591 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6228542 ps, d:6228591 ps, 186 ps );
#    Time: 6228591 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6228542 ps, d:6228593 ps, 186 ps );
#    Time: 6228593 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6318542 ps, d:6318557 ps, 186 ps );
#    Time: 6318557 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6318542 ps, d:6318560 ps, 186 ps );
#    Time: 6318560 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6318542 ps, d:6318690 ps, 186 ps );
#    Time: 6318690 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6338542 ps, d:6338591 ps, 186 ps );
#    Time: 6338591 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6338542 ps, d:6338591 ps, 186 ps );
#    Time: 6338591 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6338542 ps, d:6338593 ps, 186 ps );
#    Time: 6338593 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6428542 ps, d:6428587 ps, 186 ps );
#    Time: 6428587 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6428542 ps, d:6428590 ps, 186 ps );
#    Time: 6428590 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6428542 ps, d:6428720 ps, 186 ps );
#    Time: 6428720 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:6588540 ps, asdata:6588622 ps, 186 ps );
#    Time: 6588622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:6598542 ps, d:6598723 ps, 186 ps );
#    Time: 6598723 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:6638110 ps, asdata:6638247 ps, 186 ps );
#    Time: 6638247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:6708540 ps, asdata:6708666 ps, 186 ps );
#    Time: 6708666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:6728542 ps, d:6728553 ps, 186 ps );
#    Time: 6728553 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6728542 ps, d:6728553 ps, 186 ps );
#    Time: 6728553 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6728542 ps, d:6728635 ps, 186 ps );
#    Time: 6728635 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6868542 ps, d:6868604 ps, 186 ps );
#    Time: 6868604 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6888542 ps, d:6888623 ps, 186 ps );
#    Time: 6888623 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:6928542 ps, d:6928723 ps, 186 ps );
#    Time: 6928723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7008542 ps, d:7008605 ps, 186 ps );
#    Time: 7008605 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7098542 ps, d:7098545 ps, 186 ps );
#    Time: 7098545 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7098542 ps, d:7098548 ps, 186 ps );
#    Time: 7098548 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7098542 ps, d:7098559 ps, 186 ps );
#    Time: 7098559 ps  Iteration: 1  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:7138540 ps, asdata:7138622 ps, 186 ps );
#    Time: 7138622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:7358540 ps, asdata:7358622 ps, 186 ps );
#    Time: 7358622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:7418542 ps, d:7418557 ps, 186 ps );
#    Time: 7418557 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7418542 ps, d:7418560 ps, 186 ps );
#    Time: 7418560 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:7418542 ps, d:7418690 ps, 186 ps );
#    Time: 7418690 ps  Iteration: 0  Process: /tb/CED/\ang[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:7458110 ps, asdata:7458247 ps, 186 ps );
#    Time: 7458247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:7578540 ps, asdata:7578622 ps, 186 ps );
#    Time: 7578622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:7788110 ps, asdata:7788247 ps, 186 ps );
#    Time: 7788247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:7848110 ps, asdata:7848287 ps, 186 ps );
#    Time: 7848287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8018540 ps, asdata:8018622 ps, 186 ps );
#    Time: 8018622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8118110 ps, asdata:8118247 ps, 186 ps );
#    Time: 8118247 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8238540 ps, asdata:8238622 ps, 186 ps );
#    Time: 8238622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8248540 ps, asdata:8248666 ps, 186 ps );
#    Time: 8248666 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:8248542 ps, d:8248723 ps, 186 ps );
#    Time: 8248723 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8268542 ps, d:8268621 ps, 186 ps );
#    Time: 8268621 ps  Iteration: 0  Process: /tb/CED/\ang[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8428542 ps, d:8428711 ps, 186 ps );
#    Time: 8428711 ps  Iteration: 1  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8428542 ps, d:8428714 ps, 186 ps );
#    Time: 8428714 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8428542 ps, d:8428725 ps, 186 ps );
#    Time: 8428725 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8438542 ps, d:8438694 ps, 186 ps );
#    Time: 8438694 ps  Iteration: 1  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:8508110 ps, asdata:8508287 ps, 186 ps );
#    Time: 8508287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8678540 ps, asdata:8678622 ps, 186 ps );
#    Time: 8678622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8728110 ps, asdata:8728287 ps, 186 ps );
#    Time: 8728287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:8798542 ps, d:8798640 ps, 186 ps );
#    Time: 8798640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:8888110 ps, asdata:8888287 ps, 186 ps );
#    Time: 8888287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:8888540 ps, asdata:8888543 ps, 186 ps );
#    Time: 8888543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:9018542 ps, d:9018640 ps, 186 ps );
#    Time: 9018640 ps  Iteration: 0  Process: /tb/CED/\ang[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:9018540 ps, asdata:9018650 ps, 186 ps );
#    Time: 9018650 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:9108110 ps, asdata:9108287 ps, 186 ps );
#    Time: 9108287 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:9108540 ps, asdata:9108543 ps, 186 ps );
#    Time: 9108543 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:9338540 ps, asdata:9338622 ps, 186 ps );
#    Time: 9338622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& nosloadsclr:9548542 ps, d:9548685 ps, 186 ps );
#    Time: 9548685 ps  Iteration: 1  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:9548542 ps, d:9548685 ps, 186 ps );
#    Time: 9548685 ps  Iteration: 1  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& sloaddata:10108540 ps, asdata:10108622 ps, 186 ps );
#    Time: 10108622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:10318110 ps, asdata:10318247 ps, 186 ps );
#    Time: 10318247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:10428110 ps, asdata:10428247 ps, 186 ps );
#    Time: 10428247 ps  Iteration: 0  Process: /tb/CED/\idata_buffer_x[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# ** Error: $hold( posedge clk &&& sloaddata:10548540 ps, asdata:10548622 ps, 186 ps );
#    Time: 10548622 ps  Iteration: 1  Process: /tb/CED/\idata_buffer_y[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 294
# Break key hit
# Break in Module cycloneive_lcell_comb at $MODEL_TECH/../altera/verilog/src/cycloneive_atoms.v line 4251
# Error opening C:/Users/user/OneDrive/verilog/ced/ced0_syn/altera/verilog/src/cycloneive_atoms.v
# Path name 'C:/Users/user/OneDrive/verilog/ced/ced0_syn/altera/verilog/src/cycloneive_atoms.v' doesn't exist.
# Compile of CED.vo was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.CED
# Loading work.hard_block
# Loading work.RAM_8
# Loading work.RAM_13
# Loading instances from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading instances from CED_v.sdo
# Loading timing data from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading timing data from CED_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/user/OneDrive/verilog/ced/ced0_syn/tb.sv
run -all
# ********************************
# **      Simulation Start      **
# ********************************
# 
# 
# Pattern 0, Layer 0(Mag) is pass!
# Pattern 0, Layer 0(Ang) is pass!
# Pattern 0, Layer 1      is pass!
# Pattern 0, Layer 2      is pass!
#  ****************************               
#  **                        **       |__||  
#  **  Congratulations !!    **      / O.O  | 
#  **                        **    /_____   | 
#  **  Pattern 0 All Pass    **   /^ ^ ^ \  |
#  **                        **  |^ ^ ^ ^ |w| 
#  ****************************   \m___m__|_|
# ------------------------------------------------------------------------------------
# 
# Break key hit
# Simulation stop requested.
# Compile of CED.vo was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.CED
# Loading work.hard_block
# Loading work.RAM_8
# Loading work.RAM_13
# Loading instances from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading instances from CED_v.sdo
# Loading timing data from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading timing data from CED_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/user/OneDrive/verilog/ced/ced0_syn/tb.sv
run -all
# ********************************
# **      Simulation Start      **
# ********************************
# 
# 
# ** Error: $hold( posedge clk &&& nosloadsclr:308523542 ps, d:308523678 ps, 186 ps );
#    Time: 308523678 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:308523542 ps, d:308523678 ps, 186 ps );
#    Time: 308523678 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# Break key hit
# Break in Module cycloneive_lcell_comb at $MODEL_TECH/../altera/verilog/src/cycloneive_atoms.v line 4251
# Error opening C:/Users/user/OneDrive/verilog/ced/ced0_syn/altera/verilog/src/cycloneive_atoms.v
# Path name 'C:/Users/user/OneDrive/verilog/ced/ced0_syn/altera/verilog/src/cycloneive_atoms.v' doesn't exist.
# Compile of CED.vo was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of CED.vo was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.CED
# Loading work.hard_block
# Loading work.RAM_8
# Loading work.RAM_13
# Loading instances from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading instances from CED_v.sdo
# Loading timing data from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading timing data from CED_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/user/OneDrive/verilog/ced/ced0_syn/tb.sv
run -all
# ********************************
# **      Simulation Start      **
# ********************************
# 
# 
# ** Error: $hold( posedge clk &&& nosloadsclr:269868542 ps, d:269868607 ps, 186 ps );
#    Time: 269868607 ps  Iteration: 0  Process: /tb/CED/\ang[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:269868542 ps, d:269868608 ps, 186 ps );
#    Time: 269868608 ps  Iteration: 0  Process: /tb/CED/\ang[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:269868542 ps, d:269868609 ps, 186 ps );
#    Time: 269868609 ps  Iteration: 0  Process: /tb/CED/\ang[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# Break key hit
# Simulation stop requested.
# Compile of CED.vo was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.CED
# Loading work.hard_block
# Loading work.RAM_8
# Loading work.RAM_13
# Loading instances from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading instances from CED_v.sdo
# Loading timing data from C:/Users/user/OneDrive/verilog/ced/ced0_syn/CED_v.sdo
# Loading timing data from CED_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/user/OneDrive/verilog/ced/ced0_syn/tb.sv
run -all
# ********************************
# **      Simulation Start      **
# ********************************
# 
# 
# Pattern 0, Layer 0(Mag) is pass!
# Pattern 0, Layer 0(Ang) is pass!
# Pattern 0, Layer 1      is pass!
# Pattern 0, Layer 2      is pass!
#  ****************************               
#  **                        **       |__||  
#  **  Congratulations !!    **      / O.O  | 
#  **                        **    /_____   | 
#  **  Pattern 0 All Pass    **   /^ ^ ^ \  |
#  **                        **  |^ ^ ^ ^ |w| 
#  ****************************   \m___m__|_|
# ------------------------------------------------------------------------------------
# 
# Pattern 1, Layer 0(Mag) is pass!
# Pattern 1, Layer 0(Ang) is pass!
# Pattern 1, Layer 1      is pass!
# Pattern 1, Layer 2      is pass!
#  ****************************               
#  **                        **       |__||  
#  **  Congratulations !!    **      / O.O  | 
#  **                        **    /_____   | 
#  **  Pattern 1 All Pass    **   /^ ^ ^ \  |
#  **                        **  |^ ^ ^ ^ |w| 
#  ****************************   \m___m__|_|
# 
# 
# Your score = 80
# 
# 
# ** Note: $finish    : C:/Users/user/OneDrive/verilog/ced/ced0_syn/tb.sv(309)
#    Time: 74631584097 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/user/OneDrive/verilog/ced/ced0_syn/tb.sv line 309
# End time: 18:32:30 on Apr 10,2024, Elapsed time: 4:30:18
# Errors: 0, Warnings: 1
