#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Dec  3 14:31:55 2023
# Process ID: 23152
# Current directory: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26496 C:\Users\WzyNoEmo\Desktop\hdmi_test_v3\hdmi_test.xpr
# Log file: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/vivado.log
# Journal file: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/WzyNoEmo/Desktop/hdmi_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/WzyNoEmo/Desktop/vivado-library/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/WzyNoEmo/Desktop/vivado-library/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/WzyNoEmo/Desktop/my_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1044.207 ; gain = 267.773
update_compile_order -fileset sources_1
open_bd_design {C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:breath_led:1.0 - breath_led_1
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /breath_led_1/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <BD> from BD file <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_0
endgroup
set_property location {2 521 479} [get_bd_cells v_vid_in_axi4s_0]
set_property location {3 884 596} [get_bd_cells v_tc_0]
set_property location {3 887 841} [get_bd_cells util_vector_logic_0]
set_property location {3 872 695} [get_bd_cells v_tc_0]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
startgroup
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_vid_in_axi4s_0]
endgroup
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclken] [get_bd_pins clk_wiz_0/locked]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aresetn] [get_bd_pins clk_wiz_0/locked]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/axis_enable] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_reset]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce] [get_bd_pins clk_wiz_0/locked]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
disconnect_bd_net /clk_wiz_0_locked [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ov5640_driver:1.0 ov5640_driver_0
endgroup
startgroup
connect_bd_net [get_bd_pins ov5640_driver_0/vsync] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins ov5640_driver_0/vsync] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce]
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_driver_0/vsync(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ov5640_driver_0/vsync] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ov5640_driver_0/vsync] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins ov5640_driver_0/vsync] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins ov5640_driver_0/rgb_data] [get_bd_pins v_vid_in_axi4s_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins ov5640_driver_0/data_valid] [get_bd_pins v_vid_in_axi4s_0/vid_active_video]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_active_video is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins ov5640_driver_0/pclk] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_driver_0/pclk(undef) and /v_vid_in_axi4s_0/vid_io_in_clk(clk)
connect_bd_net [get_bd_pins ov5640_driver_0/cmos_clk_en] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce]
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_driver_0/cmos_clk_en(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
connect_bd_net [get_bd_pins ov5640_driver_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins ov5640_driver_0/rstn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /ov5640_driver_0/rstn(rst)
startgroup
make_bd_pins_external  [get_bd_pins ov5640_driver_0/cmos_pclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells ov5640_driver_0]
make_bd_intf_pins_external  [get_bd_cells ov5640_driver_0]
INFO: [BD 5-409] No interface pins to be made external for /ov5640_driver_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells ov5640_driver_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells ov5640_driver_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins ov5640_driver_0/cmos_vsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov5640_driver_0/cmos_href]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov5640_driver_0/cmos_data]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov5640_driver_0/cmos_scl]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov5640_driver_0/cmos_sda]
endgroup
regenerate_bd_layout
set_property name cmos_pclk [get_bd_ports cmos_pclk_0]
set_property name cmos_vsync [get_bd_ports cmos_vsync_0]
set_property name cmos_href [get_bd_ports cmos_href_0]
set_property name cmos_data [get_bd_ports cmos_data_0]
set_property name cmos_scl [get_bd_ports cmos_scl_0]
set_property name cmos_sda [get_bd_ports cmos_sda_0]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /breath_led_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
save_bd_design
Wrote  : <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd> 
Wrote  : <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ui/bd_206cfb42.ui> 
generate_target all [get_files  C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd]
INFO: [BD 41-1662] The design 'BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/synth/BD.v
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/sim/BD.v
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hdl/BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block breath_led_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
Exporting to file c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/hw_handoff/BD_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/hw_handoff/BD_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/synth/BD_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_auto_pc_0/BD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hw_handoff/BD.hwh
Generated Block Design Tcl file C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hw_handoff/BD_bd.tcl
Generated Hardware Definition File C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/synth/BD.hwdef
catch { config_ip_cache -export [get_ips -all BD_axi_vdma_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BD_axi_vdma_0_0, cache-ID = e63b59916a680fe1; cache size = 47.013 MB.
catch { [ delete_ip_run [get_ips -all BD_axi_vdma_0_0] ] }
catch { config_ip_cache -export [get_ips -all BD_v_vid_in_axi4s_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BD_v_vid_in_axi4s_0_0, cache-ID = abd67e5fb4ec6cf6; cache size = 47.013 MB.
catch { config_ip_cache -export [get_ips -all BD_ov5640_driver_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BD_ov5640_driver_0_0, cache-ID = d61cd9f61f62101a; cache size = 47.014 MB.
catch { config_ip_cache -export [get_ips -all BD_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BD_auto_pc_0, cache-ID = e0c8098d6137eb5f; cache size = 47.014 MB.
export_ip_user_files -of_objects [get_files C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd]
export_simulation -of_objects [get_files C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd] -directory C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.ip_user_files -ipstatic_source_dir C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.cache/compile_simlib/modelsim} {questa=C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.cache/compile_simlib/questa} {riviera=C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.cache/compile_simlib/riviera} {activehdl=C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Dec  3 14:39:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/synth_1/runme.log
[Sun Dec  3 14:39:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'BD_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0/BD_clk_wiz_0_0.edf:334]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.765 . Memory (MB): peak = 2362.652 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.766 . Memory (MB): peak = 2362.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 99 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2506.480 ; gain = 1029.973
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
file copy -force C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/impl_1/BD_wrapper.sysdef C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf

launch_sdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
set_property name cmos_xclk [get_bd_ports FCLK_CLK1_0]
save_bd_design
Wrote  : <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd> 
Wrote  : <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ui/bd_206cfb42.ui> 
generate_target all [get_files  C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /breath_led_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd> 
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/synth/BD.v
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/sim/BD.v
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hdl/BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block breath_led_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
Exporting to file c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/hw_handoff/BD_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/hw_handoff/BD_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/synth/BD_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_auto_pc_0/BD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hw_handoff/BD.hwh
Generated Block Design Tcl file C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hw_handoff/BD_bd.tcl
Generated Hardware Definition File C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/synth/BD.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2878.742 ; gain = 136.234
catch { config_ip_cache -export [get_ips -all BD_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BD_processing_system7_0_0, cache-ID = b01c373cb313a0f9; cache size = 47.014 MB.
catch { [ delete_ip_run [get_ips -all BD_processing_system7_0_0] ] }
catch { config_ip_cache -export [get_ips -all BD_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BD_auto_pc_0, cache-ID = e0c8098d6137eb5f; cache size = 47.014 MB.
export_ip_user_files -of_objects [get_files C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd]
export_simulation -of_objects [get_files C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd] -directory C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.ip_user_files -ipstatic_source_dir C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.cache/compile_simlib/modelsim} {questa=C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.cache/compile_simlib/questa} {riviera=C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.cache/compile_simlib/riviera} {activehdl=C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Dec  3 14:49:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/synth_1/runme.log
[Sun Dec  3 14:49:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/impl_1/runme.log
file copy -force C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/impl_1/BD_wrapper.sysdef C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf

open_hw
launch_sdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_bd_design {C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd}
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
endgroup
set_property -dict [list CONFIG.kEnableSerialClkOutput {false} CONFIG.kClkRange {3} CONFIG.kAddBUFG {true}] [get_bd_cells dvi2rgb_0]
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
set_property -dict [list CONFIG.kEmulateDDC {false} CONFIG.kRstActiveHigh {false}] [get_bd_cells dvi2rgb_0]
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
startgroup
make_bd_pins_external  [get_bd_cells dvi2rgb_0]
make_bd_intf_pins_external  [get_bd_cells dvi2rgb_0]
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:tmds_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:tmds_rtl:1.0', cannot be found. Interface port: 'TMDS_0' cannot be created
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:tmds_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:tmds_rtl:1.0', cannot be found. Interface port: 'TMDS_0' cannot be created
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells dvi2rgb_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells dvi2rgb_0]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {4 1088 757} [get_bd_cells dvi2rgb_0]
delete_bd_objs [get_bd_nets ov5640_driver_0_cmos_scl] [get_bd_nets cmos_pclk_0_1] [get_bd_nets ov5640_driver_0_cmos_clk_en] [get_bd_nets cmos_data_0_1] [get_bd_nets ov5640_driver_0_pclk] [get_bd_nets ov5640_driver_0_vsync] [get_bd_nets cmos_href_0_1] [get_bd_nets cmos_vsync_0_1] [get_bd_nets Net] [get_bd_nets ov5640_driver_0_data_valid] [get_bd_nets ov5640_driver_0_rgb_data] [get_bd_cells ov5640_driver_0]
set_property location {3 812 403} [get_bd_cells dvi2rgb_0]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pData] [get_bd_pins v_vid_in_axi4s_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pHSync] [get_bd_pins v_vid_in_axi4s_0/vid_hsync]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_hsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVDE] [get_bd_pins v_vid_in_axi4s_0/vid_active_video]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_active_video is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce] [get_bd_pins clk_wiz_0/locked]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce] [get_bd_pins clk_wiz_0/locked]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVDE] [get_bd_pins v_vid_in_axi4s_0/vid_active_video]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dvi2rgb_0/vid_pHSync] [get_bd_pins v_vid_in_axi4s_0/vid_hsync]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dvi2rgb_0/vid_pData] [get_bd_pins v_vid_in_axi4s_0/vid_data]'
undo
INFO: [Common 17-17] undo 'set_property location {3 812 403} [get_bd_cells dvi2rgb_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets ov5640_driver_0_cmos_scl] [get_bd_nets cmos_pclk_0_1] [get_bd_nets ov5640_driver_0_cmos_clk_en] [get_bd_nets cmos_data_0_1] [get_bd_nets ov5640_driver_0_pclk] [get_bd_nets ov5640_driver_0_vsync] [get_bd_nets cmos_href_0_1] [get_bd_nets cmos_vsync_0_1] [get_bd_nets Net] [get_bd_nets ov5640_driver_0_data_valid] [get_bd_nets ov5640_driver_0_rgb_data] [get_bd_cells ov5640_driver_0]'
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /ov5640_driver_0/rstn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_driver_0/pclk(undef) and /v_vid_in_axi4s_0/vid_io_in_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_driver_0/cmos_clk_en(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
undo
INFO: [Common 17-17] undo 'set_property location {4 1088 757} [get_bd_cells dvi2rgb_0]'
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.kEmulateDDC {false} CONFIG.kRstActiveHigh {false}] [get_bd_cells dvi2rgb_0]'
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.kEnableSerialClkOutput {false} CONFIG.kClkRange {3} CONFIG.kAddBUFG {true}] [get_bd_cells dvi2rgb_0]'
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0'
INFO: [Common 17-17] undo 'startgroup'
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
close_bd_design [get_bd_designs BD]
open_bd_design {C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:breath_led:1.0 - breath_led_1
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:user:ov5640_driver:1.0 - ov5640_driver_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /breath_led_1/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /ov5640_driver_0/rstn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_driver_0/pclk(undef) and /v_vid_in_axi4s_0/vid_io_in_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_driver_0/cmos_clk_en(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <BD> from BD file <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/BD_axi_smc_0.dcp' for cell 'BD_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_vdma_0_0/BD_axi_vdma_0_0.dcp' for cell 'BD_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_breath_led_1_0/BD_breath_led_1_0.dcp' for cell 'BD_i/breath_led_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0.dcp' for cell 'BD_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_ov5640_driver_0_0/BD_ov5640_driver_0_0.dcp' for cell 'BD_i/ov5640_driver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.dcp' for cell 'BD_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_rgb2dvi_0_0/BD_rgb2dvi_0_0.dcp' for cell 'BD_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_rst_ps7_0_100M_0/BD_rst_ps7_0_100M_0.dcp' for cell 'BD_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_util_vector_logic_0_0/BD_util_vector_logic_0_0.dcp' for cell 'BD_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_axi4s_vid_out_0_0/BD_v_axi4s_vid_out_0_0.dcp' for cell 'BD_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_tc_0_0/BD_v_tc_0_0.dcp' for cell 'BD_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_vid_in_axi4s_0_0/BD_v_vid_in_axi4s_0_0.dcp' for cell 'BD_i/v_vid_in_axi4s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_auto_pc_0/BD_auto_pc_0.dcp' for cell 'BD_i/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 537 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. BD_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'BD_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0/BD_clk_wiz_0_0.edf:334]
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.xdc] for cell 'BD_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.xdc] for cell 'BD_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0_board.xdc] for cell 'BD_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0_board.xdc] for cell 'BD_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0.xdc] for cell 'BD_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0.xdc] for cell 'BD_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'BD_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'BD_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_rst_ps7_0_100M_0/BD_rst_ps7_0_100M_0_board.xdc] for cell 'BD_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_rst_ps7_0_100M_0/BD_rst_ps7_0_100M_0_board.xdc] for cell 'BD_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_rst_ps7_0_100M_0/BD_rst_ps7_0_100M_0.xdc] for cell 'BD_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_rst_ps7_0_100M_0/BD_rst_ps7_0_100M_0.xdc] for cell 'BD_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_vdma_0_0/BD_axi_vdma_0_0.xdc] for cell 'BD_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_vdma_0_0/BD_axi_vdma_0_0.xdc] for cell 'BD_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_1/bd_5c0d_psr_aclk_0_board.xdc] for cell 'BD_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_1/bd_5c0d_psr_aclk_0_board.xdc] for cell 'BD_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_1/bd_5c0d_psr_aclk_0.xdc] for cell 'BD_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_1/bd_5c0d_psr_aclk_0.xdc] for cell 'BD_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/constrs_1/new/constrs.xdc]
Finished Parsing XDC File [C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/constrs_1/new/constrs.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_vdma_0_0/BD_axi_vdma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_axi4s_vid_out_0_0/BD_v_axi4s_vid_out_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/BD_axi_smc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_vid_in_axi4s_0_0/BD_v_vid_in_axi4s_0_0.dcp'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'BD_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'BD_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_vdma_0_0/BD_axi_vdma_0_0_clocks.xdc] for cell 'BD_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_vdma_0_0/BD_axi_vdma_0_0_clocks.xdc] for cell 'BD_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_axi4s_vid_out_0_0/BD_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'BD_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_axi4s_vid_out_0_0/BD_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'BD_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_tc_0_0/BD_v_tc_0_0_clocks.xdc] for cell 'BD_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_tc_0_0/BD_v_tc_0_0_clocks.xdc] for cell 'BD_i/v_tc_0/U0'
Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_vid_in_axi4s_0_0/BD_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'BD_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_v_vid_in_axi4s_0_0/BD_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'BD_i/v_vid_in_axi4s_0/inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'BD_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'BD_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'BD_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'BD_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'BD_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'BD_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'BD_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'BD_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 193 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 186 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

open_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3198.637 ; gain = 255.969
open_bd_design {C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd}
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /breath_led_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd> 
Wrote  : <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ui/bd_206cfb42.ui> 
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/synth/BD.v
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/sim/BD.v
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hdl/BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block breath_led_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
Exporting to file c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/hw_handoff/BD_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/hw_handoff/BD_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/synth/BD_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_auto_pc_0/BD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hw_handoff/BD.hwh
Generated Block Design Tcl file C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hw_handoff/BD_bd.tcl
Generated Hardware Definition File C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/synth/BD.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BD_auto_pc_0, cache-ID = e0c8098d6137eb5f; cache size = 47.014 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  3 15:41:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/synth_1/runme.log
[Sun Dec  3 15:41:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3272.734 ; gain = 74.098
file copy -force C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/impl_1/BD_wrapper.sysdef C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf

launch_sdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
launch_sdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/WzyNoEmo/Desktop/vivado-library/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/WzyNoEmo/Desktop/vivado-library/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/WzyNoEmo/Desktop/my_ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:OV5640:1.0 OV5640_0
endgroup
delete_bd_objs [get_bd_nets Net] [get_bd_nets cmos_vsync_0_1] [get_bd_nets cmos_href_0_1] [get_bd_nets cmos_data_0_1] [get_bd_nets ov5640_driver_0_cmos_clk_en] [get_bd_nets ov5640_driver_0_cmos_scl] [get_bd_nets cmos_pclk_0_1] [get_bd_nets ov5640_driver_0_pclk] [get_bd_nets ov5640_driver_0_data_valid] [get_bd_nets ov5640_driver_0_rgb_data] [get_bd_nets ov5640_driver_0_vsync] [get_bd_cells ov5640_driver_0]
set_property location {3 766 408} [get_bd_cells OV5640_0]
startgroup
make_bd_pins_external  [get_bd_pins OV5640_0/cmos_xclk_o]
endgroup
connect_bd_net [get_bd_pins OV5640_0/cmos_xclk_o] [get_bd_pins v_vid_in_axi4s_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins OV5640_0/cmos_xclk_o] [get_bd_pins v_vid_in_axi4s_0/vid_data]'
connect_bd_net [get_bd_pins OV5640_0/rgb_o] [get_bd_pins v_vid_in_axi4s_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins OV5640_0/clk_ce] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce]
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV5640_0/clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
connect_bd_net [get_bd_pins OV5640_0/vs_o] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins OV5640_0/hs_o] [get_bd_pins v_vid_in_axi4s_0/vid_hsync]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_hsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins OV5640_0/hs_o] [get_bd_pins v_vid_in_axi4s_0/vid_active_video]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_active_video is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
startgroup
make_bd_pins_external  [get_bd_pins OV5640_0/cmos_data_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins OV5640_0/cmos_vsync_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins OV5640_0/cmos_href_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins OV5640_0/cmos_pclk_i]
endgroup
connect_bd_net [get_bd_ports cmos_pclk_i_0] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]
connect_bd_net [get_bd_pins OV5640_0/rst_n_i] [get_bd_pins clk_wiz_0/locked]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
delete_bd_objs [get_bd_ports cmos_xclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins OV5640_0/cmos_clk_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV5640_0/cmos_clk_i(undef)
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/IIC_0]
endgroup
set_property name IIC_0 [get_bd_intf_ports IIC_0_0]
regenerate_bd_layout
set_property name cmos_xclk [get_bd_ports cmos_xclk_o_0]
delete_bd_objs [get_bd_ports cmos_pclk]
set_property name cmos_pclk [get_bd_ports cmos_pclk_i_0]
delete_bd_objs [get_bd_ports cmos_href]
set_property name cmos_href [get_bd_ports cmos_href_i_0]
delete_bd_objs [get_bd_ports cmos_vsync]
delete_bd_objs [get_bd_ports cmos_data]
set_property name cmos_data [get_bd_ports cmos_data_i_0]
set_property name cmos_vsync [get_bd_ports cmos_vsync_i_0]
regenerate_bd_layout
delete_bd_objs [get_bd_ports cmos_scl]
delete_bd_objs [get_bd_ports cmos_sda]
save_bd_design
Wrote  : <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd> 
Wrote  : <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ui/bd_206cfb42.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /breath_led_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd> 
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/synth/BD.v
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/sim/BD.v
VHDL Output written to : C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hdl/BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block breath_led_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
Exporting to file c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/hw_handoff/BD_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/hw_handoff/BD_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_axi_smc_0/bd_0/synth/BD_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV5640_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/ip/BD_auto_pc_0/BD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hw_handoff/BD.hwh
Generated Block Design Tcl file C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/hw_handoff/BD_bd.tcl
Generated Hardware Definition File C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/synth/BD.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BD_auto_pc_0, cache-ID = e0c8098d6137eb5f; cache size = 47.014 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  3 16:27:55 2023] Launched BD_processing_system7_0_0_synth_1, BD_OV5640_0_0_synth_1, synth_1...
Run output will be captured here:
BD_processing_system7_0_0_synth_1: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/BD_processing_system7_0_0_synth_1/runme.log
BD_OV5640_0_0_synth_1: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/BD_OV5640_0_0_synth_1/runme.log
synth_1: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/synth_1/runme.log
[Sun Dec  3 16:27:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3642.836 ; gain = 125.219
file copy -force C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.runs/impl_1/BD_wrapper.sysdef C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf

launch_sdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk -hwspec C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.sdk/BD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 16:38:01 2023...
