{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 17:04:21 2022 " "Info: Processing started: Wed Apr 20 17:04:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off testeVerilog -c testeVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off testeVerilog -c testeVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num0\[1\] " "Warning: Node \"main:comb_357\|num0\[1\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num0\[0\] " "Warning: Node \"main:comb_357\|num0\[0\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num0\[2\] " "Warning: Node \"main:comb_357\|num0\[2\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num0\[3\] " "Warning: Node \"main:comb_357\|num0\[3\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num1\[1\] " "Warning: Node \"main:comb_357\|num1\[1\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num1\[0\] " "Warning: Node \"main:comb_357\|num1\[0\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num1\[2\] " "Warning: Node \"main:comb_357\|num1\[2\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num1\[3\] " "Warning: Node \"main:comb_357\|num1\[3\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num2\[2\] " "Warning: Node \"main:comb_357\|num2\[2\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num2\[3\] " "Warning: Node \"main:comb_357\|num2\[3\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num2\[1\] " "Warning: Node \"main:comb_357\|num2\[1\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num2\[0\] " "Warning: Node \"main:comb_357\|num2\[0\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num3\[1\] " "Warning: Node \"main:comb_357\|num3\[1\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num3\[0\] " "Warning: Node \"main:comb_357\|num3\[0\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num3\[3\] " "Warning: Node \"main:comb_357\|num3\[3\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "main:comb_357\|num3\[2\] " "Warning: Node \"main:comb_357\|num3\[2\]\" is a latch" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 3 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pausaDis\[0\] " "Info: Detected ripple clock \"pausaDis\[0\]\" as buffer" {  } { { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pausaDis\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register number\[11\] register main:comb_357\|num1\[3\] 38.53 MHz 25.957 ns Internal " "Info: Clock \"clk\" has Internal fmax of 38.53 MHz between source register \"number\[11\]\" and destination register \"main:comb_357\|num1\[3\]\" (period= 25.957 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.278 ns + Longest register register " "Info: + Longest register to register delay is 26.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns number\[11\] 1 REG LCFF_X14_Y9_N29 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y9_N29; Fanout = 19; REG Node = 'number\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { number[11] } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.414 ns) 1.462 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X13_Y11_N18 2 " "Info: 2: + IC(1.048 ns) + CELL(0.414 ns) = 1.462 ns; Loc. = LCCOMB_X13_Y11_N18; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { number[11] main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.533 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X13_Y11_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.533 ns; Loc. = LCCOMB_X13_Y11_N20; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[1]~1 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.604 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X13_Y11_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.604 ns; Loc. = LCCOMB_X13_Y11_N22; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[2]~3 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.014 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X13_Y11_N24 13 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.014 ns; Loc. = LCCOMB_X13_Y11_N24; Fanout = 13; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.150 ns) 2.640 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[17\]~99 6 COMB LCCOMB_X13_Y11_N14 2 " "Info: 6: + IC(0.476 ns) + CELL(0.150 ns) = 2.640 ns; Loc. = LCCOMB_X13_Y11_N14; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[17\]~99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[4]~6 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[17]~99 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.414 ns) 3.495 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_4_result_int\[3\]~5 7 COMB LCCOMB_X13_Y11_N6 1 " "Info: 7: + IC(0.441 ns) + CELL(0.414 ns) = 3.495 ns; Loc. = LCCOMB_X13_Y11_N6; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[17]~99 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.566 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_4_result_int\[4\]~7 8 COMB LCCOMB_X13_Y11_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.566 ns; Loc. = LCCOMB_X13_Y11_N8; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.976 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_4_result_int\[5\]~8 9 COMB LCCOMB_X13_Y11_N10 14 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.976 ns; Loc. = LCCOMB_X13_Y11_N10; Fanout = 14; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.275 ns) 4.785 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[22\]~167 10 COMB LCCOMB_X12_Y11_N26 3 " "Info: 10: + IC(0.534 ns) + CELL(0.275 ns) = 4.785 ns; Loc. = LCCOMB_X12_Y11_N26; Fanout = 3; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[22\]~167'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[5]~8 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[22]~167 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.414 ns) 5.912 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_5_result_int\[3\]~5 11 COMB LCCOMB_X10_Y11_N10 1 " "Info: 11: + IC(0.713 ns) + CELL(0.414 ns) = 5.912 ns; Loc. = LCCOMB_X10_Y11_N10; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[22]~167 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.983 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_5_result_int\[4\]~7 12 COMB LCCOMB_X10_Y11_N12 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.983 ns; Loc. = LCCOMB_X10_Y11_N12; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.393 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_5_result_int\[5\]~8 13 COMB LCCOMB_X10_Y11_N14 14 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 6.393 ns; Loc. = LCCOMB_X10_Y11_N14; Fanout = 14; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.150 ns) 7.293 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[27\]~168 14 COMB LCCOMB_X12_Y11_N28 3 " "Info: 14: + IC(0.750 ns) + CELL(0.150 ns) = 7.293 ns; Loc. = LCCOMB_X12_Y11_N28; Fanout = 3; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[27\]~168'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[5]~8 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[27]~168 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.393 ns) 8.381 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[3\]~5 15 COMB LCCOMB_X9_Y11_N8 1 " "Info: 15: + IC(0.695 ns) + CELL(0.393 ns) = 8.381 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[27]~168 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.452 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[4\]~7 16 COMB LCCOMB_X9_Y11_N10 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.452 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.862 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[5\]~8 17 COMB LCCOMB_X9_Y11_N12 14 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 8.862 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 14; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.150 ns) 9.762 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[31\]~118 18 COMB LCCOMB_X12_Y11_N10 2 " "Info: 18: + IC(0.750 ns) + CELL(0.150 ns) = 9.762 ns; Loc. = LCCOMB_X12_Y11_N10; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[31\]~118'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~8 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[31]~118 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.393 ns) 10.833 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[2\]~3 19 COMB LCCOMB_X9_Y11_N16 2 " "Info: 19: + IC(0.678 ns) + CELL(0.393 ns) = 10.833 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[31]~118 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.904 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[3\]~5 20 COMB LCCOMB_X9_Y11_N18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 10.904 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~3 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.975 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[4\]~7 21 COMB LCCOMB_X9_Y11_N20 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 10.975 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.385 ns main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[5\]~8 22 COMB LCCOMB_X9_Y11_N22 14 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 11.385 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 14; COMB Node = 'main:comb_357\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.275 ns) 12.418 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[35\]~105 23 COMB LCCOMB_X9_Y10_N12 2 " "Info: 23: + IC(0.758 ns) + CELL(0.275 ns) = 12.418 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[35\]~105'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[35]~105 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.414 ns) 13.096 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[1\]~1 24 COMB LCCOMB_X9_Y10_N0 2 " "Info: 24: + IC(0.264 ns) + CELL(0.414 ns) = 13.096 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[1\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[35]~105 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.167 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[2\]~3 25 COMB LCCOMB_X9_Y10_N2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 13.167 ns; Loc. = LCCOMB_X9_Y10_N2; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~1 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.238 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[3\]~5 26 COMB LCCOMB_X9_Y10_N4 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 13.238 ns; Loc. = LCCOMB_X9_Y10_N4; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.309 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[4\]~7 27 COMB LCCOMB_X9_Y10_N6 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 13.309 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.719 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[5\]~8 28 COMB LCCOMB_X9_Y10_N8 10 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 13.719 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 10; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.275 ns) 14.631 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[40\]~111 29 COMB LCCOMB_X7_Y10_N12 2 " "Info: 29: + IC(0.637 ns) + CELL(0.275 ns) = 14.631 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[40\]~111'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[40]~111 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.504 ns) 15.398 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[1\]~1 30 COMB LCCOMB_X7_Y10_N14 2 " "Info: 30: + IC(0.263 ns) + CELL(0.504 ns) = 15.398 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[1\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[40]~111 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.469 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[2\]~3 31 COMB LCCOMB_X7_Y10_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 15.469 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~1 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.540 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[3\]~5 32 COMB LCCOMB_X7_Y10_N18 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 15.540 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.611 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[4\]~7 33 COMB LCCOMB_X7_Y10_N20 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 15.611 ns; Loc. = LCCOMB_X7_Y10_N20; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.021 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[5\]~8 34 COMB LCCOMB_X7_Y10_N22 10 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 16.021 ns; Loc. = LCCOMB_X7_Y10_N22; Fanout = 10; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.150 ns) 16.932 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[46\]~144 35 COMB LCCOMB_X6_Y12_N22 2 " "Info: 35: + IC(0.761 ns) + CELL(0.150 ns) = 16.932 ns; Loc. = LCCOMB_X6_Y12_N22; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[46\]~144'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~144 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.393 ns) 18.060 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[2\]~3 36 COMB LCCOMB_X7_Y10_N2 2 " "Info: 36: + IC(0.735 ns) + CELL(0.393 ns) = 18.060 ns; Loc. = LCCOMB_X7_Y10_N2; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~144 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.131 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[3\]~5 37 COMB LCCOMB_X7_Y10_N4 1 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 18.131 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.202 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[4\]~7 38 COMB LCCOMB_X7_Y10_N6 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 18.202 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.612 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[5\]~8 39 COMB LCCOMB_X7_Y10_N8 10 " "Info: 39: + IC(0.000 ns) + CELL(0.410 ns) = 18.612 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 10; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.150 ns) 19.548 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[51\]~119 40 COMB LCCOMB_X6_Y12_N20 2 " "Info: 40: + IC(0.786 ns) + CELL(0.150 ns) = 19.548 ns; Loc. = LCCOMB_X6_Y12_N20; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[51\]~119'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~119 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.414 ns) 20.407 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[2\]~3 41 COMB LCCOMB_X7_Y12_N2 2 " "Info: 41: + IC(0.445 ns) + CELL(0.414 ns) = 20.407 ns; Loc. = LCCOMB_X7_Y12_N2; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~119 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.478 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[3\]~5 42 COMB LCCOMB_X7_Y12_N4 1 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 20.478 ns; Loc. = LCCOMB_X7_Y12_N4; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.549 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[4\]~7 43 COMB LCCOMB_X7_Y12_N6 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 20.549 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.959 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[5\]~8 44 COMB LCCOMB_X7_Y12_N8 10 " "Info: 44: + IC(0.000 ns) + CELL(0.410 ns) = 20.959 ns; Loc. = LCCOMB_X7_Y12_N8; Fanout = 10; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.150 ns) 21.842 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[56\]~146 45 COMB LCCOMB_X6_Y12_N18 2 " "Info: 45: + IC(0.733 ns) + CELL(0.150 ns) = 21.842 ns; Loc. = LCCOMB_X6_Y12_N18; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[56\]~146'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~146 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.393 ns) 22.676 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[2\]~3 46 COMB LCCOMB_X7_Y12_N20 2 " "Info: 46: + IC(0.441 ns) + CELL(0.393 ns) = 22.676 ns; Loc. = LCCOMB_X7_Y12_N20; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[2\]~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~146 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.747 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[3\]~5 47 COMB LCCOMB_X7_Y12_N22 1 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 22.747 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.818 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[4\]~7 48 COMB LCCOMB_X7_Y12_N24 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 22.818 ns; Loc. = LCCOMB_X7_Y12_N24; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.228 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[5\]~8 49 COMB LCCOMB_X7_Y12_N26 8 " "Info: 49: + IC(0.000 ns) + CELL(0.410 ns) = 23.228 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 8; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[5\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.150 ns) 24.071 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[60\]~127 50 COMB LCCOMB_X5_Y12_N24 3 " "Info: 50: + IC(0.693 ns) + CELL(0.150 ns) = 24.071 ns; Loc. = LCCOMB_X5_Y12_N24; Fanout = 3; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[60\]~127'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~127 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.414 ns) 24.757 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[1\]~1 51 COMB LCCOMB_X5_Y12_N10 2 " "Info: 51: + IC(0.272 ns) + CELL(0.414 ns) = 24.757 ns; Loc. = LCCOMB_X5_Y12_N10; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[1\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~127 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.828 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[2\]~3 52 COMB LCCOMB_X5_Y12_N12 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 24.828 ns; Loc. = LCCOMB_X5_Y12_N12; Fanout = 2; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[2\]~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[1]~1 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 24.987 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[3\]~5 53 COMB LCCOMB_X5_Y12_N14 1 " "Info: 53: + IC(0.000 ns) + CELL(0.159 ns) = 24.987 ns; Loc. = LCCOMB_X5_Y12_N14; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.058 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[4\]~7 54 COMB LCCOMB_X5_Y12_N16 1 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 25.058 ns; Loc. = LCCOMB_X5_Y12_N16; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 25.468 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[5\]~8 55 COMB LCCOMB_X5_Y12_N18 3 " "Info: 55: + IC(0.000 ns) + CELL(0.410 ns) = 25.468 ns; Loc. = LCCOMB_X5_Y12_N18; Fanout = 3; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[5\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 25.880 ns main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[68\]~134 56 COMB LCCOMB_X5_Y12_N30 1 " "Info: 56: + IC(0.262 ns) + CELL(0.150 ns) = 25.880 ns; Loc. = LCCOMB_X5_Y12_N30; Fanout = 1; COMB Node = 'main:comb_357\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[68\]~134'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~134 } "NODE_NAME" } } { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/db/alt_u_div_47f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 26.278 ns main:comb_357\|num1\[3\] 57 REG LCCOMB_X5_Y12_N22 7 " "Info: 57: + IC(0.248 ns) + CELL(0.150 ns) = 26.278 ns; Loc. = LCCOMB_X5_Y12_N22; Fanout = 7; REG Node = 'main:comb_357\|num1\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~134 main:comb_357|num1[3] } "NODE_NAME" } } { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.895 ns ( 49.07 % ) " "Info: Total cell delay = 12.895 ns ( 49.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.383 ns ( 50.93 % ) " "Info: Total interconnect delay = 13.383 ns ( 50.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.278 ns" { number[11] main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[1]~1 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[2]~3 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[4]~6 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[17]~99 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[5]~8 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[22]~167 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[5]~8 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[27]~168 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~8 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[31]~118 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~3 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[35]~105 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~1 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[40]~111 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~1 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~144 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~119 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~146 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~127 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[1]~1 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~134 main:comb_357|num1[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.278 ns" { number[11] {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[1]~1 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[2]~3 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[3]~5 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[4]~6 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[17]~99 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[3]~5 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[4]~7 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[5]~8 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[22]~167 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[3]~5 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[4]~7 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[5]~8 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[27]~168 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~5 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~7 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~8 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[31]~118 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~3 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~5 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~7 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[35]~105 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~1 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[40]~111 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~1 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~144 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~119 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~146 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~127 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[1]~1 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~134 {} main:comb_357|num1[3] {} } { 0.000ns 1.048ns 0.000ns 0.000ns 0.000ns 0.476ns 0.441ns 0.000ns 0.000ns 0.534ns 0.713ns 0.000ns 0.000ns 0.750ns 0.695ns 0.000ns 0.000ns 0.750ns 0.678ns 0.000ns 0.000ns 0.000ns 0.758ns 0.264ns 0.000ns 0.000ns 0.000ns 0.000ns 0.637ns 0.263ns 0.000ns 0.000ns 0.000ns 0.000ns 0.761ns 0.735ns 0.000ns 0.000ns 0.000ns 0.786ns 0.445ns 0.000ns 0.000ns 0.000ns 0.733ns 0.441ns 0.000ns 0.000ns 0.000ns 0.693ns 0.272ns 0.000ns 0.000ns 0.000ns 0.000ns 0.262ns 0.248ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.752 ns - Smallest " "Info: - Smallest clock skew is 1.752 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.077 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.787 ns) 2.095 ns pausaDis\[0\] 2 REG LCFF_X1_Y6_N29 2 " "Info: 2: + IC(0.344 ns) + CELL(0.787 ns) = 2.095 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 2; REG Node = 'pausaDis\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { clk pausaDis[0] } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.728 ns pausaDis\[0\]~clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.728 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'pausaDis\[0\]~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { pausaDis[0] pausaDis[0]~clkctrl } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.275 ns) 4.077 ns main:comb_357\|num1\[3\] 4 REG LCCOMB_X5_Y12_N22 7 " "Info: 4: + IC(1.074 ns) + CELL(0.275 ns) = 4.077 ns; Loc. = LCCOMB_X5_Y12_N22; Fanout = 7; REG Node = 'main:comb_357\|num1\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { pausaDis[0]~clkctrl main:comb_357|num1[3] } "NODE_NAME" } } { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 49.69 % ) " "Info: Total cell delay = 2.026 ns ( 49.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.051 ns ( 50.31 % ) " "Info: Total interconnect delay = 2.051 ns ( 50.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.077 ns" { clk pausaDis[0] pausaDis[0]~clkctrl main:comb_357|num1[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.077 ns" { clk {} clk~combout {} pausaDis[0] {} pausaDis[0]~clkctrl {} main:comb_357|num1[3] {} } { 0.000ns 0.000ns 0.344ns 0.633ns 1.074ns } { 0.000ns 0.964ns 0.787ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.325 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.086 ns clk~clkctrl 2 COMB CLKCTRL_G2 55 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.086 ns; Loc. = CLKCTRL_G2; Fanout = 55; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.325 ns number\[11\] 3 REG LCFF_X14_Y9_N29 19 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.325 ns; Loc. = LCFF_X14_Y9_N29; Fanout = 19; REG Node = 'number\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { clk~clkctrl number[11] } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 64.56 % ) " "Info: Total cell delay = 1.501 ns ( 64.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.824 ns ( 35.44 % ) " "Info: Total interconnect delay = 0.824 ns ( 35.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { clk clk~clkctrl number[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { clk {} clk~combout {} clk~clkctrl {} number[11] {} } { 0.000ns 0.000ns 0.122ns 0.702ns } { 0.000ns 0.964ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.077 ns" { clk pausaDis[0] pausaDis[0]~clkctrl main:comb_357|num1[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.077 ns" { clk {} clk~combout {} pausaDis[0] {} pausaDis[0]~clkctrl {} main:comb_357|num1[3] {} } { 0.000ns 0.000ns 0.344ns 0.633ns 1.074ns } { 0.000ns 0.964ns 0.787ns 0.000ns 0.275ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { clk clk~clkctrl number[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { clk {} clk~combout {} clk~clkctrl {} number[11] {} } { 0.000ns 0.000ns 0.122ns 0.702ns } { 0.000ns 0.964ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.181 ns + " "Info: + Micro setup delay of destination is 1.181 ns" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.278 ns" { number[11] main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[1]~1 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[2]~3 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[4]~6 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[17]~99 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[5]~8 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[22]~167 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[5]~8 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[27]~168 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~8 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[31]~118 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~3 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~5 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~7 main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[35]~105 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~1 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[40]~111 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~1 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~144 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~119 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~146 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~127 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[1]~1 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[2]~3 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[3]~5 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[4]~7 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8 main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~134 main:comb_357|num1[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.278 ns" { number[11] {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[1]~1 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[2]~3 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[3]~5 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[4]~6 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[17]~99 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[3]~5 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[4]~7 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[5]~8 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[22]~167 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[3]~5 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[4]~7 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[5]~8 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[27]~168 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~5 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~7 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~8 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[31]~118 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~3 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~5 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~7 {} main:comb_357|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[35]~105 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~1 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[40]~111 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~1 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~144 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~119 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~146 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~127 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[1]~1 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[2]~3 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[3]~5 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[4]~7 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8 {} main:comb_357|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~134 {} main:comb_357|num1[3] {} } { 0.000ns 1.048ns 0.000ns 0.000ns 0.000ns 0.476ns 0.441ns 0.000ns 0.000ns 0.534ns 0.713ns 0.000ns 0.000ns 0.750ns 0.695ns 0.000ns 0.000ns 0.750ns 0.678ns 0.000ns 0.000ns 0.000ns 0.758ns 0.264ns 0.000ns 0.000ns 0.000ns 0.000ns 0.637ns 0.263ns 0.000ns 0.000ns 0.000ns 0.000ns 0.761ns 0.735ns 0.000ns 0.000ns 0.000ns 0.786ns 0.445ns 0.000ns 0.000ns 0.000ns 0.733ns 0.441ns 0.000ns 0.000ns 0.000ns 0.693ns 0.272ns 0.000ns 0.000ns 0.000ns 0.000ns 0.262ns 0.248ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.150ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.077 ns" { clk pausaDis[0] pausaDis[0]~clkctrl main:comb_357|num1[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.077 ns" { clk {} clk~combout {} pausaDis[0] {} pausaDis[0]~clkctrl {} main:comb_357|num1[3] {} } { 0.000ns 0.000ns 0.344ns 0.633ns 1.074ns } { 0.000ns 0.964ns 0.787ns 0.000ns 0.275ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { clk clk~clkctrl number[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { clk {} clk~combout {} clk~clkctrl {} number[11] {} } { 0.000ns 0.000ns 0.122ns 0.702ns } { 0.000ns 0.964ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pausaDis\[0\] btn\[0\] clk 5.050 ns register " "Info: tsu for register \"pausaDis\[0\]\" (data pin = \"btn\[0\]\", clock pin = \"clk\") is 5.050 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.931 ns + Longest pin register " "Info: + Longest pin to register delay is 6.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns btn\[0\] 1 PIN PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_27; Fanout = 3; PIN Node = 'btn\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn[0] } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.762 ns) + CELL(0.438 ns) 6.032 ns led\[0\]~3 2 COMB LCCOMB_X1_Y6_N14 6 " "Info: 2: + IC(4.762 ns) + CELL(0.438 ns) = 6.032 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 6; COMB Node = 'led\[0\]~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { btn[0] led[0]~3 } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.660 ns) 6.931 ns pausaDis\[0\] 3 REG LCFF_X1_Y6_N29 2 " "Info: 3: + IC(0.239 ns) + CELL(0.660 ns) = 6.931 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 2; REG Node = 'pausaDis\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { led[0]~3 pausaDis[0] } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.930 ns ( 27.85 % ) " "Info: Total cell delay = 1.930 ns ( 27.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.001 ns ( 72.15 % ) " "Info: Total interconnect delay = 5.001 ns ( 72.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.931 ns" { btn[0] led[0]~3 pausaDis[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.931 ns" { btn[0] {} btn[0]~combout {} led[0]~3 {} pausaDis[0] {} } { 0.000ns 0.000ns 4.762ns 0.239ns } { 0.000ns 0.832ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.845 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.537 ns) 1.845 ns pausaDis\[0\] 2 REG LCFF_X1_Y6_N29 2 " "Info: 2: + IC(0.344 ns) + CELL(0.537 ns) = 1.845 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 2; REG Node = 'pausaDis\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { clk pausaDis[0] } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 81.36 % ) " "Info: Total cell delay = 1.501 ns ( 81.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.344 ns ( 18.64 % ) " "Info: Total interconnect delay = 0.344 ns ( 18.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { clk pausaDis[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { clk {} clk~combout {} pausaDis[0] {} } { 0.000ns 0.000ns 0.344ns } { 0.000ns 0.964ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.931 ns" { btn[0] led[0]~3 pausaDis[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.931 ns" { btn[0] {} btn[0]~combout {} led[0]~3 {} pausaDis[0] {} } { 0.000ns 0.000ns 4.762ns 0.239ns } { 0.000ns 0.832ns 0.438ns 0.660ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { clk pausaDis[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.845 ns" { clk {} clk~combout {} pausaDis[0] {} } { 0.000ns 0.000ns 0.344ns } { 0.000ns 0.964ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dis0\[3\] main:comb_357\|num0\[1\] 9.871 ns register " "Info: tco from clock \"clk\" to destination pin \"dis0\[3\]\" through register \"main:comb_357\|num0\[1\]\" is 9.871 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.062 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.787 ns) 2.095 ns pausaDis\[0\] 2 REG LCFF_X1_Y6_N29 2 " "Info: 2: + IC(0.344 ns) + CELL(0.787 ns) = 2.095 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 2; REG Node = 'pausaDis\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { clk pausaDis[0] } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.728 ns pausaDis\[0\]~clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.728 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'pausaDis\[0\]~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { pausaDis[0] pausaDis[0]~clkctrl } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.275 ns) 4.062 ns main:comb_357\|num0\[1\] 4 REG LCCOMB_X17_Y11_N26 7 " "Info: 4: + IC(1.059 ns) + CELL(0.275 ns) = 4.062 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 7; REG Node = 'main:comb_357\|num0\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { pausaDis[0]~clkctrl main:comb_357|num0[1] } "NODE_NAME" } } { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 49.88 % ) " "Info: Total cell delay = 2.026 ns ( 49.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.036 ns ( 50.12 % ) " "Info: Total interconnect delay = 2.036 ns ( 50.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { clk pausaDis[0] pausaDis[0]~clkctrl main:comb_357|num0[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.062 ns" { clk {} clk~combout {} pausaDis[0] {} pausaDis[0]~clkctrl {} main:comb_357|num0[1] {} } { 0.000ns 0.000ns 0.344ns 0.633ns 1.059ns } { 0.000ns 0.964ns 0.787ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.809 ns + Longest register pin " "Info: + Longest register to pin delay is 5.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns main:comb_357\|num0\[1\] 1 REG LCCOMB_X17_Y11_N26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 7; REG Node = 'main:comb_357\|num0\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { main:comb_357|num0[1] } "NODE_NAME" } } { "main.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/main.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.437 ns) 1.518 ns main:comb_357\|decodificador:dec0\|WideOr0~0 2 COMB LCCOMB_X15_Y8_N30 1 " "Info: 2: + IC(1.081 ns) + CELL(0.437 ns) = 1.518 ns; Loc. = LCCOMB_X15_Y8_N30; Fanout = 1; COMB Node = 'main:comb_357\|decodificador:dec0\|WideOr0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { main:comb_357|num0[1] main:comb_357|decodificador:dec0|WideOr0~0 } "NODE_NAME" } } { "decodificador.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/decodificador.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(2.576 ns) 5.809 ns dis0\[3\] 3 PIN PIN_26 0 " "Info: 3: + IC(1.715 ns) + CELL(2.576 ns) = 5.809 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'dis0\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { main:comb_357|decodificador:dec0|WideOr0~0 dis0[3] } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.013 ns ( 51.87 % ) " "Info: Total cell delay = 3.013 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.796 ns ( 48.13 % ) " "Info: Total interconnect delay = 2.796 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.809 ns" { main:comb_357|num0[1] main:comb_357|decodificador:dec0|WideOr0~0 dis0[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.809 ns" { main:comb_357|num0[1] {} main:comb_357|decodificador:dec0|WideOr0~0 {} dis0[3] {} } { 0.000ns 1.081ns 1.715ns } { 0.000ns 0.437ns 2.576ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { clk pausaDis[0] pausaDis[0]~clkctrl main:comb_357|num0[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.062 ns" { clk {} clk~combout {} pausaDis[0] {} pausaDis[0]~clkctrl {} main:comb_357|num0[1] {} } { 0.000ns 0.000ns 0.344ns 0.633ns 1.059ns } { 0.000ns 0.964ns 0.787ns 0.000ns 0.275ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.809 ns" { main:comb_357|num0[1] main:comb_357|decodificador:dec0|WideOr0~0 dis0[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.809 ns" { main:comb_357|num0[1] {} main:comb_357|decodificador:dec0|WideOr0~0 {} dis0[3] {} } { 0.000ns 1.081ns 1.715ns } { 0.000ns 0.437ns 2.576ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "led\[2\]~reg0 btn\[2\] clk 0.892 ns register " "Info: th for register \"led\[2\]~reg0\" (data pin = \"btn\[2\]\", clock pin = \"clk\") is 0.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.308 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.086 ns clk~clkctrl 2 COMB CLKCTRL_G2 55 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.086 ns; Loc. = CLKCTRL_G2; Fanout = 55; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.308 ns led\[2\]~reg0 3 REG LCFF_X1_Y6_N3 1 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.308 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 1; REG Node = 'led\[2\]~reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 65.03 % ) " "Info: Total cell delay = 1.501 ns ( 65.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.97 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { clk clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { clk {} clk~combout {} clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.964ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.682 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns btn\[2\] 1 PIN PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_18; Fanout = 4; PIN Node = 'btn\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn[2] } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.275 ns) 1.598 ns led~4 2 COMB LCCOMB_X1_Y6_N2 2 " "Info: 2: + IC(0.369 ns) + CELL(0.275 ns) = 1.598 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 2; COMB Node = 'led~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { btn[2] led~4 } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.682 ns led\[2\]~reg0 3 REG LCFF_X1_Y6_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.682 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 1; REG Node = 'led\[2\]~reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { led~4 led[2]~reg0 } "NODE_NAME" } } { "clock.v" "" { Text "D:/Documents/EC/2°/SD/TesteVerilog/clock.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 78.06 % ) " "Info: Total cell delay = 1.313 ns ( 78.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.369 ns ( 21.94 % ) " "Info: Total interconnect delay = 0.369 ns ( 21.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { btn[2] led~4 led[2]~reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.682 ns" { btn[2] {} btn[2]~combout {} led~4 {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.369ns 0.000ns } { 0.000ns 0.954ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { clk clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { clk {} clk~combout {} clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.964ns 0.000ns 0.537ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { btn[2] led~4 led[2]~reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.682 ns" { btn[2] {} btn[2]~combout {} led~4 {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.369ns 0.000ns } { 0.000ns 0.954ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 17:04:21 2022 " "Info: Processing ended: Wed Apr 20 17:04:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
