
gt_f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003760  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  0800386c  0800386c  0001386c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038e4  080038e4  00020344  2**0
                  CONTENTS
  4 .ARM          00000000  080038e4  080038e4  00020344  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038e4  080038e4  00020344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038e4  080038e4  000138e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038e8  080038e8  000138e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000344  20000000  080038ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d40  20000344  08003c30  00020344  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002084  08003c30  00022084  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020344  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009675  00000000  00000000  0002036d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002017  00000000  00000000  000299e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  0002ba00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000930  00000000  00000000  0002c408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016fc2  00000000  00000000  0002cd38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b284  00000000  00000000  00043cfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083773  00000000  00000000  0004ef7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d26f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b7c  00000000  00000000  000d2744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000344 	.word	0x20000344
 8000128:	00000000 	.word	0x00000000
 800012c:	08003854 	.word	0x08003854

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000348 	.word	0x20000348
 8000148:	08003854 	.word	0x08003854

0800014c <HAL_UART_RxHalfCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b0a4      	sub	sp, #144	; 0x90
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	UNUSED(huart);
	Command command;
	memcpy(&command, hcommander.uart_rx_buffer, COMMAND_BYTESIZE);
 8000154:	f107 030c 	add.w	r3, r7, #12
 8000158:	2282      	movs	r2, #130	; 0x82
 800015a:	4907      	ldr	r1, [pc, #28]	; (8000178 <HAL_UART_RxHalfCpltCallback+0x2c>)
 800015c:	4618      	mov	r0, r3
 800015e:	f002 fef7 	bl	8002f50 <memcpy>
	Commander_Enqueue(&hcommander, &command);
 8000162:	f107 030c 	add.w	r3, r7, #12
 8000166:	4619      	mov	r1, r3
 8000168:	4804      	ldr	r0, [pc, #16]	; (800017c <HAL_UART_RxHalfCpltCallback+0x30>)
 800016a:	f000 fc24 	bl	80009b6 <Commander_Enqueue>
}
 800016e:	bf00      	nop
 8000170:	3790      	adds	r7, #144	; 0x90
 8000172:	46bd      	mov	sp, r7
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	20000448 	.word	0x20000448
 800017c:	20000440 	.word	0x20000440

08000180 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b0a4      	sub	sp, #144	; 0x90
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	UNUSED(huart);
	Command command;
	memcpy(&command, hcommander.uart_rx_buffer + COMMAND_BYTESIZE, COMMAND_BYTESIZE);
 8000188:	4908      	ldr	r1, [pc, #32]	; (80001ac <HAL_UART_RxCpltCallback+0x2c>)
 800018a:	f107 030c 	add.w	r3, r7, #12
 800018e:	2282      	movs	r2, #130	; 0x82
 8000190:	4618      	mov	r0, r3
 8000192:	f002 fedd 	bl	8002f50 <memcpy>
	Commander_Enqueue(&hcommander, &command);
 8000196:	f107 030c 	add.w	r3, r7, #12
 800019a:	4619      	mov	r1, r3
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <HAL_UART_RxCpltCallback+0x30>)
 800019e:	f000 fc0a 	bl	80009b6 <Commander_Enqueue>
}
 80001a2:	bf00      	nop
 80001a4:	3790      	adds	r7, #144	; 0x90
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bd80      	pop	{r7, pc}
 80001aa:	bf00      	nop
 80001ac:	200004ca 	.word	0x200004ca
 80001b0:	20000440 	.word	0x20000440

080001b4 <command_callback>:

void command_callback(Command command) {
 80001b4:	b084      	sub	sp, #16
 80001b6:	b490      	push	{r4, r7}
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	f107 0408 	add.w	r4, r7, #8
 80001be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	states[0] = states[0] == GPIO_PIN_RESET ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80001c2:	4b07      	ldr	r3, [pc, #28]	; (80001e0 <command_callback+0x2c>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	2b00      	cmp	r3, #0
 80001c8:	bf0c      	ite	eq
 80001ca:	2301      	moveq	r3, #1
 80001cc:	2300      	movne	r3, #0
 80001ce:	b2db      	uxtb	r3, r3
 80001d0:	461a      	mov	r2, r3
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <command_callback+0x2c>)
 80001d4:	601a      	str	r2, [r3, #0]
}
 80001d6:	bf00      	nop
 80001d8:	46bd      	mov	sp, r7
 80001da:	bc90      	pop	{r4, r7}
 80001dc:	b004      	add	sp, #16
 80001de:	4770      	bx	lr
 80001e0:	20000d98 	.word	0x20000d98

080001e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b088      	sub	sp, #32
 80001e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ea:	f001 f85b 	bl	80012a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001ee:	f000 f891 	bl	8000314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001f2:	f000 f94b 	bl	800048c <MX_GPIO_Init>
  MX_DMA_Init();
 80001f6:	f000 f92b 	bl	8000450 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80001fa:	f000 f8ff 	bl	80003fc <MX_USART3_UART_Init>
  MX_SPI1_Init();
 80001fe:	f000 f8c5 	bl	800038c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

	Commander_Init(&hcommander, &huart3, &hdma_usart3_rx, command_callback);
 8000202:	4b35      	ldr	r3, [pc, #212]	; (80002d8 <main+0xf4>)
 8000204:	4a35      	ldr	r2, [pc, #212]	; (80002dc <main+0xf8>)
 8000206:	4936      	ldr	r1, [pc, #216]	; (80002e0 <main+0xfc>)
 8000208:	4836      	ldr	r0, [pc, #216]	; (80002e4 <main+0x100>)
 800020a:	f000 fb58 	bl	80008be <Commander_Init>
	Commander_Start(&hcommander);
 800020e:	4835      	ldr	r0, [pc, #212]	; (80002e4 <main+0x100>)
 8000210:	f000 fb77 	bl	8000902 <Commander_Start>

	RE_Init(&hre1, ENC1B_GPIO_Port, ENC1A_GPIO_Port, ENC1B_Pin, ENC1A_Pin);
 8000214:	2380      	movs	r3, #128	; 0x80
 8000216:	9300      	str	r3, [sp, #0]
 8000218:	2340      	movs	r3, #64	; 0x40
 800021a:	4a33      	ldr	r2, [pc, #204]	; (80002e8 <main+0x104>)
 800021c:	4932      	ldr	r1, [pc, #200]	; (80002e8 <main+0x104>)
 800021e:	4833      	ldr	r0, [pc, #204]	; (80002ec <main+0x108>)
 8000220:	f000 ff4b 	bl	80010ba <RE_Init>
	RE_Init(&hre2, ENC2A_GPIO_Port, ENC2B_GPIO_Port, ENC2A_Pin, ENC2B_Pin);
 8000224:	2301      	movs	r3, #1
 8000226:	9300      	str	r3, [sp, #0]
 8000228:	2302      	movs	r3, #2
 800022a:	4a31      	ldr	r2, [pc, #196]	; (80002f0 <main+0x10c>)
 800022c:	4930      	ldr	r1, [pc, #192]	; (80002f0 <main+0x10c>)
 800022e:	4831      	ldr	r0, [pc, #196]	; (80002f4 <main+0x110>)
 8000230:	f000 ff43 	bl	80010ba <RE_Init>

	EPD_Init(&hepd1);
 8000234:	4830      	ldr	r0, [pc, #192]	; (80002f8 <main+0x114>)
 8000236:	f000 fd3d 	bl	8000cb4 <EPD_Init>
	EPD_Clear(&hepd1);
 800023a:	482f      	ldr	r0, [pc, #188]	; (80002f8 <main+0x114>)
 800023c:	f000 fd92 	bl	8000d64 <EPD_Clear>

	char row[16+1];
	draw_clean(hepd1.image);
 8000240:	482e      	ldr	r0, [pc, #184]	; (80002fc <main+0x118>)
 8000242:	f000 ff1e 	bl	8001082 <draw_clean>
	draw_rectangle(hepd1.image, 36, 56, 88, 20);
 8000246:	2314      	movs	r3, #20
 8000248:	9300      	str	r3, [sp, #0]
 800024a:	2358      	movs	r3, #88	; 0x58
 800024c:	2238      	movs	r2, #56	; 0x38
 800024e:	2124      	movs	r1, #36	; 0x24
 8000250:	482a      	ldr	r0, [pc, #168]	; (80002fc <main+0x118>)
 8000252:	f000 fe27 	bl	8000ea4 <draw_rectangle>

	sprintf(row, "g33ky toad");
 8000256:	463b      	mov	r3, r7
 8000258:	4929      	ldr	r1, [pc, #164]	; (8000300 <main+0x11c>)
 800025a:	4618      	mov	r0, r3
 800025c:	f002 fe8e 	bl	8002f7c <siprintf>
	draw_text(hepd1.image, row, 40, 60);
 8000260:	4639      	mov	r1, r7
 8000262:	233c      	movs	r3, #60	; 0x3c
 8000264:	2228      	movs	r2, #40	; 0x28
 8000266:	4825      	ldr	r0, [pc, #148]	; (80002fc <main+0x118>)
 8000268:	f000 fedc 	bl	8001024 <draw_text>

	sprintf(row, "digital pedal");
 800026c:	463b      	mov	r3, r7
 800026e:	4925      	ldr	r1, [pc, #148]	; (8000304 <main+0x120>)
 8000270:	4618      	mov	r0, r3
 8000272:	f002 fe83 	bl	8002f7c <siprintf>
	draw_text(hepd1.image, row, 20, 90);
 8000276:	4639      	mov	r1, r7
 8000278:	235a      	movs	r3, #90	; 0x5a
 800027a:	2214      	movs	r2, #20
 800027c:	481f      	ldr	r0, [pc, #124]	; (80002fc <main+0x118>)
 800027e:	f000 fed1 	bl	8001024 <draw_text>

	EPD_Display(&hepd1);
 8000282:	481d      	ldr	r0, [pc, #116]	; (80002f8 <main+0x114>)
 8000284:	f000 fd88 	bl	8000d98 <EPD_Display>
	EPD_Sleep(&hepd1);
 8000288:	481b      	ldr	r0, [pc, #108]	; (80002f8 <main+0x114>)
 800028a:	f000 fda3 	bl	8000dd4 <EPD_Sleep>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		Commander_Process(&hcommander);
 800028e:	4815      	ldr	r0, [pc, #84]	; (80002e4 <main+0x100>)
 8000290:	f000 fb48 	bl	8000924 <Commander_Process>

		RE_Process(&hre1);
 8000294:	4815      	ldr	r0, [pc, #84]	; (80002ec <main+0x108>)
 8000296:	f000 ff3b 	bl	8001110 <RE_Process>
		RE_Process(&hre2);
 800029a:	4816      	ldr	r0, [pc, #88]	; (80002f4 <main+0x110>)
 800029c:	f000 ff38 	bl	8001110 <RE_Process>
		//sprintf(row, "Enc %d", hre1.counter);

		for (int i = 0; i < 1; i++) {
 80002a0:	2300      	movs	r3, #0
 80002a2:	617b      	str	r3, [r7, #20]
 80002a4:	e014      	b.n	80002d0 <main+0xec>
			HAL_GPIO_WritePin(led_port[i], led_pins[i], states[i]);
 80002a6:	4a18      	ldr	r2, [pc, #96]	; (8000308 <main+0x124>)
 80002a8:	697b      	ldr	r3, [r7, #20]
 80002aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ae:	4618      	mov	r0, r3
 80002b0:	4a16      	ldr	r2, [pc, #88]	; (800030c <main+0x128>)
 80002b2:	697b      	ldr	r3, [r7, #20]
 80002b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002b8:	b299      	uxth	r1, r3
 80002ba:	4a15      	ldr	r2, [pc, #84]	; (8000310 <main+0x12c>)
 80002bc:	697b      	ldr	r3, [r7, #20]
 80002be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002c2:	b2db      	uxtb	r3, r3
 80002c4:	461a      	mov	r2, r3
 80002c6:	f001 fd0a 	bl	8001cde <HAL_GPIO_WritePin>
		for (int i = 0; i < 1; i++) {
 80002ca:	697b      	ldr	r3, [r7, #20]
 80002cc:	3301      	adds	r3, #1
 80002ce:	617b      	str	r3, [r7, #20]
 80002d0:	697b      	ldr	r3, [r7, #20]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	dde7      	ble.n	80002a6 <main+0xc2>
		Commander_Process(&hcommander);
 80002d6:	e7da      	b.n	800028e <main+0xaa>
 80002d8:	080001b5 	.word	0x080001b5
 80002dc:	200003fc 	.word	0x200003fc
 80002e0:	200003b8 	.word	0x200003b8
 80002e4:	20000440 	.word	0x20000440
 80002e8:	40010c00 	.word	0x40010c00
 80002ec:	20002034 	.word	0x20002034
 80002f0:	40010800 	.word	0x40010800
 80002f4:	20002050 	.word	0x20002050
 80002f8:	20000db0 	.word	0x20000db0
 80002fc:	20000db2 	.word	0x20000db2
 8000300:	0800386c 	.word	0x0800386c
 8000304:	08003878 	.word	0x08003878
 8000308:	20000018 	.word	0x20000018
 800030c:	20000000 	.word	0x20000000
 8000310:	20000d98 	.word	0x20000d98

08000314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b090      	sub	sp, #64	; 0x40
 8000318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031a:	f107 0318 	add.w	r3, r7, #24
 800031e:	2228      	movs	r2, #40	; 0x28
 8000320:	2100      	movs	r1, #0
 8000322:	4618      	mov	r0, r3
 8000324:	f002 fe22 	bl	8002f6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	2200      	movs	r2, #0
 800032c:	601a      	str	r2, [r3, #0]
 800032e:	605a      	str	r2, [r3, #4]
 8000330:	609a      	str	r2, [r3, #8]
 8000332:	60da      	str	r2, [r3, #12]
 8000334:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000336:	2302      	movs	r3, #2
 8000338:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800033a:	2301      	movs	r3, #1
 800033c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800033e:	2310      	movs	r3, #16
 8000340:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000342:	2300      	movs	r3, #0
 8000344:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000346:	f107 0318 	add.w	r3, r7, #24
 800034a:	4618      	mov	r0, r3
 800034c:	f001 fce0 	bl	8001d10 <HAL_RCC_OscConfig>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000356:	f000 f923 	bl	80005a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800035a:	230f      	movs	r3, #15
 800035c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800035e:	2300      	movs	r3, #0
 8000360:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000362:	2300      	movs	r3, #0
 8000364:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000366:	2300      	movs	r3, #0
 8000368:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800036a:	2300      	movs	r3, #0
 800036c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800036e:	1d3b      	adds	r3, r7, #4
 8000370:	2100      	movs	r1, #0
 8000372:	4618      	mov	r0, r3
 8000374:	f001 ff4e 	bl	8002214 <HAL_RCC_ClockConfig>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800037e:	f000 f90f 	bl	80005a0 <Error_Handler>
  }
}
 8000382:	bf00      	nop
 8000384:	3740      	adds	r7, #64	; 0x40
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}
	...

0800038c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000390:	4b18      	ldr	r3, [pc, #96]	; (80003f4 <MX_SPI1_Init+0x68>)
 8000392:	4a19      	ldr	r2, [pc, #100]	; (80003f8 <MX_SPI1_Init+0x6c>)
 8000394:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000396:	4b17      	ldr	r3, [pc, #92]	; (80003f4 <MX_SPI1_Init+0x68>)
 8000398:	f44f 7282 	mov.w	r2, #260	; 0x104
 800039c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800039e:	4b15      	ldr	r3, [pc, #84]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80003a4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80003a6:	4b13      	ldr	r3, [pc, #76]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003ac:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003b2:	4b10      	ldr	r3, [pc, #64]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003b8:	4b0e      	ldr	r3, [pc, #56]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80003be:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80003c0:	4b0c      	ldr	r3, [pc, #48]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003c2:	2210      	movs	r2, #16
 80003c4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003c6:	4b0b      	ldr	r3, [pc, #44]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003cc:	4b09      	ldr	r3, [pc, #36]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003d2:	4b08      	ldr	r3, [pc, #32]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80003d8:	4b06      	ldr	r3, [pc, #24]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003da:	220a      	movs	r2, #10
 80003dc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003de:	4805      	ldr	r0, [pc, #20]	; (80003f4 <MX_SPI1_Init+0x68>)
 80003e0:	f002 f8b0 	bl	8002544 <HAL_SPI_Init>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80003ea:	f000 f8d9 	bl	80005a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003ee:	bf00      	nop
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	20000360 	.word	0x20000360
 80003f8:	40013000 	.word	0x40013000

080003fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000400:	4b11      	ldr	r3, [pc, #68]	; (8000448 <MX_USART3_UART_Init+0x4c>)
 8000402:	4a12      	ldr	r2, [pc, #72]	; (800044c <MX_USART3_UART_Init+0x50>)
 8000404:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000406:	4b10      	ldr	r3, [pc, #64]	; (8000448 <MX_USART3_UART_Init+0x4c>)
 8000408:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800040c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800040e:	4b0e      	ldr	r3, [pc, #56]	; (8000448 <MX_USART3_UART_Init+0x4c>)
 8000410:	2200      	movs	r2, #0
 8000412:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000414:	4b0c      	ldr	r3, [pc, #48]	; (8000448 <MX_USART3_UART_Init+0x4c>)
 8000416:	2200      	movs	r2, #0
 8000418:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800041a:	4b0b      	ldr	r3, [pc, #44]	; (8000448 <MX_USART3_UART_Init+0x4c>)
 800041c:	2200      	movs	r2, #0
 800041e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000420:	4b09      	ldr	r3, [pc, #36]	; (8000448 <MX_USART3_UART_Init+0x4c>)
 8000422:	220c      	movs	r2, #12
 8000424:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000426:	4b08      	ldr	r3, [pc, #32]	; (8000448 <MX_USART3_UART_Init+0x4c>)
 8000428:	2200      	movs	r2, #0
 800042a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800042c:	4b06      	ldr	r3, [pc, #24]	; (8000448 <MX_USART3_UART_Init+0x4c>)
 800042e:	2200      	movs	r2, #0
 8000430:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000432:	4805      	ldr	r0, [pc, #20]	; (8000448 <MX_USART3_UART_Init+0x4c>)
 8000434:	f002 faec 	bl	8002a10 <HAL_UART_Init>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800043e:	f000 f8af 	bl	80005a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000442:	bf00      	nop
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	200003b8 	.word	0x200003b8
 800044c:	40004800 	.word	0x40004800

08000450 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000456:	4b0c      	ldr	r3, [pc, #48]	; (8000488 <MX_DMA_Init+0x38>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	4a0b      	ldr	r2, [pc, #44]	; (8000488 <MX_DMA_Init+0x38>)
 800045c:	f043 0301 	orr.w	r3, r3, #1
 8000460:	6153      	str	r3, [r2, #20]
 8000462:	4b09      	ldr	r3, [pc, #36]	; (8000488 <MX_DMA_Init+0x38>)
 8000464:	695b      	ldr	r3, [r3, #20]
 8000466:	f003 0301 	and.w	r3, r3, #1
 800046a:	607b      	str	r3, [r7, #4]
 800046c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800046e:	2200      	movs	r2, #0
 8000470:	2100      	movs	r1, #0
 8000472:	200d      	movs	r0, #13
 8000474:	f001 f873 	bl	800155e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000478:	200d      	movs	r0, #13
 800047a:	f001 f88c 	bl	8001596 <HAL_NVIC_EnableIRQ>

}
 800047e:	bf00      	nop
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	40021000 	.word	0x40021000

0800048c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b088      	sub	sp, #32
 8000490:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000492:	f107 0310 	add.w	r3, r7, #16
 8000496:	2200      	movs	r2, #0
 8000498:	601a      	str	r2, [r3, #0]
 800049a:	605a      	str	r2, [r3, #4]
 800049c:	609a      	str	r2, [r3, #8]
 800049e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004a0:	4b3b      	ldr	r3, [pc, #236]	; (8000590 <MX_GPIO_Init+0x104>)
 80004a2:	699b      	ldr	r3, [r3, #24]
 80004a4:	4a3a      	ldr	r2, [pc, #232]	; (8000590 <MX_GPIO_Init+0x104>)
 80004a6:	f043 0310 	orr.w	r3, r3, #16
 80004aa:	6193      	str	r3, [r2, #24]
 80004ac:	4b38      	ldr	r3, [pc, #224]	; (8000590 <MX_GPIO_Init+0x104>)
 80004ae:	699b      	ldr	r3, [r3, #24]
 80004b0:	f003 0310 	and.w	r3, r3, #16
 80004b4:	60fb      	str	r3, [r7, #12]
 80004b6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b8:	4b35      	ldr	r3, [pc, #212]	; (8000590 <MX_GPIO_Init+0x104>)
 80004ba:	699b      	ldr	r3, [r3, #24]
 80004bc:	4a34      	ldr	r2, [pc, #208]	; (8000590 <MX_GPIO_Init+0x104>)
 80004be:	f043 0304 	orr.w	r3, r3, #4
 80004c2:	6193      	str	r3, [r2, #24]
 80004c4:	4b32      	ldr	r3, [pc, #200]	; (8000590 <MX_GPIO_Init+0x104>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	f003 0304 	and.w	r3, r3, #4
 80004cc:	60bb      	str	r3, [r7, #8]
 80004ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d0:	4b2f      	ldr	r3, [pc, #188]	; (8000590 <MX_GPIO_Init+0x104>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	4a2e      	ldr	r2, [pc, #184]	; (8000590 <MX_GPIO_Init+0x104>)
 80004d6:	f043 0308 	orr.w	r3, r3, #8
 80004da:	6193      	str	r3, [r2, #24]
 80004dc:	4b2c      	ldr	r3, [pc, #176]	; (8000590 <MX_GPIO_Init+0x104>)
 80004de:	699b      	ldr	r3, [r3, #24]
 80004e0:	f003 0308 	and.w	r3, r3, #8
 80004e4:	607b      	str	r3, [r7, #4]
 80004e6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD6_Pin|LD5_Pin|LD4_Pin|EPD_CS_Pin, GPIO_PIN_RESET);
 80004e8:	2200      	movs	r2, #0
 80004ea:	f248 01a8 	movw	r1, #32936	; 0x80a8
 80004ee:	4829      	ldr	r0, [pc, #164]	; (8000594 <MX_GPIO_Init+0x108>)
 80004f0:	f001 fbf5 	bl	8001cde <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin|LD1_Pin|EPD_RST_Pin
 80004f4:	2200      	movs	r2, #0
 80004f6:	f249 3102 	movw	r1, #37634	; 0x9302
 80004fa:	4827      	ldr	r0, [pc, #156]	; (8000598 <MX_GPIO_Init+0x10c>)
 80004fc:	f001 fbef 	bl	8001cde <HAL_GPIO_WritePin>
                          |EPD_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BTN_ENC1_Pin */
  GPIO_InitStruct.Pin = BTN_ENC1_Pin;
 8000500:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000504:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000506:	2300      	movs	r3, #0
 8000508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050a:	2300      	movs	r3, #0
 800050c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN_ENC1_GPIO_Port, &GPIO_InitStruct);
 800050e:	f107 0310 	add.w	r3, r7, #16
 8000512:	4619      	mov	r1, r3
 8000514:	4821      	ldr	r0, [pc, #132]	; (800059c <MX_GPIO_Init+0x110>)
 8000516:	f001 fa47 	bl	80019a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC2B_Pin ENC2A_Pin */
  GPIO_InitStruct.Pin = ENC2B_Pin|ENC2A_Pin;
 800051a:	2303      	movs	r3, #3
 800051c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800051e:	2300      	movs	r3, #0
 8000520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000522:	2300      	movs	r3, #0
 8000524:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000526:	f107 0310 	add.w	r3, r7, #16
 800052a:	4619      	mov	r1, r3
 800052c:	4819      	ldr	r0, [pc, #100]	; (8000594 <MX_GPIO_Init+0x108>)
 800052e:	f001 fa3b 	bl	80019a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD6_Pin LD5_Pin LD4_Pin EPD_CS_Pin */
  GPIO_InitStruct.Pin = LD6_Pin|LD5_Pin|LD4_Pin|EPD_CS_Pin;
 8000532:	f248 03a8 	movw	r3, #32936	; 0x80a8
 8000536:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000538:	2301      	movs	r3, #1
 800053a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053c:	2300      	movs	r3, #0
 800053e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000540:	2302      	movs	r3, #2
 8000542:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000544:	f107 0310 	add.w	r3, r7, #16
 8000548:	4619      	mov	r1, r3
 800054a:	4812      	ldr	r0, [pc, #72]	; (8000594 <MX_GPIO_Init+0x108>)
 800054c:	f001 fa2c 	bl	80019a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin LD1_Pin EPD_RST_Pin
                           EPD_DC_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin|LD1_Pin|EPD_RST_Pin
 8000550:	f249 3302 	movw	r3, #37634	; 0x9302
 8000554:	613b      	str	r3, [r7, #16]
                          |EPD_DC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000556:	2301      	movs	r3, #1
 8000558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055a:	2300      	movs	r3, #0
 800055c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055e:	2302      	movs	r3, #2
 8000560:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000562:	f107 0310 	add.w	r3, r7, #16
 8000566:	4619      	mov	r1, r3
 8000568:	480b      	ldr	r0, [pc, #44]	; (8000598 <MX_GPIO_Init+0x10c>)
 800056a:	f001 fa1d 	bl	80019a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_ENC2_Pin EPD_BUSY_Pin ENC1B_Pin ENC1A_Pin */
  GPIO_InitStruct.Pin = BTN_ENC2_Pin|EPD_BUSY_Pin|ENC1B_Pin|ENC1A_Pin;
 800056e:	f244 03d0 	movw	r3, #16592	; 0x40d0
 8000572:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000574:	2300      	movs	r3, #0
 8000576:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000578:	2300      	movs	r3, #0
 800057a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800057c:	f107 0310 	add.w	r3, r7, #16
 8000580:	4619      	mov	r1, r3
 8000582:	4805      	ldr	r0, [pc, #20]	; (8000598 <MX_GPIO_Init+0x10c>)
 8000584:	f001 fa10 	bl	80019a8 <HAL_GPIO_Init>

}
 8000588:	bf00      	nop
 800058a:	3720      	adds	r7, #32
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	40021000 	.word	0x40021000
 8000594:	40010800 	.word	0x40010800
 8000598:	40010c00 	.word	0x40010c00
 800059c:	40011000 	.word	0x40011000

080005a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005a4:	b672      	cpsid	i
}
 80005a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80005a8:	e7fe      	b.n	80005a8 <Error_Handler+0x8>
	...

080005ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005b2:	4b15      	ldr	r3, [pc, #84]	; (8000608 <HAL_MspInit+0x5c>)
 80005b4:	699b      	ldr	r3, [r3, #24]
 80005b6:	4a14      	ldr	r2, [pc, #80]	; (8000608 <HAL_MspInit+0x5c>)
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	6193      	str	r3, [r2, #24]
 80005be:	4b12      	ldr	r3, [pc, #72]	; (8000608 <HAL_MspInit+0x5c>)
 80005c0:	699b      	ldr	r3, [r3, #24]
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ca:	4b0f      	ldr	r3, [pc, #60]	; (8000608 <HAL_MspInit+0x5c>)
 80005cc:	69db      	ldr	r3, [r3, #28]
 80005ce:	4a0e      	ldr	r2, [pc, #56]	; (8000608 <HAL_MspInit+0x5c>)
 80005d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005d4:	61d3      	str	r3, [r2, #28]
 80005d6:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <HAL_MspInit+0x5c>)
 80005d8:	69db      	ldr	r3, [r3, #28]
 80005da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005e2:	4b0a      	ldr	r3, [pc, #40]	; (800060c <HAL_MspInit+0x60>)
 80005e4:	685b      	ldr	r3, [r3, #4]
 80005e6:	60fb      	str	r3, [r7, #12]
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005f6:	60fb      	str	r3, [r7, #12]
 80005f8:	4a04      	ldr	r2, [pc, #16]	; (800060c <HAL_MspInit+0x60>)
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005fe:	bf00      	nop
 8000600:	3714      	adds	r7, #20
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr
 8000608:	40021000 	.word	0x40021000
 800060c:	40010000 	.word	0x40010000

08000610 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b08a      	sub	sp, #40	; 0x28
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000618:	f107 0314 	add.w	r3, r7, #20
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a1c      	ldr	r2, [pc, #112]	; (800069c <HAL_SPI_MspInit+0x8c>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d131      	bne.n	8000694 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000630:	4b1b      	ldr	r3, [pc, #108]	; (80006a0 <HAL_SPI_MspInit+0x90>)
 8000632:	699b      	ldr	r3, [r3, #24]
 8000634:	4a1a      	ldr	r2, [pc, #104]	; (80006a0 <HAL_SPI_MspInit+0x90>)
 8000636:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800063a:	6193      	str	r3, [r2, #24]
 800063c:	4b18      	ldr	r3, [pc, #96]	; (80006a0 <HAL_SPI_MspInit+0x90>)
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000644:	613b      	str	r3, [r7, #16]
 8000646:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000648:	4b15      	ldr	r3, [pc, #84]	; (80006a0 <HAL_SPI_MspInit+0x90>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	4a14      	ldr	r2, [pc, #80]	; (80006a0 <HAL_SPI_MspInit+0x90>)
 800064e:	f043 0308 	orr.w	r3, r3, #8
 8000652:	6193      	str	r3, [r2, #24]
 8000654:	4b12      	ldr	r3, [pc, #72]	; (80006a0 <HAL_SPI_MspInit+0x90>)
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	f003 0308 	and.w	r3, r3, #8
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8000660:	2328      	movs	r3, #40	; 0x28
 8000662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000664:	2302      	movs	r3, #2
 8000666:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000668:	2303      	movs	r3, #3
 800066a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800066c:	f107 0314 	add.w	r3, r7, #20
 8000670:	4619      	mov	r1, r3
 8000672:	480c      	ldr	r0, [pc, #48]	; (80006a4 <HAL_SPI_MspInit+0x94>)
 8000674:	f001 f998 	bl	80019a8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8000678:	4b0b      	ldr	r3, [pc, #44]	; (80006a8 <HAL_SPI_MspInit+0x98>)
 800067a:	685b      	ldr	r3, [r3, #4]
 800067c:	627b      	str	r3, [r7, #36]	; 0x24
 800067e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000680:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000684:	627b      	str	r3, [r7, #36]	; 0x24
 8000686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	627b      	str	r3, [r7, #36]	; 0x24
 800068e:	4a06      	ldr	r2, [pc, #24]	; (80006a8 <HAL_SPI_MspInit+0x98>)
 8000690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000692:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000694:	bf00      	nop
 8000696:	3728      	adds	r7, #40	; 0x28
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	40013000 	.word	0x40013000
 80006a0:	40021000 	.word	0x40021000
 80006a4:	40010c00 	.word	0x40010c00
 80006a8:	40010000 	.word	0x40010000

080006ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b088      	sub	sp, #32
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b4:	f107 0310 	add.w	r3, r7, #16
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a2f      	ldr	r2, [pc, #188]	; (8000784 <HAL_UART_MspInit+0xd8>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d157      	bne.n	800077c <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80006cc:	4b2e      	ldr	r3, [pc, #184]	; (8000788 <HAL_UART_MspInit+0xdc>)
 80006ce:	69db      	ldr	r3, [r3, #28]
 80006d0:	4a2d      	ldr	r2, [pc, #180]	; (8000788 <HAL_UART_MspInit+0xdc>)
 80006d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006d6:	61d3      	str	r3, [r2, #28]
 80006d8:	4b2b      	ldr	r3, [pc, #172]	; (8000788 <HAL_UART_MspInit+0xdc>)
 80006da:	69db      	ldr	r3, [r3, #28]
 80006dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e4:	4b28      	ldr	r3, [pc, #160]	; (8000788 <HAL_UART_MspInit+0xdc>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	4a27      	ldr	r2, [pc, #156]	; (8000788 <HAL_UART_MspInit+0xdc>)
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	6193      	str	r3, [r2, #24]
 80006f0:	4b25      	ldr	r3, [pc, #148]	; (8000788 <HAL_UART_MspInit+0xdc>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	f003 0308 	and.w	r3, r3, #8
 80006f8:	60bb      	str	r3, [r7, #8]
 80006fa:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000700:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000702:	2302      	movs	r3, #2
 8000704:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000706:	2303      	movs	r3, #3
 8000708:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800070a:	f107 0310 	add.w	r3, r7, #16
 800070e:	4619      	mov	r1, r3
 8000710:	481e      	ldr	r0, [pc, #120]	; (800078c <HAL_UART_MspInit+0xe0>)
 8000712:	f001 f949 	bl	80019a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000716:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800071a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000724:	f107 0310 	add.w	r3, r7, #16
 8000728:	4619      	mov	r1, r3
 800072a:	4818      	ldr	r0, [pc, #96]	; (800078c <HAL_UART_MspInit+0xe0>)
 800072c:	f001 f93c 	bl	80019a8 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000730:	4b17      	ldr	r3, [pc, #92]	; (8000790 <HAL_UART_MspInit+0xe4>)
 8000732:	4a18      	ldr	r2, [pc, #96]	; (8000794 <HAL_UART_MspInit+0xe8>)
 8000734:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000736:	4b16      	ldr	r3, [pc, #88]	; (8000790 <HAL_UART_MspInit+0xe4>)
 8000738:	2200      	movs	r2, #0
 800073a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800073c:	4b14      	ldr	r3, [pc, #80]	; (8000790 <HAL_UART_MspInit+0xe4>)
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000742:	4b13      	ldr	r3, [pc, #76]	; (8000790 <HAL_UART_MspInit+0xe4>)
 8000744:	2280      	movs	r2, #128	; 0x80
 8000746:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000748:	4b11      	ldr	r3, [pc, #68]	; (8000790 <HAL_UART_MspInit+0xe4>)
 800074a:	2200      	movs	r2, #0
 800074c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800074e:	4b10      	ldr	r3, [pc, #64]	; (8000790 <HAL_UART_MspInit+0xe4>)
 8000750:	2200      	movs	r2, #0
 8000752:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8000754:	4b0e      	ldr	r3, [pc, #56]	; (8000790 <HAL_UART_MspInit+0xe4>)
 8000756:	2220      	movs	r2, #32
 8000758:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800075a:	4b0d      	ldr	r3, [pc, #52]	; (8000790 <HAL_UART_MspInit+0xe4>)
 800075c:	2200      	movs	r2, #0
 800075e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000760:	480b      	ldr	r0, [pc, #44]	; (8000790 <HAL_UART_MspInit+0xe4>)
 8000762:	f000 ff33 	bl	80015cc <HAL_DMA_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 800076c:	f7ff ff18 	bl	80005a0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a07      	ldr	r2, [pc, #28]	; (8000790 <HAL_UART_MspInit+0xe4>)
 8000774:	639a      	str	r2, [r3, #56]	; 0x38
 8000776:	4a06      	ldr	r2, [pc, #24]	; (8000790 <HAL_UART_MspInit+0xe4>)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800077c:	bf00      	nop
 800077e:	3720      	adds	r7, #32
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40004800 	.word	0x40004800
 8000788:	40021000 	.word	0x40021000
 800078c:	40010c00 	.word	0x40010c00
 8000790:	200003fc 	.word	0x200003fc
 8000794:	40020030 	.word	0x40020030

08000798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800079c:	e7fe      	b.n	800079c <NMI_Handler+0x4>

0800079e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800079e:	b480      	push	{r7}
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007a2:	e7fe      	b.n	80007a2 <HardFault_Handler+0x4>

080007a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <MemManage_Handler+0x4>

080007aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ae:	e7fe      	b.n	80007ae <BusFault_Handler+0x4>

080007b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007b4:	e7fe      	b.n	80007b4 <UsageFault_Handler+0x4>

080007b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007b6:	b480      	push	{r7}
 80007b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ba:	bf00      	nop
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr

080007c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007c2:	b480      	push	{r7}
 80007c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007c6:	bf00      	nop
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bc80      	pop	{r7}
 80007cc:	4770      	bx	lr

080007ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ce:	b480      	push	{r7}
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007d2:	bf00      	nop
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bc80      	pop	{r7}
 80007d8:	4770      	bx	lr

080007da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007da:	b580      	push	{r7, lr}
 80007dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007de:	f000 fda7 	bl	8001330 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80007ec:	4802      	ldr	r0, [pc, #8]	; (80007f8 <DMA1_Channel3_IRQHandler+0x10>)
 80007ee:	f000 ffa7 	bl	8001740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80007f2:	bf00      	nop
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	200003fc 	.word	0x200003fc

080007fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b086      	sub	sp, #24
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000804:	4a14      	ldr	r2, [pc, #80]	; (8000858 <_sbrk+0x5c>)
 8000806:	4b15      	ldr	r3, [pc, #84]	; (800085c <_sbrk+0x60>)
 8000808:	1ad3      	subs	r3, r2, r3
 800080a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000810:	4b13      	ldr	r3, [pc, #76]	; (8000860 <_sbrk+0x64>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d102      	bne.n	800081e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000818:	4b11      	ldr	r3, [pc, #68]	; (8000860 <_sbrk+0x64>)
 800081a:	4a12      	ldr	r2, [pc, #72]	; (8000864 <_sbrk+0x68>)
 800081c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800081e:	4b10      	ldr	r3, [pc, #64]	; (8000860 <_sbrk+0x64>)
 8000820:	681a      	ldr	r2, [r3, #0]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4413      	add	r3, r2
 8000826:	693a      	ldr	r2, [r7, #16]
 8000828:	429a      	cmp	r2, r3
 800082a:	d207      	bcs.n	800083c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800082c:	f002 fb66 	bl	8002efc <__errno>
 8000830:	4603      	mov	r3, r0
 8000832:	220c      	movs	r2, #12
 8000834:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000836:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800083a:	e009      	b.n	8000850 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800083c:	4b08      	ldr	r3, [pc, #32]	; (8000860 <_sbrk+0x64>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000842:	4b07      	ldr	r3, [pc, #28]	; (8000860 <_sbrk+0x64>)
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4413      	add	r3, r2
 800084a:	4a05      	ldr	r2, [pc, #20]	; (8000860 <_sbrk+0x64>)
 800084c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800084e:	68fb      	ldr	r3, [r7, #12]
}
 8000850:	4618      	mov	r0, r3
 8000852:	3718      	adds	r7, #24
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20005000 	.word	0x20005000
 800085c:	00000400 	.word	0x00000400
 8000860:	2000206c 	.word	0x2000206c
 8000864:	20002088 	.word	0x20002088

08000868 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800086c:	bf00      	nop
 800086e:	46bd      	mov	sp, r7
 8000870:	bc80      	pop	{r7}
 8000872:	4770      	bx	lr

08000874 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000874:	480c      	ldr	r0, [pc, #48]	; (80008a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000876:	490d      	ldr	r1, [pc, #52]	; (80008ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000878:	4a0d      	ldr	r2, [pc, #52]	; (80008b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800087a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800087c:	e002      	b.n	8000884 <LoopCopyDataInit>

0800087e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800087e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000880:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000882:	3304      	adds	r3, #4

08000884 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000884:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000886:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000888:	d3f9      	bcc.n	800087e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800088a:	4a0a      	ldr	r2, [pc, #40]	; (80008b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800088c:	4c0a      	ldr	r4, [pc, #40]	; (80008b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800088e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000890:	e001      	b.n	8000896 <LoopFillZerobss>

08000892 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000892:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000894:	3204      	adds	r2, #4

08000896 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000896:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000898:	d3fb      	bcc.n	8000892 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800089a:	f7ff ffe5 	bl	8000868 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800089e:	f002 fb33 	bl	8002f08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008a2:	f7ff fc9f 	bl	80001e4 <main>
  bx lr
 80008a6:	4770      	bx	lr
  ldr r0, =_sdata
 80008a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008ac:	20000344 	.word	0x20000344
  ldr r2, =_sidata
 80008b0:	080038ec 	.word	0x080038ec
  ldr r2, =_sbss
 80008b4:	20000344 	.word	0x20000344
  ldr r4, =_ebss
 80008b8:	20002084 	.word	0x20002084

080008bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008bc:	e7fe      	b.n	80008bc <ADC1_2_IRQHandler>

080008be <Commander_Init>:

#include "stm32f1xx_hal.h"
#include "commander.h"
#include <string.h>

void Commander_Init(Commander_HandleTypeDef *hcommander, UART_HandleTypeDef *huart, DMA_HandleTypeDef *hdma_uart_rx, void (*command_callback)(Command command)) {
 80008be:	b480      	push	{r7}
 80008c0:	b085      	sub	sp, #20
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	60f8      	str	r0, [r7, #12]
 80008c6:	60b9      	str	r1, [r7, #8]
 80008c8:	607a      	str	r2, [r7, #4]
 80008ca:	603b      	str	r3, [r7, #0]
	hcommander->huart = huart;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	68ba      	ldr	r2, [r7, #8]
 80008d0:	601a      	str	r2, [r3, #0]
	hcommander->hdma_uart_rx = hdma_uart_rx;
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	687a      	ldr	r2, [r7, #4]
 80008d6:	605a      	str	r2, [r3, #4]
	hcommander->command_index = 0;
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	2200      	movs	r2, #0
 80008dc:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
	hcommander->commands_to_handle = 0;
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	2200      	movs	r2, #0
 80008e4:	f883 294d 	strb.w	r2, [r3, #2381]	; 0x94d
	hcommander->counter = 0;
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	2200      	movs	r2, #0
 80008ec:	f8c3 2950 	str.w	r2, [r3, #2384]	; 0x950
	hcommander->command_callback = command_callback;
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	683a      	ldr	r2, [r7, #0]
 80008f4:	f8c3 2954 	str.w	r2, [r3, #2388]	; 0x954
}
 80008f8:	bf00      	nop
 80008fa:	3714      	adds	r7, #20
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr

08000902 <Commander_Start>:

void Commander_Start(Commander_HandleTypeDef *hcommander) {
 8000902:	b580      	push	{r7, lr}
 8000904:	b082      	sub	sp, #8
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(hcommander->huart, hcommander->uart_rx_buffer, COMMAND_BYTESIZE * 2);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	6818      	ldr	r0, [r3, #0]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	3308      	adds	r3, #8
 8000912:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000916:	4619      	mov	r1, r3
 8000918:	f002 f8c7 	bl	8002aaa <HAL_UART_Receive_DMA>
}
 800091c:	bf00      	nop
 800091e:	3708      	adds	r7, #8
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <Commander_Process>:
void Commander_Send(Commander_HandleTypeDef *hcommander, Command *command) {
	//HAL_StatusTypeDef status;
	/*status = */HAL_UART_Transmit(hcommander->huart, (uint8_t *)command, COMMAND_BYTESIZE, 1000);
}

void Commander_Process(Commander_HandleTypeDef *hcommander) {
 8000924:	b5b0      	push	{r4, r5, r7, lr}
 8000926:	b0a2      	sub	sp, #136	; 0x88
 8000928:	af1e      	add	r7, sp, #120	; 0x78
 800092a:	6078      	str	r0, [r7, #4]
	while (hcommander->commands_to_handle) {
 800092c:	e039      	b.n	80009a2 <Commander_Process+0x7e>
		uint8_t index = (hcommander->command_index + hcommander->commands_to_handle) % COMMANDS_COUNT;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	f893 294c 	ldrb.w	r2, [r3, #2380]	; 0x94c
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f893 394d 	ldrb.w	r3, [r3, #2381]	; 0x94d
 800093a:	4413      	add	r3, r2
 800093c:	b2db      	uxtb	r3, r3
 800093e:	f003 030f 	and.w	r3, r3, #15
 8000942:	73fb      	strb	r3, [r7, #15]
		hcommander->command_index++;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	f893 394c 	ldrb.w	r3, [r3, #2380]	; 0x94c
 800094a:	3301      	adds	r3, #1
 800094c:	b2da      	uxtb	r2, r3
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
		hcommander->command_index %= COMMANDS_COUNT;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	f893 394c 	ldrb.w	r3, [r3, #2380]	; 0x94c
 800095a:	f003 030f 	and.w	r3, r3, #15
 800095e:	b2da      	uxtb	r2, r3
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
		hcommander->commands_to_handle--;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f893 394d 	ldrb.w	r3, [r3, #2381]	; 0x94d
 800096c:	3b01      	subs	r3, #1
 800096e:	b2da      	uxtb	r2, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	f883 294d 	strb.w	r2, [r3, #2381]	; 0x94d
		hcommander->command_callback(hcommander->command_buffer[index]);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	f8d3 5954 	ldr.w	r5, [r3, #2388]	; 0x954
 800097c:	7bfa      	ldrb	r2, [r7, #15]
 800097e:	6879      	ldr	r1, [r7, #4]
 8000980:	4613      	mov	r3, r2
 8000982:	015b      	lsls	r3, r3, #5
 8000984:	4413      	add	r3, r2
 8000986:	009b      	lsls	r3, r3, #2
 8000988:	440b      	add	r3, r1
 800098a:	f503 7484 	add.w	r4, r3, #264	; 0x108
 800098e:	4668      	mov	r0, sp
 8000990:	f104 0314 	add.w	r3, r4, #20
 8000994:	2274      	movs	r2, #116	; 0x74
 8000996:	4619      	mov	r1, r3
 8000998:	f002 fada 	bl	8002f50 <memcpy>
 800099c:	1d23      	adds	r3, r4, #4
 800099e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009a0:	47a8      	blx	r5
	while (hcommander->commands_to_handle) {
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	f893 394d 	ldrb.w	r3, [r3, #2381]	; 0x94d
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d1c0      	bne.n	800092e <Commander_Process+0xa>
	}
}
 80009ac:	bf00      	nop
 80009ae:	bf00      	nop
 80009b0:	3710      	adds	r7, #16
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bdb0      	pop	{r4, r5, r7, pc}

080009b6 <Commander_Enqueue>:

void Commander_Enqueue(Commander_HandleTypeDef *hcommander, Command *command) {
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b084      	sub	sp, #16
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
 80009be:	6039      	str	r1, [r7, #0]
	uint8_t index = (hcommander->command_index + hcommander->commands_to_handle) % COMMANDS_COUNT;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	f893 294c 	ldrb.w	r2, [r3, #2380]	; 0x94c
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	f893 394d 	ldrb.w	r3, [r3, #2381]	; 0x94d
 80009cc:	4413      	add	r3, r2
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	f003 030f 	and.w	r3, r3, #15
 80009d4:	73fb      	strb	r3, [r7, #15]
	memcpy(hcommander->command_buffer + index, command, COMMAND_BYTESIZE);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	f503 7186 	add.w	r1, r3, #268	; 0x10c
 80009dc:	7bfa      	ldrb	r2, [r7, #15]
 80009de:	4613      	mov	r3, r2
 80009e0:	015b      	lsls	r3, r3, #5
 80009e2:	4413      	add	r3, r2
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	440b      	add	r3, r1
 80009e8:	2282      	movs	r2, #130	; 0x82
 80009ea:	6839      	ldr	r1, [r7, #0]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f002 faaf 	bl	8002f50 <memcpy>
	hcommander->commands_to_handle++;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f893 394d 	ldrb.w	r3, [r3, #2381]	; 0x94d
 80009f8:	3301      	adds	r3, #1
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	f883 294d 	strb.w	r2, [r3, #2381]	; 0x94d
	hcommander->counter++;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	f8d3 3950 	ldr.w	r3, [r3, #2384]	; 0x950
 8000a08:	1c5a      	adds	r2, r3, #1
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	f8c3 2950 	str.w	r2, [r3, #2384]	; 0x950
}
 8000a10:	bf00      	nop
 8000a12:	3710      	adds	r7, #16
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <_EPD_Reset>:

uint8_t WS_20_30[159] = { 0x80,0x66,0x0,0x0,0x0,0x0,0x0,0x0,0x40,0x0,0x0,0x0,0x10,0x66,0x0,0x0,0x0,0x0,0x0,0x0,0x20,0x0,0x0,0x0,0x80,0x66,0x0,0x0,0x0,0x0,0x0,0x0,0x40,0x0,0x0,0x0,0x10,0x66,0x0,0x0,0x0,0x0,0x0,0x0,0x20,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x14,0x8,0x0,0x0,0x0,0x0,0x1,0xA,0xA,0x0,0xA,0xA,0x0,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x14,0x8,0x0,0x1,0x0,0x0,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x44,0x44,0x44,0x44,0x44,0x44,0x0,0x0,0x0,0x22,0x17,0x41,0x0,0x32,0x36 };

extern SPI_HandleTypeDef hspi1;

static void _EPD_Reset(void) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_SET);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a22:	480d      	ldr	r0, [pc, #52]	; (8000a58 <_EPD_Reset+0x40>)
 8000a24:	f001 f95b 	bl	8001cde <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000a28:	2064      	movs	r0, #100	; 0x64
 8000a2a:	f000 fc9d 	bl	8001368 <HAL_Delay>
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a34:	4808      	ldr	r0, [pc, #32]	; (8000a58 <_EPD_Reset+0x40>)
 8000a36:	f001 f952 	bl	8001cde <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8000a3a:	2002      	movs	r0, #2
 8000a3c:	f000 fc94 	bl	8001368 <HAL_Delay>
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_SET);
 8000a40:	2201      	movs	r2, #1
 8000a42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a46:	4804      	ldr	r0, [pc, #16]	; (8000a58 <_EPD_Reset+0x40>)
 8000a48:	f001 f949 	bl	8001cde <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000a4c:	2064      	movs	r0, #100	; 0x64
 8000a4e:	f000 fc8b 	bl	8001368 <HAL_Delay>
}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40010c00 	.word	0x40010c00

08000a5c <_EPD_SendCommand>:

static void _EPD_SendCommand(uint8_t reg) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(EPD_DC_GPIO_Port, EPD_DC_Pin, GPIO_PIN_RESET);
 8000a66:	2200      	movs	r2, #0
 8000a68:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a6c:	480c      	ldr	r0, [pc, #48]	; (8000aa0 <_EPD_SendCommand+0x44>)
 8000a6e:	f001 f936 	bl	8001cde <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8000a72:	2200      	movs	r2, #0
 8000a74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a78:	480a      	ldr	r0, [pc, #40]	; (8000aa4 <_EPD_SendCommand+0x48>)
 8000a7a:	f001 f930 	bl	8001cde <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &reg, 1, 1000);
 8000a7e:	1df9      	adds	r1, r7, #7
 8000a80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a84:	2201      	movs	r2, #1
 8000a86:	4808      	ldr	r0, [pc, #32]	; (8000aa8 <_EPD_SendCommand+0x4c>)
 8000a88:	f001 fde0 	bl	800264c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_SET);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a92:	4804      	ldr	r0, [pc, #16]	; (8000aa4 <_EPD_SendCommand+0x48>)
 8000a94:	f001 f923 	bl	8001cde <HAL_GPIO_WritePin>
}
 8000a98:	bf00      	nop
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40010c00 	.word	0x40010c00
 8000aa4:	40010800 	.word	0x40010800
 8000aa8:	20000360 	.word	0x20000360

08000aac <_EPD_SendData>:

static void _EPD_SendData(uint8_t data) {
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(EPD_DC_GPIO_Port, EPD_DC_Pin, GPIO_PIN_SET);
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000abc:	480c      	ldr	r0, [pc, #48]	; (8000af0 <_EPD_SendData+0x44>)
 8000abe:	f001 f90e 	bl	8001cde <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ac8:	480a      	ldr	r0, [pc, #40]	; (8000af4 <_EPD_SendData+0x48>)
 8000aca:	f001 f908 	bl	8001cde <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8000ace:	1df9      	adds	r1, r7, #7
 8000ad0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	4808      	ldr	r0, [pc, #32]	; (8000af8 <_EPD_SendData+0x4c>)
 8000ad8:	f001 fdb8 	bl	800264c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_SET);
 8000adc:	2201      	movs	r2, #1
 8000ade:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ae2:	4804      	ldr	r0, [pc, #16]	; (8000af4 <_EPD_SendData+0x48>)
 8000ae4:	f001 f8fb 	bl	8001cde <HAL_GPIO_WritePin>
}
 8000ae8:	bf00      	nop
 8000aea:	3708      	adds	r7, #8
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	40010c00 	.word	0x40010c00
 8000af4:	40010800 	.word	0x40010800
 8000af8:	20000360 	.word	0x20000360

08000afc <_EPD_ReadBusy>:
	for(uint8_t i = 0; i < count; i++) {
		_EPD_SendData(array[i]);
	}
}

void _EPD_ReadBusy(void) {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
	while(1) {
		if(HAL_GPIO_ReadPin(EPD_BUSY_GPIO_Port, EPD_BUSY_Pin) == GPIO_PIN_RESET)
 8000b00:	2110      	movs	r1, #16
 8000b02:	4806      	ldr	r0, [pc, #24]	; (8000b1c <_EPD_ReadBusy+0x20>)
 8000b04:	f001 f8d4 	bl	8001cb0 <HAL_GPIO_ReadPin>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d003      	beq.n	8000b16 <_EPD_ReadBusy+0x1a>
			break;
		HAL_Delay(1);
 8000b0e:	2001      	movs	r0, #1
 8000b10:	f000 fc2a 	bl	8001368 <HAL_Delay>
		if(HAL_GPIO_ReadPin(EPD_BUSY_GPIO_Port, EPD_BUSY_Pin) == GPIO_PIN_RESET)
 8000b14:	e7f4      	b.n	8000b00 <_EPD_ReadBusy+0x4>
			break;
 8000b16:	bf00      	nop
	}
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40010c00 	.word	0x40010c00

08000b20 <_EPD_LUT>:

static void _EPD_LUT(uint8_t *lut) {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
	uint8_t count;
	_EPD_SendCommand(0x32);
 8000b28:	2032      	movs	r0, #50	; 0x32
 8000b2a:	f7ff ff97 	bl	8000a5c <_EPD_SendCommand>
	for(count=0; count<153; count++)
 8000b2e:	2300      	movs	r3, #0
 8000b30:	73fb      	strb	r3, [r7, #15]
 8000b32:	e009      	b.n	8000b48 <_EPD_LUT+0x28>
		_EPD_SendData(lut[count]);
 8000b34:	7bfb      	ldrb	r3, [r7, #15]
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	4413      	add	r3, r2
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff ffb5 	bl	8000aac <_EPD_SendData>
	for(count=0; count<153; count++)
 8000b42:	7bfb      	ldrb	r3, [r7, #15]
 8000b44:	3301      	adds	r3, #1
 8000b46:	73fb      	strb	r3, [r7, #15]
 8000b48:	7bfb      	ldrb	r3, [r7, #15]
 8000b4a:	2b98      	cmp	r3, #152	; 0x98
 8000b4c:	d9f2      	bls.n	8000b34 <_EPD_LUT+0x14>
	_EPD_ReadBusy();
 8000b4e:	f7ff ffd5 	bl	8000afc <_EPD_ReadBusy>
}
 8000b52:	bf00      	nop
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}

08000b5a <_EPD_LUT_by_host>:

static void _EPD_LUT_by_host(uint8_t *lut) {
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	b082      	sub	sp, #8
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	6078      	str	r0, [r7, #4]
	_EPD_LUT((uint8_t *)lut);			//lut
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff ffdc 	bl	8000b20 <_EPD_LUT>
	_EPD_SendCommand(0x3f);
 8000b68:	203f      	movs	r0, #63	; 0x3f
 8000b6a:	f7ff ff77 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(*(lut+153));
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	3399      	adds	r3, #153	; 0x99
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff ff99 	bl	8000aac <_EPD_SendData>
	_EPD_SendCommand(0x03);	// gate voltage
 8000b7a:	2003      	movs	r0, #3
 8000b7c:	f7ff ff6e 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(*(lut+154));
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	339a      	adds	r3, #154	; 0x9a
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff ff90 	bl	8000aac <_EPD_SendData>
	_EPD_SendCommand(0x04);	// source voltage
 8000b8c:	2004      	movs	r0, #4
 8000b8e:	f7ff ff65 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(*(lut+155));	// VSH
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	339b      	adds	r3, #155	; 0x9b
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff ff87 	bl	8000aac <_EPD_SendData>
	_EPD_SendData(*(lut+156));	// VSH2
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	339c      	adds	r3, #156	; 0x9c
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff ff81 	bl	8000aac <_EPD_SendData>
	_EPD_SendData(*(lut+157));	// VSL
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	339d      	adds	r3, #157	; 0x9d
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff ff7b 	bl	8000aac <_EPD_SendData>
	_EPD_SendCommand(0x2c);		// VCOM
 8000bb6:	202c      	movs	r0, #44	; 0x2c
 8000bb8:	f7ff ff50 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(*(lut+158));
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	339e      	adds	r3, #158	; 0x9e
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f7ff ff72 	bl	8000aac <_EPD_SendData>
}
 8000bc8:	bf00      	nop
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <_EPD_TurnOnDisplay>:

static void _EPD_TurnOnDisplay(void) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
	_EPD_SendCommand(0x22); //Display Update Control
 8000bd4:	2022      	movs	r0, #34	; 0x22
 8000bd6:	f7ff ff41 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(0xc7);
 8000bda:	20c7      	movs	r0, #199	; 0xc7
 8000bdc:	f7ff ff66 	bl	8000aac <_EPD_SendData>
	_EPD_SendCommand(0x20); //Activate Display Update Sequence
 8000be0:	2020      	movs	r0, #32
 8000be2:	f7ff ff3b 	bl	8000a5c <_EPD_SendCommand>
	_EPD_ReadBusy();
 8000be6:	f7ff ff89 	bl	8000afc <_EPD_ReadBusy>
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}

08000bee <_EPD_SetWindows>:
	_EPD_SendData(0x0F);
	_EPD_SendCommand(0x20); //Activate Display Update Sequence
	_EPD_ReadBusy();
}

static void _EPD_SetWindows(uint16_t Xstart, uint16_t Ystart, uint16_t Xend, uint16_t Yend) {
 8000bee:	b590      	push	{r4, r7, lr}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	4608      	mov	r0, r1
 8000bf8:	4611      	mov	r1, r2
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	4623      	mov	r3, r4
 8000bfe:	80fb      	strh	r3, [r7, #6]
 8000c00:	4603      	mov	r3, r0
 8000c02:	80bb      	strh	r3, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	807b      	strh	r3, [r7, #2]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	803b      	strh	r3, [r7, #0]
	_EPD_SendCommand(0x44); // SET_RAM_X_ADDRESS_START_END_POSITION
 8000c0c:	2044      	movs	r0, #68	; 0x44
 8000c0e:	f7ff ff25 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData((Xstart>>3) & 0xFF);
 8000c12:	88fb      	ldrh	r3, [r7, #6]
 8000c14:	08db      	lsrs	r3, r3, #3
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff ff46 	bl	8000aac <_EPD_SendData>
	_EPD_SendData((Xend>>3) & 0xFF);
 8000c20:	887b      	ldrh	r3, [r7, #2]
 8000c22:	08db      	lsrs	r3, r3, #3
 8000c24:	b29b      	uxth	r3, r3
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff ff3f 	bl	8000aac <_EPD_SendData>

	_EPD_SendCommand(0x45); // SET_RAM_Y_ADDRESS_START_END_POSITION
 8000c2e:	2045      	movs	r0, #69	; 0x45
 8000c30:	f7ff ff14 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(Ystart & 0xFF);
 8000c34:	88bb      	ldrh	r3, [r7, #4]
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f7ff ff37 	bl	8000aac <_EPD_SendData>
	_EPD_SendData((Ystart >> 8) & 0xFF);
 8000c3e:	88bb      	ldrh	r3, [r7, #4]
 8000c40:	0a1b      	lsrs	r3, r3, #8
 8000c42:	b29b      	uxth	r3, r3
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff ff30 	bl	8000aac <_EPD_SendData>
	_EPD_SendData(Yend & 0xFF);
 8000c4c:	883b      	ldrh	r3, [r7, #0]
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff ff2b 	bl	8000aac <_EPD_SendData>
	_EPD_SendData((Yend >> 8) & 0xFF);
 8000c56:	883b      	ldrh	r3, [r7, #0]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff ff24 	bl	8000aac <_EPD_SendData>
}
 8000c64:	bf00      	nop
 8000c66:	370c      	adds	r7, #12
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd90      	pop	{r4, r7, pc}

08000c6c <_EPD_SetCursor>:

static void _EPD_SetCursor(uint16_t Xstart, uint16_t Ystart) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	460a      	mov	r2, r1
 8000c76:	80fb      	strh	r3, [r7, #6]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	80bb      	strh	r3, [r7, #4]
	_EPD_SendCommand(0x4E); // SET_RAM_X_ADDRESS_COUNTER
 8000c7c:	204e      	movs	r0, #78	; 0x4e
 8000c7e:	f7ff feed 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(Xstart & 0xFF);
 8000c82:	88fb      	ldrh	r3, [r7, #6]
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff ff10 	bl	8000aac <_EPD_SendData>

	_EPD_SendCommand(0x4F); // SET_RAM_Y_ADDRESS_COUNTER
 8000c8c:	204f      	movs	r0, #79	; 0x4f
 8000c8e:	f7ff fee5 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(Ystart & 0xFF);
 8000c92:	88bb      	ldrh	r3, [r7, #4]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff ff08 	bl	8000aac <_EPD_SendData>
	_EPD_SendData((Ystart >> 8) & 0xFF);
 8000c9c:	88bb      	ldrh	r3, [r7, #4]
 8000c9e:	0a1b      	lsrs	r3, r3, #8
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f7ff ff01 	bl	8000aac <_EPD_SendData>
}
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
	...

08000cb4 <EPD_Init>:
		}
	}
}


void EPD_Init(EPD_HandleTypeDef *hepd) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]

	// start phase 0
	//hepd->state = INIT_STATE;
	//hepd->phase = 0;
	HAL_GPIO_WritePin(EPD_DC_GPIO_Port, EPD_DC_Pin, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cc2:	4825      	ldr	r0, [pc, #148]	; (8000d58 <EPD_Init+0xa4>)
 8000cc4:	f001 f80b 	bl	8001cde <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cce:	4823      	ldr	r0, [pc, #140]	; (8000d5c <EPD_Init+0xa8>)
 8000cd0:	f001 f805 	bl	8001cde <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_SET);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cda:	481f      	ldr	r0, [pc, #124]	; (8000d58 <EPD_Init+0xa4>)
 8000cdc:	f000 ffff 	bl	8001cde <HAL_GPIO_WritePin>
	_EPD_Reset();
 8000ce0:	f7ff fe9a 	bl	8000a18 <_EPD_Reset>
	HAL_Delay(100);
 8000ce4:	2064      	movs	r0, #100	; 0x64
 8000ce6:	f000 fb3f 	bl	8001368 <HAL_Delay>
	// end phase 0

	_EPD_ReadBusy();
 8000cea:	f7ff ff07 	bl	8000afc <_EPD_ReadBusy>

	// start phase 1
	_EPD_SendCommand(0x12);  //SWRESET
 8000cee:	2012      	movs	r0, #18
 8000cf0:	f7ff feb4 	bl	8000a5c <_EPD_SendCommand>
	// end phase 1

	_EPD_ReadBusy();
 8000cf4:	f7ff ff02 	bl	8000afc <_EPD_ReadBusy>

	_EPD_SendCommand(0x01); //Driver output control
 8000cf8:	2001      	movs	r0, #1
 8000cfa:	f7ff feaf 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(0x27);
 8000cfe:	2027      	movs	r0, #39	; 0x27
 8000d00:	f7ff fed4 	bl	8000aac <_EPD_SendData>
	_EPD_SendData(0x01);
 8000d04:	2001      	movs	r0, #1
 8000d06:	f7ff fed1 	bl	8000aac <_EPD_SendData>
	_EPD_SendData(0x00);
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f7ff fece 	bl	8000aac <_EPD_SendData>

	_EPD_SendCommand(0x11); //data entry mode
 8000d10:	2011      	movs	r0, #17
 8000d12:	f7ff fea3 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(0x03);
 8000d16:	2003      	movs	r0, #3
 8000d18:	f7ff fec8 	bl	8000aac <_EPD_SendData>

	_EPD_SetWindows(0, 0, EPD_WIDTH-1, EPD_HEIGHT-1);
 8000d1c:	f240 1327 	movw	r3, #295	; 0x127
 8000d20:	227f      	movs	r2, #127	; 0x7f
 8000d22:	2100      	movs	r1, #0
 8000d24:	2000      	movs	r0, #0
 8000d26:	f7ff ff62 	bl	8000bee <_EPD_SetWindows>

	_EPD_SendCommand(0x21); //  Display update control
 8000d2a:	2021      	movs	r0, #33	; 0x21
 8000d2c:	f7ff fe96 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(0x00);
 8000d30:	2000      	movs	r0, #0
 8000d32:	f7ff febb 	bl	8000aac <_EPD_SendData>
	_EPD_SendData(0x80);
 8000d36:	2080      	movs	r0, #128	; 0x80
 8000d38:	f7ff feb8 	bl	8000aac <_EPD_SendData>

	_EPD_SetCursor(0, 0);
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	2000      	movs	r0, #0
 8000d40:	f7ff ff94 	bl	8000c6c <_EPD_SetCursor>
	_EPD_ReadBusy();
 8000d44:	f7ff feda 	bl	8000afc <_EPD_ReadBusy>

	_EPD_LUT_by_host(WS_20_30);
 8000d48:	4805      	ldr	r0, [pc, #20]	; (8000d60 <EPD_Init+0xac>)
 8000d4a:	f7ff ff06 	bl	8000b5a <_EPD_LUT_by_host>
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40010c00 	.word	0x40010c00
 8000d5c:	40010800 	.word	0x40010800
 8000d60:	20000034 	.word	0x20000034

08000d64 <EPD_Clear>:

void EPD_Clear(EPD_HandleTypeDef *hepd) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	uint16_t i;
	_EPD_SendCommand(0x24);   //write RAM for black(0)/white (1)
 8000d6c:	2024      	movs	r0, #36	; 0x24
 8000d6e:	f7ff fe75 	bl	8000a5c <_EPD_SendCommand>
	for(i = 0; i < EPD_BYTES; i++) {
 8000d72:	2300      	movs	r3, #0
 8000d74:	81fb      	strh	r3, [r7, #14]
 8000d76:	e005      	b.n	8000d84 <EPD_Clear+0x20>
		_EPD_SendData(0xff);
 8000d78:	20ff      	movs	r0, #255	; 0xff
 8000d7a:	f7ff fe97 	bl	8000aac <_EPD_SendData>
	for(i = 0; i < EPD_BYTES; i++) {
 8000d7e:	89fb      	ldrh	r3, [r7, #14]
 8000d80:	3301      	adds	r3, #1
 8000d82:	81fb      	strh	r3, [r7, #14]
 8000d84:	89fb      	ldrh	r3, [r7, #14]
 8000d86:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 8000d8a:	d3f5      	bcc.n	8000d78 <EPD_Clear+0x14>
	}
	_EPD_TurnOnDisplay();
 8000d8c:	f7ff ff20 	bl	8000bd0 <_EPD_TurnOnDisplay>
}
 8000d90:	bf00      	nop
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <EPD_Display>:

void EPD_Display(EPD_HandleTypeDef *hepd) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
	uint16_t i;
	_EPD_SendCommand(0x24);   //write RAM for black(0)/white (1)
 8000da0:	2024      	movs	r0, #36	; 0x24
 8000da2:	f7ff fe5b 	bl	8000a5c <_EPD_SendCommand>
	for(i=0; i<EPD_BYTES; i++) {
 8000da6:	2300      	movs	r3, #0
 8000da8:	81fb      	strh	r3, [r7, #14]
 8000daa:	e009      	b.n	8000dc0 <EPD_Display+0x28>
		_EPD_SendData(hepd->image[i]);
 8000dac:	89fb      	ldrh	r3, [r7, #14]
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	4413      	add	r3, r2
 8000db2:	789b      	ldrb	r3, [r3, #2]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff fe79 	bl	8000aac <_EPD_SendData>
	for(i=0; i<EPD_BYTES; i++) {
 8000dba:	89fb      	ldrh	r3, [r7, #14]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	81fb      	strh	r3, [r7, #14]
 8000dc0:	89fb      	ldrh	r3, [r7, #14]
 8000dc2:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 8000dc6:	d3f1      	bcc.n	8000dac <EPD_Display+0x14>
	}
	_EPD_TurnOnDisplay();
 8000dc8:	f7ff ff02 	bl	8000bd0 <_EPD_TurnOnDisplay>
}
 8000dcc:	bf00      	nop
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <EPD_Sleep>:
		_EPD_SendData(hepd->image[i]);
	}
	_EPD_TurnOnDisplay_Partial();
}

void EPD_Sleep(EPD_HandleTypeDef *hepd) {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
	_EPD_SendCommand(0x10); //enter deep sleep
 8000ddc:	2010      	movs	r0, #16
 8000dde:	f7ff fe3d 	bl	8000a5c <_EPD_SendCommand>
	_EPD_SendData(0x01);
 8000de2:	2001      	movs	r0, #1
 8000de4:	f7ff fe62 	bl	8000aac <_EPD_SendData>
	HAL_Delay(100);
 8000de8:	2064      	movs	r0, #100	; 0x64
 8000dea:	f000 fabd 	bl	8001368 <HAL_Delay>
}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <read_font_pixel>:
#define CANVAS_WIDTH 128
#define CANVAS_HEIGHT 296

uint8_t font[516] = { 0x0, 0x18, 0x3C, 0x66, 0x66, 0x66, 0x7E, 0x66, 0x66, 0x66, 0x0, 0x0, 0x0, 0x7C, 0x66, 0x66, 0x66, 0x7C, 0x66, 0x66, 0x66, 0x7C, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x60, 0x60, 0x60, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x78, 0x6C, 0x66, 0x66, 0x66, 0x66, 0x66, 0x6C, 0x78, 0x0, 0x0, 0x0, 0x7E, 0x60, 0x60, 0x60, 0x78, 0x60, 0x60, 0x60, 0x7E, 0x0, 0x0, 0x0, 0x7E, 0x60, 0x60, 0x60, 0x78, 0x60, 0x60, 0x60, 0x60, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x60, 0x60, 0x6E, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x66, 0x66, 0x66, 0x66, 0x7E, 0x66, 0x66, 0x66, 0x66, 0x0, 0x0, 0x0, 0x3C, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x3C, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x66, 0x66, 0x6C, 0x6C, 0x78, 0x6C, 0x6C, 0x66, 0x66, 0x0, 0x0, 0x0, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x7E, 0x0, 0x0, 0x0, 0x63, 0x63, 0x77, 0x7F, 0x6B, 0x6B, 0x63, 0x63, 0x63, 0x0, 0x0, 0x0, 0x63, 0x63, 0x73, 0x7B, 0x6F, 0x67, 0x63, 0x63, 0x63, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x7C, 0x66, 0x66, 0x66, 0x7C, 0x60, 0x60, 0x60, 0x60, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x3C, 0xC, 0x6, 0x0, 0x7C, 0x66, 0x66, 0x66, 0x7C, 0x6C, 0x66, 0x66, 0x64, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x60, 0x30, 0x18, 0xC, 0x6, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x7E, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x0, 0x0, 0x0, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x3C, 0x18, 0x0, 0x0, 0x0, 0x63, 0x63, 0x63, 0x63, 0x6B, 0x6B, 0x36, 0x36, 0x36, 0x0, 0x0, 0x0, 0x66, 0x66, 0x34, 0x18, 0x18, 0x2C, 0x66, 0x66, 0x66, 0x0, 0x0, 0x0, 0x66, 0x66, 0x66, 0x66, 0x3C, 0x18, 0x18, 0x18, 0x18, 0x0, 0x0, 0x0, 0x7E, 0x6, 0x6, 0xC, 0x18, 0x30, 0x60, 0x60, 0x7E, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x6E, 0x6E, 0x66, 0x76, 0x76, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x6, 0xE, 0x3E, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x6, 0xC, 0x18, 0x30, 0x60, 0x7E, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x6, 0x1C, 0x6, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x30, 0x30, 0x36, 0x36, 0x36, 0x66, 0x7F, 0x6, 0x6, 0x0, 0x0, 0x0, 0x7E, 0x60, 0x60, 0x60, 0x7C, 0x6, 0x6, 0xC, 0x78, 0x0, 0x0, 0x0, 0x1C, 0x38, 0x30, 0x7C, 0x66, 0x66, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x7E, 0x6, 0xC, 0xC, 0x18, 0x18, 0x30, 0x30, 0x30, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x76, 0x3C, 0x6E, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x66, 0x66, 0x3E, 0xC, 0x1C, 0x38, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x38, 0x38, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x38, 0x38, 0x18, 0x30, 0x0, 0x0, 0x0, 0x18, 0x18, 0x7E, 0x18, 0x18, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x7E, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x6, 0xC, 0x18, 0x30, 0x60, 0x30, 0x18, 0xC, 0x6, 0x0, 0x0, 0x0, 0x60, 0x30, 0x18, 0xC, 0x6, 0xC, 0x18, 0x30, 0x60, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};

uint8_t read_font_pixel(uint8_t *image, uint16_t x, uint16_t y) {
 8000df6:	b480      	push	{r7}
 8000df8:	b085      	sub	sp, #20
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
 8000dfe:	460b      	mov	r3, r1
 8000e00:	807b      	strh	r3, [r7, #2]
 8000e02:	4613      	mov	r3, r2
 8000e04:	803b      	strh	r3, [r7, #0]
	uint16_t i = (x +  y * FONT_WIDTH) / 8;
 8000e06:	887a      	ldrh	r2, [r7, #2]
 8000e08:	883b      	ldrh	r3, [r7, #0]
 8000e0a:	00db      	lsls	r3, r3, #3
 8000e0c:	4413      	add	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	da00      	bge.n	8000e14 <read_font_pixel+0x1e>
 8000e12:	3307      	adds	r3, #7
 8000e14:	10db      	asrs	r3, r3, #3
 8000e16:	81fb      	strh	r3, [r7, #14]
	uint8_t pixel_group = image[i];
 8000e18:	89fb      	ldrh	r3, [r7, #14]
 8000e1a:	687a      	ldr	r2, [r7, #4]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	737b      	strb	r3, [r7, #13]
	return ((pixel_group >> (7 - x % 8)) & 0x01);
 8000e22:	7b7a      	ldrb	r2, [r7, #13]
 8000e24:	887b      	ldrh	r3, [r7, #2]
 8000e26:	43db      	mvns	r3, r3
 8000e28:	f003 0307 	and.w	r3, r3, #7
 8000e2c:	fa42 f303 	asr.w	r3, r2, r3
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	b2db      	uxtb	r3, r3
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3714      	adds	r7, #20
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr

08000e42 <toggle_single_pixel>:

void toggle_single_pixel(uint8_t *image, uint16_t x, uint16_t y) {
 8000e42:	b480      	push	{r7}
 8000e44:	b085      	sub	sp, #20
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	807b      	strh	r3, [r7, #2]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	803b      	strh	r3, [r7, #0]
	uint16_t i = (x +  y * CANVAS_WIDTH) / 8;
 8000e52:	887a      	ldrh	r2, [r7, #2]
 8000e54:	883b      	ldrh	r3, [r7, #0]
 8000e56:	01db      	lsls	r3, r3, #7
 8000e58:	4413      	add	r3, r2
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	da00      	bge.n	8000e60 <toggle_single_pixel+0x1e>
 8000e5e:	3307      	adds	r3, #7
 8000e60:	10db      	asrs	r3, r3, #3
 8000e62:	81fb      	strh	r3, [r7, #14]
	if (x < CANVAS_WIDTH && y < CANVAS_HEIGHT) image[i] ^= (0x01 << (7 - x % 8));
 8000e64:	887b      	ldrh	r3, [r7, #2]
 8000e66:	2b7f      	cmp	r3, #127	; 0x7f
 8000e68:	d817      	bhi.n	8000e9a <toggle_single_pixel+0x58>
 8000e6a:	883b      	ldrh	r3, [r7, #0]
 8000e6c:	f5b3 7f94 	cmp.w	r3, #296	; 0x128
 8000e70:	d213      	bcs.n	8000e9a <toggle_single_pixel+0x58>
 8000e72:	89fb      	ldrh	r3, [r7, #14]
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	4413      	add	r3, r2
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	b25a      	sxtb	r2, r3
 8000e7c:	887b      	ldrh	r3, [r7, #2]
 8000e7e:	43db      	mvns	r3, r3
 8000e80:	f003 0307 	and.w	r3, r3, #7
 8000e84:	2101      	movs	r1, #1
 8000e86:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8a:	b25b      	sxtb	r3, r3
 8000e8c:	4053      	eors	r3, r2
 8000e8e:	b259      	sxtb	r1, r3
 8000e90:	89fb      	ldrh	r3, [r7, #14]
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	b2ca      	uxtb	r2, r1
 8000e98:	701a      	strb	r2, [r3, #0]
}
 8000e9a:	bf00      	nop
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <draw_rectangle>:
	for (uint16_t i = 0; i < CANVAS_WIDTH * CANVAS_HEIGHT / 8; i++) {
		image[i] = ~image[i];
	}
}

void draw_rectangle(uint8_t *image, uint16_t x, uint16_t y, uint16_t w, uint16_t h) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	4608      	mov	r0, r1
 8000eae:	4611      	mov	r1, r2
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	817b      	strh	r3, [r7, #10]
 8000eb6:	460b      	mov	r3, r1
 8000eb8:	813b      	strh	r3, [r7, #8]
 8000eba:	4613      	mov	r3, r2
 8000ebc:	80fb      	strh	r3, [r7, #6]
	for (uint16_t i = 0; i < h; i++) {
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	82fb      	strh	r3, [r7, #22]
 8000ec2:	e018      	b.n	8000ef6 <draw_rectangle+0x52>
		for (uint16_t j = 0; j < w; j++) {
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	82bb      	strh	r3, [r7, #20]
 8000ec8:	e00e      	b.n	8000ee8 <draw_rectangle+0x44>
			toggle_single_pixel(image, x + j, y + i);
 8000eca:	897a      	ldrh	r2, [r7, #10]
 8000ecc:	8abb      	ldrh	r3, [r7, #20]
 8000ece:	4413      	add	r3, r2
 8000ed0:	b299      	uxth	r1, r3
 8000ed2:	893a      	ldrh	r2, [r7, #8]
 8000ed4:	8afb      	ldrh	r3, [r7, #22]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	b29b      	uxth	r3, r3
 8000eda:	461a      	mov	r2, r3
 8000edc:	68f8      	ldr	r0, [r7, #12]
 8000ede:	f7ff ffb0 	bl	8000e42 <toggle_single_pixel>
		for (uint16_t j = 0; j < w; j++) {
 8000ee2:	8abb      	ldrh	r3, [r7, #20]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	82bb      	strh	r3, [r7, #20]
 8000ee8:	8aba      	ldrh	r2, [r7, #20]
 8000eea:	88fb      	ldrh	r3, [r7, #6]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d3ec      	bcc.n	8000eca <draw_rectangle+0x26>
	for (uint16_t i = 0; i < h; i++) {
 8000ef0:	8afb      	ldrh	r3, [r7, #22]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	82fb      	strh	r3, [r7, #22]
 8000ef6:	8afa      	ldrh	r2, [r7, #22]
 8000ef8:	8c3b      	ldrh	r3, [r7, #32]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d3e2      	bcc.n	8000ec4 <draw_rectangle+0x20>
		}
	}
}
 8000efe:	bf00      	nop
 8000f00:	bf00      	nop
 8000f02:	3718      	adds	r7, #24
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <draw_char>:

void draw_char(uint8_t *image, uint16_t x, uint16_t y, uint16_t c) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	4608      	mov	r0, r1
 8000f12:	4611      	mov	r1, r2
 8000f14:	461a      	mov	r2, r3
 8000f16:	4603      	mov	r3, r0
 8000f18:	817b      	strh	r3, [r7, #10]
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	813b      	strh	r3, [r7, #8]
 8000f1e:	4613      	mov	r3, r2
 8000f20:	80fb      	strh	r3, [r7, #6]
	uint16_t font_offset = c * FONT_HEIGHT;
 8000f22:	88fb      	ldrh	r3, [r7, #6]
 8000f24:	461a      	mov	r2, r3
 8000f26:	0052      	lsls	r2, r2, #1
 8000f28:	4413      	add	r3, r2
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	827b      	strh	r3, [r7, #18]
	for (uint16_t i = 0; i < FONT_HEIGHT; i++) {
 8000f2e:	2300      	movs	r3, #0
 8000f30:	82fb      	strh	r3, [r7, #22]
 8000f32:	e023      	b.n	8000f7c <draw_char+0x74>
		for (uint16_t j = 0; j < FONT_WIDTH; j++) {
 8000f34:	2300      	movs	r3, #0
 8000f36:	82bb      	strh	r3, [r7, #20]
 8000f38:	e01a      	b.n	8000f70 <draw_char+0x68>
			if (read_font_pixel(font, j, i + font_offset)) {
 8000f3a:	8afa      	ldrh	r2, [r7, #22]
 8000f3c:	8a7b      	ldrh	r3, [r7, #18]
 8000f3e:	4413      	add	r3, r2
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	8abb      	ldrh	r3, [r7, #20]
 8000f44:	4619      	mov	r1, r3
 8000f46:	4811      	ldr	r0, [pc, #68]	; (8000f8c <draw_char+0x84>)
 8000f48:	f7ff ff55 	bl	8000df6 <read_font_pixel>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d00b      	beq.n	8000f6a <draw_char+0x62>
				toggle_single_pixel(image, x + j, y + i);
 8000f52:	897a      	ldrh	r2, [r7, #10]
 8000f54:	8abb      	ldrh	r3, [r7, #20]
 8000f56:	4413      	add	r3, r2
 8000f58:	b299      	uxth	r1, r3
 8000f5a:	893a      	ldrh	r2, [r7, #8]
 8000f5c:	8afb      	ldrh	r3, [r7, #22]
 8000f5e:	4413      	add	r3, r2
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	461a      	mov	r2, r3
 8000f64:	68f8      	ldr	r0, [r7, #12]
 8000f66:	f7ff ff6c 	bl	8000e42 <toggle_single_pixel>
		for (uint16_t j = 0; j < FONT_WIDTH; j++) {
 8000f6a:	8abb      	ldrh	r3, [r7, #20]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	82bb      	strh	r3, [r7, #20]
 8000f70:	8abb      	ldrh	r3, [r7, #20]
 8000f72:	2b07      	cmp	r3, #7
 8000f74:	d9e1      	bls.n	8000f3a <draw_char+0x32>
	for (uint16_t i = 0; i < FONT_HEIGHT; i++) {
 8000f76:	8afb      	ldrh	r3, [r7, #22]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	82fb      	strh	r3, [r7, #22]
 8000f7c:	8afb      	ldrh	r3, [r7, #22]
 8000f7e:	2b0b      	cmp	r3, #11
 8000f80:	d9d8      	bls.n	8000f34 <draw_char+0x2c>
			}
		}
	}
}
 8000f82:	bf00      	nop
 8000f84:	bf00      	nop
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	200000d4 	.word	0x200000d4

08000f90 <translate>:

uint16_t translate(char c) {
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
	if (c >= 'A' && c <= 'Z') {
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	2b40      	cmp	r3, #64	; 0x40
 8000f9e:	d907      	bls.n	8000fb0 <translate+0x20>
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	2b5a      	cmp	r3, #90	; 0x5a
 8000fa4:	d804      	bhi.n	8000fb0 <translate+0x20>
		return c - 'A';
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	3b41      	subs	r3, #65	; 0x41
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	e034      	b.n	800101a <translate+0x8a>
	} else if (c >= 'a' && c <= 'z') {
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	2b60      	cmp	r3, #96	; 0x60
 8000fb4:	d907      	bls.n	8000fc6 <translate+0x36>
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	2b7a      	cmp	r3, #122	; 0x7a
 8000fba:	d804      	bhi.n	8000fc6 <translate+0x36>
		return c - 'a';
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	b29b      	uxth	r3, r3
 8000fc0:	3b61      	subs	r3, #97	; 0x61
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	e029      	b.n	800101a <translate+0x8a>
	} else if (c >= '0' && c <= '9') {
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	2b2f      	cmp	r3, #47	; 0x2f
 8000fca:	d907      	bls.n	8000fdc <translate+0x4c>
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	2b39      	cmp	r3, #57	; 0x39
 8000fd0:	d804      	bhi.n	8000fdc <translate+0x4c>
		return c - '0' + 26;
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	3b16      	subs	r3, #22
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	e01e      	b.n	800101a <translate+0x8a>
	} else if (c == '.') {
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	2b2e      	cmp	r3, #46	; 0x2e
 8000fe0:	d101      	bne.n	8000fe6 <translate+0x56>
		return 36;
 8000fe2:	2324      	movs	r3, #36	; 0x24
 8000fe4:	e019      	b.n	800101a <translate+0x8a>
	} else if (c == ',') {
 8000fe6:	79fb      	ldrb	r3, [r7, #7]
 8000fe8:	2b2c      	cmp	r3, #44	; 0x2c
 8000fea:	d101      	bne.n	8000ff0 <translate+0x60>
		return 37;
 8000fec:	2325      	movs	r3, #37	; 0x25
 8000fee:	e014      	b.n	800101a <translate+0x8a>
	} else if (c == '+') {
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	2b2b      	cmp	r3, #43	; 0x2b
 8000ff4:	d101      	bne.n	8000ffa <translate+0x6a>
		return 38;
 8000ff6:	2326      	movs	r3, #38	; 0x26
 8000ff8:	e00f      	b.n	800101a <translate+0x8a>
	} else if (c == '-') {
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2b2d      	cmp	r3, #45	; 0x2d
 8000ffe:	d101      	bne.n	8001004 <translate+0x74>
		return 39;
 8001000:	2327      	movs	r3, #39	; 0x27
 8001002:	e00a      	b.n	800101a <translate+0x8a>
	} else if (c == '<') {
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b3c      	cmp	r3, #60	; 0x3c
 8001008:	d101      	bne.n	800100e <translate+0x7e>
		return 40;
 800100a:	2328      	movs	r3, #40	; 0x28
 800100c:	e005      	b.n	800101a <translate+0x8a>
	} else if (c == '>') {
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	2b3e      	cmp	r3, #62	; 0x3e
 8001012:	d101      	bne.n	8001018 <translate+0x88>
		return 41;
 8001014:	2329      	movs	r3, #41	; 0x29
 8001016:	e000      	b.n	800101a <translate+0x8a>
	} else {
		return 42; // ' '
 8001018:	232a      	movs	r3, #42	; 0x2a
	}
}
 800101a:	4618      	mov	r0, r3
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr

08001024 <draw_text>:

void draw_text(uint8_t *image, char *text, uint16_t x, uint16_t y) {
 8001024:	b590      	push	{r4, r7, lr}
 8001026:	b087      	sub	sp, #28
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	4611      	mov	r1, r2
 8001030:	461a      	mov	r2, r3
 8001032:	460b      	mov	r3, r1
 8001034:	80fb      	strh	r3, [r7, #6]
 8001036:	4613      	mov	r3, r2
 8001038:	80bb      	strh	r3, [r7, #4]
	uint16_t i = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	82fb      	strh	r3, [r7, #22]
	while(text[i] > 0) {
 800103e:	e015      	b.n	800106c <draw_text+0x48>
		draw_char(image, x + FONT_WIDTH * i, y, translate(text[i]));
 8001040:	8afb      	ldrh	r3, [r7, #22]
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	b29a      	uxth	r2, r3
 8001046:	88fb      	ldrh	r3, [r7, #6]
 8001048:	4413      	add	r3, r2
 800104a:	b29c      	uxth	r4, r3
 800104c:	8afb      	ldrh	r3, [r7, #22]
 800104e:	68ba      	ldr	r2, [r7, #8]
 8001050:	4413      	add	r3, r2
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ff9b 	bl	8000f90 <translate>
 800105a:	4603      	mov	r3, r0
 800105c:	88ba      	ldrh	r2, [r7, #4]
 800105e:	4621      	mov	r1, r4
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f7ff ff51 	bl	8000f08 <draw_char>
		i++;
 8001066:	8afb      	ldrh	r3, [r7, #22]
 8001068:	3301      	adds	r3, #1
 800106a:	82fb      	strh	r3, [r7, #22]
	while(text[i] > 0) {
 800106c:	8afb      	ldrh	r3, [r7, #22]
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	4413      	add	r3, r2
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d1e3      	bne.n	8001040 <draw_text+0x1c>
	}
}
 8001078:	bf00      	nop
 800107a:	bf00      	nop
 800107c:	371c      	adds	r7, #28
 800107e:	46bd      	mov	sp, r7
 8001080:	bd90      	pop	{r4, r7, pc}

08001082 <draw_clean>:

void draw_clean(uint8_t *image) {
 8001082:	b480      	push	{r7}
 8001084:	b085      	sub	sp, #20
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
	uint16_t bytes = CANVAS_WIDTH * CANVAS_HEIGHT / 8;
 800108a:	f44f 5394 	mov.w	r3, #4736	; 0x1280
 800108e:	81bb      	strh	r3, [r7, #12]
	for (uint16_t i = 0; i < bytes; i++) image[i] = 0xFF;
 8001090:	2300      	movs	r3, #0
 8001092:	81fb      	strh	r3, [r7, #14]
 8001094:	e007      	b.n	80010a6 <draw_clean+0x24>
 8001096:	89fb      	ldrh	r3, [r7, #14]
 8001098:	687a      	ldr	r2, [r7, #4]
 800109a:	4413      	add	r3, r2
 800109c:	22ff      	movs	r2, #255	; 0xff
 800109e:	701a      	strb	r2, [r3, #0]
 80010a0:	89fb      	ldrh	r3, [r7, #14]
 80010a2:	3301      	adds	r3, #1
 80010a4:	81fb      	strh	r3, [r7, #14]
 80010a6:	89fa      	ldrh	r2, [r7, #14]
 80010a8:	89bb      	ldrh	r3, [r7, #12]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d3f3      	bcc.n	8001096 <draw_clean+0x14>
}
 80010ae:	bf00      	nop
 80010b0:	bf00      	nop
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr

080010ba <RE_Init>:
 *      Author: asky
 */

#include "rencoder.h"

void RE_Init(RE_HandleTypeDef *hre, GPIO_TypeDef *portA, GPIO_TypeDef *portB, uint16_t pinA, uint16_t pinB) {
 80010ba:	b480      	push	{r7}
 80010bc:	b085      	sub	sp, #20
 80010be:	af00      	add	r7, sp, #0
 80010c0:	60f8      	str	r0, [r7, #12]
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	807b      	strh	r3, [r7, #2]
	hre->lasttick = 0;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
	hre->lastA = 0;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	2200      	movs	r2, #0
 80010d2:	809a      	strh	r2, [r3, #4]
	hre->lastB = 0;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2200      	movs	r2, #0
 80010d8:	80da      	strh	r2, [r3, #6]
	hre->currentA = 0;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2200      	movs	r2, #0
 80010de:	811a      	strh	r2, [r3, #8]
	hre->currentB = 0;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	2200      	movs	r2, #0
 80010e4:	815a      	strh	r2, [r3, #10]
	hre->counter = 0;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	2200      	movs	r2, #0
 80010ea:	831a      	strh	r2, [r3, #24]
	hre->portA = portA;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	68ba      	ldr	r2, [r7, #8]
 80010f0:	60da      	str	r2, [r3, #12]
	hre->portB = portB;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	611a      	str	r2, [r3, #16]
	hre->pinA = pinA;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	887a      	ldrh	r2, [r7, #2]
 80010fc:	829a      	strh	r2, [r3, #20]
	hre->pinB = pinB;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	8b3a      	ldrh	r2, [r7, #24]
 8001102:	82da      	strh	r2, [r3, #22]
}
 8001104:	bf00      	nop
 8001106:	3714      	adds	r7, #20
 8001108:	46bd      	mov	sp, r7
 800110a:	bc80      	pop	{r7}
 800110c:	4770      	bx	lr
	...

08001110 <RE_Process>:

uint8_t RE_Process(RE_HandleTypeDef *hre) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
	if (HAL_GetTick() != hre->lasttick) {
 8001118:	f000 f91c 	bl	8001354 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	429a      	cmp	r2, r3
 8001124:	f000 80b7 	beq.w	8001296 <RE_Process+0x186>
		hre->lasttick = HAL_GetTick();
 8001128:	f000 f914 	bl	8001354 <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	601a      	str	r2, [r3, #0]
		hre->lastA = hre->currentA;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	891a      	ldrh	r2, [r3, #8]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	809a      	strh	r2, [r3, #4]
		hre->lastB = hre->currentB;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	895a      	ldrh	r2, [r3, #10]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	80da      	strh	r2, [r3, #6]

		uint16_t temp;
		uint16_t alpha = 75; //%
 8001142:	234b      	movs	r3, #75	; 0x4b
 8001144:	81fb      	strh	r3, [r7, #14]
		uint16_t ceil = 10000, thr = 5000;
 8001146:	f242 7310 	movw	r3, #10000	; 0x2710
 800114a:	81bb      	strh	r3, [r7, #12]
 800114c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001150:	817b      	strh	r3, [r7, #10]

		temp = HAL_GPIO_ReadPin(hre->portA, hre->pinA) == GPIO_PIN_SET ? ceil : 0;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	68da      	ldr	r2, [r3, #12]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	8a9b      	ldrh	r3, [r3, #20]
 800115a:	4619      	mov	r1, r3
 800115c:	4610      	mov	r0, r2
 800115e:	f000 fda7 	bl	8001cb0 <HAL_GPIO_ReadPin>
 8001162:	4603      	mov	r3, r0
 8001164:	2b01      	cmp	r3, #1
 8001166:	d101      	bne.n	800116c <RE_Process+0x5c>
 8001168:	89bb      	ldrh	r3, [r7, #12]
 800116a:	e000      	b.n	800116e <RE_Process+0x5e>
 800116c:	2300      	movs	r3, #0
 800116e:	813b      	strh	r3, [r7, #8]
		hre->currentA = (hre->lastA * alpha / 100) + (temp * (100 - alpha) / 100);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	889b      	ldrh	r3, [r3, #4]
 8001174:	461a      	mov	r2, r3
 8001176:	89fb      	ldrh	r3, [r7, #14]
 8001178:	fb02 f303 	mul.w	r3, r2, r3
 800117c:	4a48      	ldr	r2, [pc, #288]	; (80012a0 <RE_Process+0x190>)
 800117e:	fb82 1203 	smull	r1, r2, r2, r3
 8001182:	1152      	asrs	r2, r2, #5
 8001184:	17db      	asrs	r3, r3, #31
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	b29a      	uxth	r2, r3
 800118a:	893b      	ldrh	r3, [r7, #8]
 800118c:	89f9      	ldrh	r1, [r7, #14]
 800118e:	f1c1 0164 	rsb	r1, r1, #100	; 0x64
 8001192:	fb01 f303 	mul.w	r3, r1, r3
 8001196:	4942      	ldr	r1, [pc, #264]	; (80012a0 <RE_Process+0x190>)
 8001198:	fb81 0103 	smull	r0, r1, r1, r3
 800119c:	1149      	asrs	r1, r1, #5
 800119e:	17db      	asrs	r3, r3, #31
 80011a0:	1acb      	subs	r3, r1, r3
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	4413      	add	r3, r2
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	811a      	strh	r2, [r3, #8]

		temp = HAL_GPIO_ReadPin(hre->portB, hre->pinB) == GPIO_PIN_SET ? ceil : 0;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	691a      	ldr	r2, [r3, #16]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	8adb      	ldrh	r3, [r3, #22]
 80011b4:	4619      	mov	r1, r3
 80011b6:	4610      	mov	r0, r2
 80011b8:	f000 fd7a 	bl	8001cb0 <HAL_GPIO_ReadPin>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d101      	bne.n	80011c6 <RE_Process+0xb6>
 80011c2:	89bb      	ldrh	r3, [r7, #12]
 80011c4:	e000      	b.n	80011c8 <RE_Process+0xb8>
 80011c6:	2300      	movs	r3, #0
 80011c8:	813b      	strh	r3, [r7, #8]
		hre->currentB = (hre->lastB * alpha / 100) + (temp * (100 - alpha) / 100);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	88db      	ldrh	r3, [r3, #6]
 80011ce:	461a      	mov	r2, r3
 80011d0:	89fb      	ldrh	r3, [r7, #14]
 80011d2:	fb02 f303 	mul.w	r3, r2, r3
 80011d6:	4a32      	ldr	r2, [pc, #200]	; (80012a0 <RE_Process+0x190>)
 80011d8:	fb82 1203 	smull	r1, r2, r2, r3
 80011dc:	1152      	asrs	r2, r2, #5
 80011de:	17db      	asrs	r3, r3, #31
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	893b      	ldrh	r3, [r7, #8]
 80011e6:	89f9      	ldrh	r1, [r7, #14]
 80011e8:	f1c1 0164 	rsb	r1, r1, #100	; 0x64
 80011ec:	fb01 f303 	mul.w	r3, r1, r3
 80011f0:	492b      	ldr	r1, [pc, #172]	; (80012a0 <RE_Process+0x190>)
 80011f2:	fb81 0103 	smull	r0, r1, r1, r3
 80011f6:	1149      	asrs	r1, r1, #5
 80011f8:	17db      	asrs	r3, r3, #31
 80011fa:	1acb      	subs	r3, r1, r3
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4413      	add	r3, r2
 8001200:	b29a      	uxth	r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	815a      	strh	r2, [r3, #10]

		if (hre->lastA < thr && hre->currentA >= thr) {
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	889b      	ldrh	r3, [r3, #4]
 800120a:	897a      	ldrh	r2, [r7, #10]
 800120c:	429a      	cmp	r2, r3
 800120e:	d91e      	bls.n	800124e <RE_Process+0x13e>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	891b      	ldrh	r3, [r3, #8]
 8001214:	897a      	ldrh	r2, [r7, #10]
 8001216:	429a      	cmp	r2, r3
 8001218:	d819      	bhi.n	800124e <RE_Process+0x13e>

			if (hre->currentB > thr) {
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	895b      	ldrh	r3, [r3, #10]
 800121e:	897a      	ldrh	r2, [r7, #10]
 8001220:	429a      	cmp	r2, r3
 8001222:	d209      	bcs.n	8001238 <RE_Process+0x128>
				hre->counter--;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800122a:	b29b      	uxth	r3, r3
 800122c:	3b01      	subs	r3, #1
 800122e:	b29b      	uxth	r3, r3
 8001230:	b21a      	sxth	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	831a      	strh	r2, [r3, #24]
 8001236:	e008      	b.n	800124a <RE_Process+0x13a>
			} else {
				hre->counter++;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800123e:	b29b      	uxth	r3, r3
 8001240:	3301      	adds	r3, #1
 8001242:	b29b      	uxth	r3, r3
 8001244:	b21a      	sxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	831a      	strh	r2, [r3, #24]
			}
			return 1;
 800124a:	2301      	movs	r3, #1
 800124c:	e024      	b.n	8001298 <RE_Process+0x188>

		} else if (hre->lastA > thr && hre->currentA <= thr) {
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	889b      	ldrh	r3, [r3, #4]
 8001252:	897a      	ldrh	r2, [r7, #10]
 8001254:	429a      	cmp	r2, r3
 8001256:	d21e      	bcs.n	8001296 <RE_Process+0x186>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	891b      	ldrh	r3, [r3, #8]
 800125c:	897a      	ldrh	r2, [r7, #10]
 800125e:	429a      	cmp	r2, r3
 8001260:	d319      	bcc.n	8001296 <RE_Process+0x186>

			if (hre->currentB > thr) {
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	895b      	ldrh	r3, [r3, #10]
 8001266:	897a      	ldrh	r2, [r7, #10]
 8001268:	429a      	cmp	r2, r3
 800126a:	d209      	bcs.n	8001280 <RE_Process+0x170>
				hre->counter++;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001272:	b29b      	uxth	r3, r3
 8001274:	3301      	adds	r3, #1
 8001276:	b29b      	uxth	r3, r3
 8001278:	b21a      	sxth	r2, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	831a      	strh	r2, [r3, #24]
 800127e:	e008      	b.n	8001292 <RE_Process+0x182>
			} else {
				hre->counter--;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001286:	b29b      	uxth	r3, r3
 8001288:	3b01      	subs	r3, #1
 800128a:	b29b      	uxth	r3, r3
 800128c:	b21a      	sxth	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	831a      	strh	r2, [r3, #24]
			}
			return 1;
 8001292:	2301      	movs	r3, #1
 8001294:	e000      	b.n	8001298 <RE_Process+0x188>

		}
	}
	return 0;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	51eb851f 	.word	0x51eb851f

080012a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a8:	4b08      	ldr	r3, [pc, #32]	; (80012cc <HAL_Init+0x28>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a07      	ldr	r2, [pc, #28]	; (80012cc <HAL_Init+0x28>)
 80012ae:	f043 0310 	orr.w	r3, r3, #16
 80012b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b4:	2003      	movs	r0, #3
 80012b6:	f000 f947 	bl	8001548 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ba:	200f      	movs	r0, #15
 80012bc:	f000 f808 	bl	80012d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012c0:	f7ff f974 	bl	80005ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	40022000 	.word	0x40022000

080012d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012d8:	4b12      	ldr	r3, [pc, #72]	; (8001324 <HAL_InitTick+0x54>)
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <HAL_InitTick+0x58>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	4619      	mov	r1, r3
 80012e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ee:	4618      	mov	r0, r3
 80012f0:	f000 f95f 	bl	80015b2 <HAL_SYSTICK_Config>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00e      	b.n	800131c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b0f      	cmp	r3, #15
 8001302:	d80a      	bhi.n	800131a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001304:	2200      	movs	r2, #0
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800130c:	f000 f927 	bl	800155e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001310:	4a06      	ldr	r2, [pc, #24]	; (800132c <HAL_InitTick+0x5c>)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001316:	2300      	movs	r3, #0
 8001318:	e000      	b.n	800131c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
}
 800131c:	4618      	mov	r0, r3
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000030 	.word	0x20000030
 8001328:	200002dc 	.word	0x200002dc
 800132c:	200002d8 	.word	0x200002d8

08001330 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001334:	4b05      	ldr	r3, [pc, #20]	; (800134c <HAL_IncTick+0x1c>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	461a      	mov	r2, r3
 800133a:	4b05      	ldr	r3, [pc, #20]	; (8001350 <HAL_IncTick+0x20>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4413      	add	r3, r2
 8001340:	4a03      	ldr	r2, [pc, #12]	; (8001350 <HAL_IncTick+0x20>)
 8001342:	6013      	str	r3, [r2, #0]
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr
 800134c:	200002dc 	.word	0x200002dc
 8001350:	20002070 	.word	0x20002070

08001354 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;
 8001358:	4b02      	ldr	r3, [pc, #8]	; (8001364 <HAL_GetTick+0x10>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr
 8001364:	20002070 	.word	0x20002070

08001368 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001370:	f7ff fff0 	bl	8001354 <HAL_GetTick>
 8001374:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001380:	d005      	beq.n	800138e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001382:	4b0a      	ldr	r3, [pc, #40]	; (80013ac <HAL_Delay+0x44>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	461a      	mov	r2, r3
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	4413      	add	r3, r2
 800138c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800138e:	bf00      	nop
 8001390:	f7ff ffe0 	bl	8001354 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	429a      	cmp	r2, r3
 800139e:	d8f7      	bhi.n	8001390 <HAL_Delay+0x28>
  {
  }
}
 80013a0:	bf00      	nop
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200002dc 	.word	0x200002dc

080013b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f003 0307 	and.w	r3, r3, #7
 80013be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <__NVIC_SetPriorityGrouping+0x44>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013c6:	68ba      	ldr	r2, [r7, #8]
 80013c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013cc:	4013      	ands	r3, r2
 80013ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013e2:	4a04      	ldr	r2, [pc, #16]	; (80013f4 <__NVIC_SetPriorityGrouping+0x44>)
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	60d3      	str	r3, [r2, #12]
}
 80013e8:	bf00      	nop
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013fc:	4b04      	ldr	r3, [pc, #16]	; (8001410 <__NVIC_GetPriorityGrouping+0x18>)
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	0a1b      	lsrs	r3, r3, #8
 8001402:	f003 0307 	and.w	r3, r3, #7
}
 8001406:	4618      	mov	r0, r3
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800141e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001422:	2b00      	cmp	r3, #0
 8001424:	db0b      	blt.n	800143e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	f003 021f 	and.w	r2, r3, #31
 800142c:	4906      	ldr	r1, [pc, #24]	; (8001448 <__NVIC_EnableIRQ+0x34>)
 800142e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001432:	095b      	lsrs	r3, r3, #5
 8001434:	2001      	movs	r0, #1
 8001436:	fa00 f202 	lsl.w	r2, r0, r2
 800143a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr
 8001448:	e000e100 	.word	0xe000e100

0800144c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	6039      	str	r1, [r7, #0]
 8001456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145c:	2b00      	cmp	r3, #0
 800145e:	db0a      	blt.n	8001476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	b2da      	uxtb	r2, r3
 8001464:	490c      	ldr	r1, [pc, #48]	; (8001498 <__NVIC_SetPriority+0x4c>)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	0112      	lsls	r2, r2, #4
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	440b      	add	r3, r1
 8001470:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001474:	e00a      	b.n	800148c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4908      	ldr	r1, [pc, #32]	; (800149c <__NVIC_SetPriority+0x50>)
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	f003 030f 	and.w	r3, r3, #15
 8001482:	3b04      	subs	r3, #4
 8001484:	0112      	lsls	r2, r2, #4
 8001486:	b2d2      	uxtb	r2, r2
 8001488:	440b      	add	r3, r1
 800148a:	761a      	strb	r2, [r3, #24]
}
 800148c:	bf00      	nop
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	e000e100 	.word	0xe000e100
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b089      	sub	sp, #36	; 0x24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f1c3 0307 	rsb	r3, r3, #7
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	bf28      	it	cs
 80014be:	2304      	movcs	r3, #4
 80014c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	3304      	adds	r3, #4
 80014c6:	2b06      	cmp	r3, #6
 80014c8:	d902      	bls.n	80014d0 <NVIC_EncodePriority+0x30>
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3b03      	subs	r3, #3
 80014ce:	e000      	b.n	80014d2 <NVIC_EncodePriority+0x32>
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	43da      	mvns	r2, r3
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	401a      	ands	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	fa01 f303 	lsl.w	r3, r1, r3
 80014f2:	43d9      	mvns	r1, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f8:	4313      	orrs	r3, r2
         );
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3724      	adds	r7, #36	; 0x24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bc80      	pop	{r7}
 8001502:	4770      	bx	lr

08001504 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3b01      	subs	r3, #1
 8001510:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001514:	d301      	bcc.n	800151a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001516:	2301      	movs	r3, #1
 8001518:	e00f      	b.n	800153a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800151a:	4a0a      	ldr	r2, [pc, #40]	; (8001544 <SysTick_Config+0x40>)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3b01      	subs	r3, #1
 8001520:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001522:	210f      	movs	r1, #15
 8001524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001528:	f7ff ff90 	bl	800144c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800152c:	4b05      	ldr	r3, [pc, #20]	; (8001544 <SysTick_Config+0x40>)
 800152e:	2200      	movs	r2, #0
 8001530:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001532:	4b04      	ldr	r3, [pc, #16]	; (8001544 <SysTick_Config+0x40>)
 8001534:	2207      	movs	r2, #7
 8001536:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	e000e010 	.word	0xe000e010

08001548 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff ff2d 	bl	80013b0 <__NVIC_SetPriorityGrouping>
}
 8001556:	bf00      	nop
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800155e:	b580      	push	{r7, lr}
 8001560:	b086      	sub	sp, #24
 8001562:	af00      	add	r7, sp, #0
 8001564:	4603      	mov	r3, r0
 8001566:	60b9      	str	r1, [r7, #8]
 8001568:	607a      	str	r2, [r7, #4]
 800156a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001570:	f7ff ff42 	bl	80013f8 <__NVIC_GetPriorityGrouping>
 8001574:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	68b9      	ldr	r1, [r7, #8]
 800157a:	6978      	ldr	r0, [r7, #20]
 800157c:	f7ff ff90 	bl	80014a0 <NVIC_EncodePriority>
 8001580:	4602      	mov	r2, r0
 8001582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001586:	4611      	mov	r1, r2
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff ff5f 	bl	800144c <__NVIC_SetPriority>
}
 800158e:	bf00      	nop
 8001590:	3718      	adds	r7, #24
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b082      	sub	sp, #8
 800159a:	af00      	add	r7, sp, #0
 800159c:	4603      	mov	r3, r0
 800159e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff ff35 	bl	8001414 <__NVIC_EnableIRQ>
}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b082      	sub	sp, #8
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ffa2 	bl	8001504 <SysTick_Config>
 80015c0:	4603      	mov	r3, r0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
	...

080015cc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015d4:	2300      	movs	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d101      	bne.n	80015e2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e043      	b.n	800166a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	461a      	mov	r2, r3
 80015e8:	4b22      	ldr	r3, [pc, #136]	; (8001674 <HAL_DMA_Init+0xa8>)
 80015ea:	4413      	add	r3, r2
 80015ec:	4a22      	ldr	r2, [pc, #136]	; (8001678 <HAL_DMA_Init+0xac>)
 80015ee:	fba2 2303 	umull	r2, r3, r2, r3
 80015f2:	091b      	lsrs	r3, r3, #4
 80015f4:	009a      	lsls	r2, r3, #2
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a1f      	ldr	r2, [pc, #124]	; (800167c <HAL_DMA_Init+0xb0>)
 80015fe:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2202      	movs	r2, #2
 8001604:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001616:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800161a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001624:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001630:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800163c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001644:	68fa      	ldr	r2, [r7, #12]
 8001646:	4313      	orrs	r3, r2
 8001648:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	68fa      	ldr	r2, [r7, #12]
 8001650:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2200      	movs	r2, #0
 8001656:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2201      	movs	r2, #1
 800165c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2200      	movs	r2, #0
 8001664:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr
 8001674:	bffdfff8 	.word	0xbffdfff8
 8001678:	cccccccd 	.word	0xcccccccd
 800167c:	40020000 	.word	0x40020000

08001680 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
 800168c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800168e:	2300      	movs	r3, #0
 8001690:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001698:	2b01      	cmp	r3, #1
 800169a:	d101      	bne.n	80016a0 <HAL_DMA_Start_IT+0x20>
 800169c:	2302      	movs	r3, #2
 800169e:	e04a      	b.n	8001736 <HAL_DMA_Start_IT+0xb6>
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2201      	movs	r2, #1
 80016a4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d13a      	bne.n	8001728 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2202      	movs	r2, #2
 80016b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2200      	movs	r2, #0
 80016be:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f022 0201 	bic.w	r2, r2, #1
 80016ce:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	68b9      	ldr	r1, [r7, #8]
 80016d6:	68f8      	ldr	r0, [r7, #12]
 80016d8:	f000 f938 	bl	800194c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d008      	beq.n	80016f6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f042 020e 	orr.w	r2, r2, #14
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	e00f      	b.n	8001716 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f022 0204 	bic.w	r2, r2, #4
 8001704:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f042 020a 	orr.w	r2, r2, #10
 8001714:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f042 0201 	orr.w	r2, r2, #1
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	e005      	b.n	8001734 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001730:	2302      	movs	r3, #2
 8001732:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001734:	7dfb      	ldrb	r3, [r7, #23]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
	...

08001740 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175c:	2204      	movs	r2, #4
 800175e:	409a      	lsls	r2, r3
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	4013      	ands	r3, r2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d04f      	beq.n	8001808 <HAL_DMA_IRQHandler+0xc8>
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	f003 0304 	and.w	r3, r3, #4
 800176e:	2b00      	cmp	r3, #0
 8001770:	d04a      	beq.n	8001808 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0320 	and.w	r3, r3, #32
 800177c:	2b00      	cmp	r3, #0
 800177e:	d107      	bne.n	8001790 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f022 0204 	bic.w	r2, r2, #4
 800178e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a66      	ldr	r2, [pc, #408]	; (8001930 <HAL_DMA_IRQHandler+0x1f0>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d029      	beq.n	80017ee <HAL_DMA_IRQHandler+0xae>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a65      	ldr	r2, [pc, #404]	; (8001934 <HAL_DMA_IRQHandler+0x1f4>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d022      	beq.n	80017ea <HAL_DMA_IRQHandler+0xaa>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a63      	ldr	r2, [pc, #396]	; (8001938 <HAL_DMA_IRQHandler+0x1f8>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d01a      	beq.n	80017e4 <HAL_DMA_IRQHandler+0xa4>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a62      	ldr	r2, [pc, #392]	; (800193c <HAL_DMA_IRQHandler+0x1fc>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d012      	beq.n	80017de <HAL_DMA_IRQHandler+0x9e>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a60      	ldr	r2, [pc, #384]	; (8001940 <HAL_DMA_IRQHandler+0x200>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d00a      	beq.n	80017d8 <HAL_DMA_IRQHandler+0x98>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a5f      	ldr	r2, [pc, #380]	; (8001944 <HAL_DMA_IRQHandler+0x204>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d102      	bne.n	80017d2 <HAL_DMA_IRQHandler+0x92>
 80017cc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017d0:	e00e      	b.n	80017f0 <HAL_DMA_IRQHandler+0xb0>
 80017d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80017d6:	e00b      	b.n	80017f0 <HAL_DMA_IRQHandler+0xb0>
 80017d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80017dc:	e008      	b.n	80017f0 <HAL_DMA_IRQHandler+0xb0>
 80017de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017e2:	e005      	b.n	80017f0 <HAL_DMA_IRQHandler+0xb0>
 80017e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017e8:	e002      	b.n	80017f0 <HAL_DMA_IRQHandler+0xb0>
 80017ea:	2340      	movs	r3, #64	; 0x40
 80017ec:	e000      	b.n	80017f0 <HAL_DMA_IRQHandler+0xb0>
 80017ee:	2304      	movs	r3, #4
 80017f0:	4a55      	ldr	r2, [pc, #340]	; (8001948 <HAL_DMA_IRQHandler+0x208>)
 80017f2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	f000 8094 	beq.w	8001926 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001806:	e08e      	b.n	8001926 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180c:	2202      	movs	r2, #2
 800180e:	409a      	lsls	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	4013      	ands	r3, r2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d056      	beq.n	80018c6 <HAL_DMA_IRQHandler+0x186>
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	2b00      	cmp	r3, #0
 8001820:	d051      	beq.n	80018c6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0320 	and.w	r3, r3, #32
 800182c:	2b00      	cmp	r3, #0
 800182e:	d10b      	bne.n	8001848 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f022 020a 	bic.w	r2, r2, #10
 800183e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2201      	movs	r2, #1
 8001844:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a38      	ldr	r2, [pc, #224]	; (8001930 <HAL_DMA_IRQHandler+0x1f0>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d029      	beq.n	80018a6 <HAL_DMA_IRQHandler+0x166>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a37      	ldr	r2, [pc, #220]	; (8001934 <HAL_DMA_IRQHandler+0x1f4>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d022      	beq.n	80018a2 <HAL_DMA_IRQHandler+0x162>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a35      	ldr	r2, [pc, #212]	; (8001938 <HAL_DMA_IRQHandler+0x1f8>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d01a      	beq.n	800189c <HAL_DMA_IRQHandler+0x15c>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a34      	ldr	r2, [pc, #208]	; (800193c <HAL_DMA_IRQHandler+0x1fc>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d012      	beq.n	8001896 <HAL_DMA_IRQHandler+0x156>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a32      	ldr	r2, [pc, #200]	; (8001940 <HAL_DMA_IRQHandler+0x200>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d00a      	beq.n	8001890 <HAL_DMA_IRQHandler+0x150>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a31      	ldr	r2, [pc, #196]	; (8001944 <HAL_DMA_IRQHandler+0x204>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d102      	bne.n	800188a <HAL_DMA_IRQHandler+0x14a>
 8001884:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001888:	e00e      	b.n	80018a8 <HAL_DMA_IRQHandler+0x168>
 800188a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800188e:	e00b      	b.n	80018a8 <HAL_DMA_IRQHandler+0x168>
 8001890:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001894:	e008      	b.n	80018a8 <HAL_DMA_IRQHandler+0x168>
 8001896:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800189a:	e005      	b.n	80018a8 <HAL_DMA_IRQHandler+0x168>
 800189c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018a0:	e002      	b.n	80018a8 <HAL_DMA_IRQHandler+0x168>
 80018a2:	2320      	movs	r3, #32
 80018a4:	e000      	b.n	80018a8 <HAL_DMA_IRQHandler+0x168>
 80018a6:	2302      	movs	r3, #2
 80018a8:	4a27      	ldr	r2, [pc, #156]	; (8001948 <HAL_DMA_IRQHandler+0x208>)
 80018aa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d034      	beq.n	8001926 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80018c4:	e02f      	b.n	8001926 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	2208      	movs	r2, #8
 80018cc:	409a      	lsls	r2, r3
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	4013      	ands	r3, r2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d028      	beq.n	8001928 <HAL_DMA_IRQHandler+0x1e8>
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	f003 0308 	and.w	r3, r3, #8
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d023      	beq.n	8001928 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f022 020e 	bic.w	r2, r2, #14
 80018ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018f8:	2101      	movs	r1, #1
 80018fa:	fa01 f202 	lsl.w	r2, r1, r2
 80018fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2201      	movs	r2, #1
 800190a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	2b00      	cmp	r3, #0
 800191c:	d004      	beq.n	8001928 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	4798      	blx	r3
    }
  }
  return;
 8001926:	bf00      	nop
 8001928:	bf00      	nop
}
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40020008 	.word	0x40020008
 8001934:	4002001c 	.word	0x4002001c
 8001938:	40020030 	.word	0x40020030
 800193c:	40020044 	.word	0x40020044
 8001940:	40020058 	.word	0x40020058
 8001944:	4002006c 	.word	0x4002006c
 8001948:	40020000 	.word	0x40020000

0800194c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
 8001958:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001962:	2101      	movs	r1, #1
 8001964:	fa01 f202 	lsl.w	r2, r1, r2
 8001968:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	2b10      	cmp	r3, #16
 8001978:	d108      	bne.n	800198c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800198a:	e007      	b.n	800199c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	68ba      	ldr	r2, [r7, #8]
 8001992:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	60da      	str	r2, [r3, #12]
}
 800199c:	bf00      	nop
 800199e:	3714      	adds	r7, #20
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr
	...

080019a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b08b      	sub	sp, #44	; 0x2c
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019b2:	2300      	movs	r3, #0
 80019b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019b6:	2300      	movs	r3, #0
 80019b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ba:	e169      	b.n	8001c90 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019bc:	2201      	movs	r2, #1
 80019be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	69fa      	ldr	r2, [r7, #28]
 80019cc:	4013      	ands	r3, r2
 80019ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	f040 8158 	bne.w	8001c8a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	4a9a      	ldr	r2, [pc, #616]	; (8001c48 <HAL_GPIO_Init+0x2a0>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d05e      	beq.n	8001aa2 <HAL_GPIO_Init+0xfa>
 80019e4:	4a98      	ldr	r2, [pc, #608]	; (8001c48 <HAL_GPIO_Init+0x2a0>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d875      	bhi.n	8001ad6 <HAL_GPIO_Init+0x12e>
 80019ea:	4a98      	ldr	r2, [pc, #608]	; (8001c4c <HAL_GPIO_Init+0x2a4>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d058      	beq.n	8001aa2 <HAL_GPIO_Init+0xfa>
 80019f0:	4a96      	ldr	r2, [pc, #600]	; (8001c4c <HAL_GPIO_Init+0x2a4>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d86f      	bhi.n	8001ad6 <HAL_GPIO_Init+0x12e>
 80019f6:	4a96      	ldr	r2, [pc, #600]	; (8001c50 <HAL_GPIO_Init+0x2a8>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d052      	beq.n	8001aa2 <HAL_GPIO_Init+0xfa>
 80019fc:	4a94      	ldr	r2, [pc, #592]	; (8001c50 <HAL_GPIO_Init+0x2a8>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d869      	bhi.n	8001ad6 <HAL_GPIO_Init+0x12e>
 8001a02:	4a94      	ldr	r2, [pc, #592]	; (8001c54 <HAL_GPIO_Init+0x2ac>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d04c      	beq.n	8001aa2 <HAL_GPIO_Init+0xfa>
 8001a08:	4a92      	ldr	r2, [pc, #584]	; (8001c54 <HAL_GPIO_Init+0x2ac>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d863      	bhi.n	8001ad6 <HAL_GPIO_Init+0x12e>
 8001a0e:	4a92      	ldr	r2, [pc, #584]	; (8001c58 <HAL_GPIO_Init+0x2b0>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d046      	beq.n	8001aa2 <HAL_GPIO_Init+0xfa>
 8001a14:	4a90      	ldr	r2, [pc, #576]	; (8001c58 <HAL_GPIO_Init+0x2b0>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d85d      	bhi.n	8001ad6 <HAL_GPIO_Init+0x12e>
 8001a1a:	2b12      	cmp	r3, #18
 8001a1c:	d82a      	bhi.n	8001a74 <HAL_GPIO_Init+0xcc>
 8001a1e:	2b12      	cmp	r3, #18
 8001a20:	d859      	bhi.n	8001ad6 <HAL_GPIO_Init+0x12e>
 8001a22:	a201      	add	r2, pc, #4	; (adr r2, 8001a28 <HAL_GPIO_Init+0x80>)
 8001a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a28:	08001aa3 	.word	0x08001aa3
 8001a2c:	08001a7d 	.word	0x08001a7d
 8001a30:	08001a8f 	.word	0x08001a8f
 8001a34:	08001ad1 	.word	0x08001ad1
 8001a38:	08001ad7 	.word	0x08001ad7
 8001a3c:	08001ad7 	.word	0x08001ad7
 8001a40:	08001ad7 	.word	0x08001ad7
 8001a44:	08001ad7 	.word	0x08001ad7
 8001a48:	08001ad7 	.word	0x08001ad7
 8001a4c:	08001ad7 	.word	0x08001ad7
 8001a50:	08001ad7 	.word	0x08001ad7
 8001a54:	08001ad7 	.word	0x08001ad7
 8001a58:	08001ad7 	.word	0x08001ad7
 8001a5c:	08001ad7 	.word	0x08001ad7
 8001a60:	08001ad7 	.word	0x08001ad7
 8001a64:	08001ad7 	.word	0x08001ad7
 8001a68:	08001ad7 	.word	0x08001ad7
 8001a6c:	08001a85 	.word	0x08001a85
 8001a70:	08001a99 	.word	0x08001a99
 8001a74:	4a79      	ldr	r2, [pc, #484]	; (8001c5c <HAL_GPIO_Init+0x2b4>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d013      	beq.n	8001aa2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a7a:	e02c      	b.n	8001ad6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	623b      	str	r3, [r7, #32]
          break;
 8001a82:	e029      	b.n	8001ad8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	3304      	adds	r3, #4
 8001a8a:	623b      	str	r3, [r7, #32]
          break;
 8001a8c:	e024      	b.n	8001ad8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	3308      	adds	r3, #8
 8001a94:	623b      	str	r3, [r7, #32]
          break;
 8001a96:	e01f      	b.n	8001ad8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	330c      	adds	r3, #12
 8001a9e:	623b      	str	r3, [r7, #32]
          break;
 8001aa0:	e01a      	b.n	8001ad8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d102      	bne.n	8001ab0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001aaa:	2304      	movs	r3, #4
 8001aac:	623b      	str	r3, [r7, #32]
          break;
 8001aae:	e013      	b.n	8001ad8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d105      	bne.n	8001ac4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ab8:	2308      	movs	r3, #8
 8001aba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	69fa      	ldr	r2, [r7, #28]
 8001ac0:	611a      	str	r2, [r3, #16]
          break;
 8001ac2:	e009      	b.n	8001ad8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ac4:	2308      	movs	r3, #8
 8001ac6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	69fa      	ldr	r2, [r7, #28]
 8001acc:	615a      	str	r2, [r3, #20]
          break;
 8001ace:	e003      	b.n	8001ad8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	623b      	str	r3, [r7, #32]
          break;
 8001ad4:	e000      	b.n	8001ad8 <HAL_GPIO_Init+0x130>
          break;
 8001ad6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	2bff      	cmp	r3, #255	; 0xff
 8001adc:	d801      	bhi.n	8001ae2 <HAL_GPIO_Init+0x13a>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	e001      	b.n	8001ae6 <HAL_GPIO_Init+0x13e>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	3304      	adds	r3, #4
 8001ae6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	2bff      	cmp	r3, #255	; 0xff
 8001aec:	d802      	bhi.n	8001af4 <HAL_GPIO_Init+0x14c>
 8001aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	e002      	b.n	8001afa <HAL_GPIO_Init+0x152>
 8001af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af6:	3b08      	subs	r3, #8
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	210f      	movs	r1, #15
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	fa01 f303 	lsl.w	r3, r1, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	401a      	ands	r2, r3
 8001b0c:	6a39      	ldr	r1, [r7, #32]
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	431a      	orrs	r2, r3
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	f000 80b1 	beq.w	8001c8a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b28:	4b4d      	ldr	r3, [pc, #308]	; (8001c60 <HAL_GPIO_Init+0x2b8>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	4a4c      	ldr	r2, [pc, #304]	; (8001c60 <HAL_GPIO_Init+0x2b8>)
 8001b2e:	f043 0301 	orr.w	r3, r3, #1
 8001b32:	6193      	str	r3, [r2, #24]
 8001b34:	4b4a      	ldr	r3, [pc, #296]	; (8001c60 <HAL_GPIO_Init+0x2b8>)
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	f003 0301 	and.w	r3, r3, #1
 8001b3c:	60bb      	str	r3, [r7, #8]
 8001b3e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b40:	4a48      	ldr	r2, [pc, #288]	; (8001c64 <HAL_GPIO_Init+0x2bc>)
 8001b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b44:	089b      	lsrs	r3, r3, #2
 8001b46:	3302      	adds	r3, #2
 8001b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b4c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b50:	f003 0303 	and.w	r3, r3, #3
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	220f      	movs	r2, #15
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	4013      	ands	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a40      	ldr	r2, [pc, #256]	; (8001c68 <HAL_GPIO_Init+0x2c0>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d013      	beq.n	8001b94 <HAL_GPIO_Init+0x1ec>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	4a3f      	ldr	r2, [pc, #252]	; (8001c6c <HAL_GPIO_Init+0x2c4>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d00d      	beq.n	8001b90 <HAL_GPIO_Init+0x1e8>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4a3e      	ldr	r2, [pc, #248]	; (8001c70 <HAL_GPIO_Init+0x2c8>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d007      	beq.n	8001b8c <HAL_GPIO_Init+0x1e4>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4a3d      	ldr	r2, [pc, #244]	; (8001c74 <HAL_GPIO_Init+0x2cc>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d101      	bne.n	8001b88 <HAL_GPIO_Init+0x1e0>
 8001b84:	2303      	movs	r3, #3
 8001b86:	e006      	b.n	8001b96 <HAL_GPIO_Init+0x1ee>
 8001b88:	2304      	movs	r3, #4
 8001b8a:	e004      	b.n	8001b96 <HAL_GPIO_Init+0x1ee>
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	e002      	b.n	8001b96 <HAL_GPIO_Init+0x1ee>
 8001b90:	2301      	movs	r3, #1
 8001b92:	e000      	b.n	8001b96 <HAL_GPIO_Init+0x1ee>
 8001b94:	2300      	movs	r3, #0
 8001b96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b98:	f002 0203 	and.w	r2, r2, #3
 8001b9c:	0092      	lsls	r2, r2, #2
 8001b9e:	4093      	lsls	r3, r2
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ba6:	492f      	ldr	r1, [pc, #188]	; (8001c64 <HAL_GPIO_Init+0x2bc>)
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001baa:	089b      	lsrs	r3, r3, #2
 8001bac:	3302      	adds	r3, #2
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d006      	beq.n	8001bce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bc0:	4b2d      	ldr	r3, [pc, #180]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	492c      	ldr	r1, [pc, #176]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	600b      	str	r3, [r1, #0]
 8001bcc:	e006      	b.n	8001bdc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bce:	4b2a      	ldr	r3, [pc, #168]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	4928      	ldr	r1, [pc, #160]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001bd8:	4013      	ands	r3, r2
 8001bda:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d006      	beq.n	8001bf6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001be8:	4b23      	ldr	r3, [pc, #140]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001bea:	685a      	ldr	r2, [r3, #4]
 8001bec:	4922      	ldr	r1, [pc, #136]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
 8001bf4:	e006      	b.n	8001c04 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bf6:	4b20      	ldr	r3, [pc, #128]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001bf8:	685a      	ldr	r2, [r3, #4]
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	491e      	ldr	r1, [pc, #120]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001c00:	4013      	ands	r3, r2
 8001c02:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d006      	beq.n	8001c1e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c10:	4b19      	ldr	r3, [pc, #100]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001c12:	689a      	ldr	r2, [r3, #8]
 8001c14:	4918      	ldr	r1, [pc, #96]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	608b      	str	r3, [r1, #8]
 8001c1c:	e006      	b.n	8001c2c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c1e:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001c20:	689a      	ldr	r2, [r3, #8]
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	43db      	mvns	r3, r3
 8001c26:	4914      	ldr	r1, [pc, #80]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001c28:	4013      	ands	r3, r2
 8001c2a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d021      	beq.n	8001c7c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c38:	4b0f      	ldr	r3, [pc, #60]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001c3a:	68da      	ldr	r2, [r3, #12]
 8001c3c:	490e      	ldr	r1, [pc, #56]	; (8001c78 <HAL_GPIO_Init+0x2d0>)
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	60cb      	str	r3, [r1, #12]
 8001c44:	e021      	b.n	8001c8a <HAL_GPIO_Init+0x2e2>
 8001c46:	bf00      	nop
 8001c48:	10320000 	.word	0x10320000
 8001c4c:	10310000 	.word	0x10310000
 8001c50:	10220000 	.word	0x10220000
 8001c54:	10210000 	.word	0x10210000
 8001c58:	10120000 	.word	0x10120000
 8001c5c:	10110000 	.word	0x10110000
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40010000 	.word	0x40010000
 8001c68:	40010800 	.word	0x40010800
 8001c6c:	40010c00 	.word	0x40010c00
 8001c70:	40011000 	.word	0x40011000
 8001c74:	40011400 	.word	0x40011400
 8001c78:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c7c:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <HAL_GPIO_Init+0x304>)
 8001c7e:	68da      	ldr	r2, [r3, #12]
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	43db      	mvns	r3, r3
 8001c84:	4909      	ldr	r1, [pc, #36]	; (8001cac <HAL_GPIO_Init+0x304>)
 8001c86:	4013      	ands	r3, r2
 8001c88:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c96:	fa22 f303 	lsr.w	r3, r2, r3
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f47f ae8e 	bne.w	80019bc <HAL_GPIO_Init+0x14>
  }
}
 8001ca0:	bf00      	nop
 8001ca2:	bf00      	nop
 8001ca4:	372c      	adds	r7, #44	; 0x2c
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr
 8001cac:	40010400 	.word	0x40010400

08001cb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	887b      	ldrh	r3, [r7, #2]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d002      	beq.n	8001cce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	73fb      	strb	r3, [r7, #15]
 8001ccc:	e001      	b.n	8001cd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bc80      	pop	{r7}
 8001cdc:	4770      	bx	lr

08001cde <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	807b      	strh	r3, [r7, #2]
 8001cea:	4613      	mov	r3, r2
 8001cec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cee:	787b      	ldrb	r3, [r7, #1]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d003      	beq.n	8001cfc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cf4:	887a      	ldrh	r2, [r7, #2]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cfa:	e003      	b.n	8001d04 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cfc:	887b      	ldrh	r3, [r7, #2]
 8001cfe:	041a      	lsls	r2, r3, #16
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	611a      	str	r2, [r3, #16]
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr
	...

08001d10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e272      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	f000 8087 	beq.w	8001e3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d30:	4b92      	ldr	r3, [pc, #584]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 030c 	and.w	r3, r3, #12
 8001d38:	2b04      	cmp	r3, #4
 8001d3a:	d00c      	beq.n	8001d56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d3c:	4b8f      	ldr	r3, [pc, #572]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f003 030c 	and.w	r3, r3, #12
 8001d44:	2b08      	cmp	r3, #8
 8001d46:	d112      	bne.n	8001d6e <HAL_RCC_OscConfig+0x5e>
 8001d48:	4b8c      	ldr	r3, [pc, #560]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d54:	d10b      	bne.n	8001d6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d56:	4b89      	ldr	r3, [pc, #548]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d06c      	beq.n	8001e3c <HAL_RCC_OscConfig+0x12c>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d168      	bne.n	8001e3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e24c      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d76:	d106      	bne.n	8001d86 <HAL_RCC_OscConfig+0x76>
 8001d78:	4b80      	ldr	r3, [pc, #512]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a7f      	ldr	r2, [pc, #508]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d82:	6013      	str	r3, [r2, #0]
 8001d84:	e02e      	b.n	8001de4 <HAL_RCC_OscConfig+0xd4>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d10c      	bne.n	8001da8 <HAL_RCC_OscConfig+0x98>
 8001d8e:	4b7b      	ldr	r3, [pc, #492]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a7a      	ldr	r2, [pc, #488]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001d94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d98:	6013      	str	r3, [r2, #0]
 8001d9a:	4b78      	ldr	r3, [pc, #480]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a77      	ldr	r2, [pc, #476]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001da0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001da4:	6013      	str	r3, [r2, #0]
 8001da6:	e01d      	b.n	8001de4 <HAL_RCC_OscConfig+0xd4>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001db0:	d10c      	bne.n	8001dcc <HAL_RCC_OscConfig+0xbc>
 8001db2:	4b72      	ldr	r3, [pc, #456]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a71      	ldr	r2, [pc, #452]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001db8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dbc:	6013      	str	r3, [r2, #0]
 8001dbe:	4b6f      	ldr	r3, [pc, #444]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a6e      	ldr	r2, [pc, #440]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	e00b      	b.n	8001de4 <HAL_RCC_OscConfig+0xd4>
 8001dcc:	4b6b      	ldr	r3, [pc, #428]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a6a      	ldr	r2, [pc, #424]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dd6:	6013      	str	r3, [r2, #0]
 8001dd8:	4b68      	ldr	r3, [pc, #416]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a67      	ldr	r2, [pc, #412]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001de2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d013      	beq.n	8001e14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dec:	f7ff fab2 	bl	8001354 <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001df4:	f7ff faae 	bl	8001354 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b64      	cmp	r3, #100	; 0x64
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e200      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e06:	4b5d      	ldr	r3, [pc, #372]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d0f0      	beq.n	8001df4 <HAL_RCC_OscConfig+0xe4>
 8001e12:	e014      	b.n	8001e3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e14:	f7ff fa9e 	bl	8001354 <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e1c:	f7ff fa9a 	bl	8001354 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b64      	cmp	r3, #100	; 0x64
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e1ec      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e2e:	4b53      	ldr	r3, [pc, #332]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f0      	bne.n	8001e1c <HAL_RCC_OscConfig+0x10c>
 8001e3a:	e000      	b.n	8001e3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d063      	beq.n	8001f12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e4a:	4b4c      	ldr	r3, [pc, #304]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f003 030c 	and.w	r3, r3, #12
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d00b      	beq.n	8001e6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e56:	4b49      	ldr	r3, [pc, #292]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f003 030c 	and.w	r3, r3, #12
 8001e5e:	2b08      	cmp	r3, #8
 8001e60:	d11c      	bne.n	8001e9c <HAL_RCC_OscConfig+0x18c>
 8001e62:	4b46      	ldr	r3, [pc, #280]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d116      	bne.n	8001e9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e6e:	4b43      	ldr	r3, [pc, #268]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d005      	beq.n	8001e86 <HAL_RCC_OscConfig+0x176>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d001      	beq.n	8001e86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e1c0      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e86:	4b3d      	ldr	r3, [pc, #244]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	695b      	ldr	r3, [r3, #20]
 8001e92:	00db      	lsls	r3, r3, #3
 8001e94:	4939      	ldr	r1, [pc, #228]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001e96:	4313      	orrs	r3, r2
 8001e98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e9a:	e03a      	b.n	8001f12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	691b      	ldr	r3, [r3, #16]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d020      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ea4:	4b36      	ldr	r3, [pc, #216]	; (8001f80 <HAL_RCC_OscConfig+0x270>)
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eaa:	f7ff fa53 	bl	8001354 <HAL_GetTick>
 8001eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb0:	e008      	b.n	8001ec4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eb2:	f7ff fa4f 	bl	8001354 <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d901      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e1a1      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec4:	4b2d      	ldr	r3, [pc, #180]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d0f0      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed0:	4b2a      	ldr	r3, [pc, #168]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	695b      	ldr	r3, [r3, #20]
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	4927      	ldr	r1, [pc, #156]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	600b      	str	r3, [r1, #0]
 8001ee4:	e015      	b.n	8001f12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ee6:	4b26      	ldr	r3, [pc, #152]	; (8001f80 <HAL_RCC_OscConfig+0x270>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eec:	f7ff fa32 	bl	8001354 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ef4:	f7ff fa2e 	bl	8001354 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e180      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f06:	4b1d      	ldr	r3, [pc, #116]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f0      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0308 	and.w	r3, r3, #8
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d03a      	beq.n	8001f94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d019      	beq.n	8001f5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f26:	4b17      	ldr	r3, [pc, #92]	; (8001f84 <HAL_RCC_OscConfig+0x274>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f2c:	f7ff fa12 	bl	8001354 <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f32:	e008      	b.n	8001f46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f34:	f7ff fa0e 	bl	8001354 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e160      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f46:	4b0d      	ldr	r3, [pc, #52]	; (8001f7c <HAL_RCC_OscConfig+0x26c>)
 8001f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d0f0      	beq.n	8001f34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f52:	2001      	movs	r0, #1
 8001f54:	f000 fad8 	bl	8002508 <RCC_Delay>
 8001f58:	e01c      	b.n	8001f94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f5a:	4b0a      	ldr	r3, [pc, #40]	; (8001f84 <HAL_RCC_OscConfig+0x274>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f60:	f7ff f9f8 	bl	8001354 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f66:	e00f      	b.n	8001f88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f68:	f7ff f9f4 	bl	8001354 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d908      	bls.n	8001f88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e146      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
 8001f7a:	bf00      	nop
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	42420000 	.word	0x42420000
 8001f84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f88:	4b92      	ldr	r3, [pc, #584]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1e9      	bne.n	8001f68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f000 80a6 	beq.w	80020ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fa6:	4b8b      	ldr	r3, [pc, #556]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d10d      	bne.n	8001fce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fb2:	4b88      	ldr	r3, [pc, #544]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	4a87      	ldr	r2, [pc, #540]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8001fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fbc:	61d3      	str	r3, [r2, #28]
 8001fbe:	4b85      	ldr	r3, [pc, #532]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc6:	60bb      	str	r3, [r7, #8]
 8001fc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fce:	4b82      	ldr	r3, [pc, #520]	; (80021d8 <HAL_RCC_OscConfig+0x4c8>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d118      	bne.n	800200c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fda:	4b7f      	ldr	r3, [pc, #508]	; (80021d8 <HAL_RCC_OscConfig+0x4c8>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a7e      	ldr	r2, [pc, #504]	; (80021d8 <HAL_RCC_OscConfig+0x4c8>)
 8001fe0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fe4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fe6:	f7ff f9b5 	bl	8001354 <HAL_GetTick>
 8001fea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fec:	e008      	b.n	8002000 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fee:	f7ff f9b1 	bl	8001354 <HAL_GetTick>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	2b64      	cmp	r3, #100	; 0x64
 8001ffa:	d901      	bls.n	8002000 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e103      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002000:	4b75      	ldr	r3, [pc, #468]	; (80021d8 <HAL_RCC_OscConfig+0x4c8>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002008:	2b00      	cmp	r3, #0
 800200a:	d0f0      	beq.n	8001fee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d106      	bne.n	8002022 <HAL_RCC_OscConfig+0x312>
 8002014:	4b6f      	ldr	r3, [pc, #444]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	4a6e      	ldr	r2, [pc, #440]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	6213      	str	r3, [r2, #32]
 8002020:	e02d      	b.n	800207e <HAL_RCC_OscConfig+0x36e>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d10c      	bne.n	8002044 <HAL_RCC_OscConfig+0x334>
 800202a:	4b6a      	ldr	r3, [pc, #424]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	4a69      	ldr	r2, [pc, #420]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002030:	f023 0301 	bic.w	r3, r3, #1
 8002034:	6213      	str	r3, [r2, #32]
 8002036:	4b67      	ldr	r3, [pc, #412]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	4a66      	ldr	r2, [pc, #408]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 800203c:	f023 0304 	bic.w	r3, r3, #4
 8002040:	6213      	str	r3, [r2, #32]
 8002042:	e01c      	b.n	800207e <HAL_RCC_OscConfig+0x36e>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	2b05      	cmp	r3, #5
 800204a:	d10c      	bne.n	8002066 <HAL_RCC_OscConfig+0x356>
 800204c:	4b61      	ldr	r3, [pc, #388]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	4a60      	ldr	r2, [pc, #384]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002052:	f043 0304 	orr.w	r3, r3, #4
 8002056:	6213      	str	r3, [r2, #32]
 8002058:	4b5e      	ldr	r3, [pc, #376]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	4a5d      	ldr	r2, [pc, #372]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	6213      	str	r3, [r2, #32]
 8002064:	e00b      	b.n	800207e <HAL_RCC_OscConfig+0x36e>
 8002066:	4b5b      	ldr	r3, [pc, #364]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	4a5a      	ldr	r2, [pc, #360]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 800206c:	f023 0301 	bic.w	r3, r3, #1
 8002070:	6213      	str	r3, [r2, #32]
 8002072:	4b58      	ldr	r3, [pc, #352]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002074:	6a1b      	ldr	r3, [r3, #32]
 8002076:	4a57      	ldr	r2, [pc, #348]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002078:	f023 0304 	bic.w	r3, r3, #4
 800207c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d015      	beq.n	80020b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002086:	f7ff f965 	bl	8001354 <HAL_GetTick>
 800208a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800208c:	e00a      	b.n	80020a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800208e:	f7ff f961 	bl	8001354 <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	f241 3288 	movw	r2, #5000	; 0x1388
 800209c:	4293      	cmp	r3, r2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e0b1      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020a4:	4b4b      	ldr	r3, [pc, #300]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d0ee      	beq.n	800208e <HAL_RCC_OscConfig+0x37e>
 80020b0:	e014      	b.n	80020dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020b2:	f7ff f94f 	bl	8001354 <HAL_GetTick>
 80020b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020b8:	e00a      	b.n	80020d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ba:	f7ff f94b 	bl	8001354 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e09b      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020d0:	4b40      	ldr	r3, [pc, #256]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1ee      	bne.n	80020ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020dc:	7dfb      	ldrb	r3, [r7, #23]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d105      	bne.n	80020ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020e2:	4b3c      	ldr	r3, [pc, #240]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	4a3b      	ldr	r2, [pc, #236]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 80020e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f000 8087 	beq.w	8002206 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020f8:	4b36      	ldr	r3, [pc, #216]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f003 030c 	and.w	r3, r3, #12
 8002100:	2b08      	cmp	r3, #8
 8002102:	d061      	beq.n	80021c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	69db      	ldr	r3, [r3, #28]
 8002108:	2b02      	cmp	r3, #2
 800210a:	d146      	bne.n	800219a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800210c:	4b33      	ldr	r3, [pc, #204]	; (80021dc <HAL_RCC_OscConfig+0x4cc>)
 800210e:	2200      	movs	r2, #0
 8002110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002112:	f7ff f91f 	bl	8001354 <HAL_GetTick>
 8002116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002118:	e008      	b.n	800212c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800211a:	f7ff f91b 	bl	8001354 <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e06d      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800212c:	4b29      	ldr	r3, [pc, #164]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d1f0      	bne.n	800211a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002140:	d108      	bne.n	8002154 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002142:	4b24      	ldr	r3, [pc, #144]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	4921      	ldr	r1, [pc, #132]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002150:	4313      	orrs	r3, r2
 8002152:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002154:	4b1f      	ldr	r3, [pc, #124]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a19      	ldr	r1, [r3, #32]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002164:	430b      	orrs	r3, r1
 8002166:	491b      	ldr	r1, [pc, #108]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 8002168:	4313      	orrs	r3, r2
 800216a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800216c:	4b1b      	ldr	r3, [pc, #108]	; (80021dc <HAL_RCC_OscConfig+0x4cc>)
 800216e:	2201      	movs	r2, #1
 8002170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002172:	f7ff f8ef 	bl	8001354 <HAL_GetTick>
 8002176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002178:	e008      	b.n	800218c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800217a:	f7ff f8eb 	bl	8001354 <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	2b02      	cmp	r3, #2
 8002186:	d901      	bls.n	800218c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e03d      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800218c:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0f0      	beq.n	800217a <HAL_RCC_OscConfig+0x46a>
 8002198:	e035      	b.n	8002206 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800219a:	4b10      	ldr	r3, [pc, #64]	; (80021dc <HAL_RCC_OscConfig+0x4cc>)
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a0:	f7ff f8d8 	bl	8001354 <HAL_GetTick>
 80021a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021a6:	e008      	b.n	80021ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021a8:	f7ff f8d4 	bl	8001354 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e026      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ba:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <HAL_RCC_OscConfig+0x4c4>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1f0      	bne.n	80021a8 <HAL_RCC_OscConfig+0x498>
 80021c6:	e01e      	b.n	8002206 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	69db      	ldr	r3, [r3, #28]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d107      	bne.n	80021e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e019      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
 80021d4:	40021000 	.word	0x40021000
 80021d8:	40007000 	.word	0x40007000
 80021dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021e0:	4b0b      	ldr	r3, [pc, #44]	; (8002210 <HAL_RCC_OscConfig+0x500>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d106      	bne.n	8002202 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021fe:	429a      	cmp	r2, r3
 8002200:	d001      	beq.n	8002206 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e000      	b.n	8002208 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002206:	2300      	movs	r3, #0
}
 8002208:	4618      	mov	r0, r3
 800220a:	3718      	adds	r7, #24
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40021000 	.word	0x40021000

08002214 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d101      	bne.n	8002228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0d0      	b.n	80023ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002228:	4b6a      	ldr	r3, [pc, #424]	; (80023d4 <HAL_RCC_ClockConfig+0x1c0>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0307 	and.w	r3, r3, #7
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	429a      	cmp	r2, r3
 8002234:	d910      	bls.n	8002258 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002236:	4b67      	ldr	r3, [pc, #412]	; (80023d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f023 0207 	bic.w	r2, r3, #7
 800223e:	4965      	ldr	r1, [pc, #404]	; (80023d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	4313      	orrs	r3, r2
 8002244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002246:	4b63      	ldr	r3, [pc, #396]	; (80023d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0307 	and.w	r3, r3, #7
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	429a      	cmp	r2, r3
 8002252:	d001      	beq.n	8002258 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e0b8      	b.n	80023ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d020      	beq.n	80022a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0304 	and.w	r3, r3, #4
 800226c:	2b00      	cmp	r3, #0
 800226e:	d005      	beq.n	800227c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002270:	4b59      	ldr	r3, [pc, #356]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	4a58      	ldr	r2, [pc, #352]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002276:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800227a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0308 	and.w	r3, r3, #8
 8002284:	2b00      	cmp	r3, #0
 8002286:	d005      	beq.n	8002294 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002288:	4b53      	ldr	r3, [pc, #332]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	4a52      	ldr	r2, [pc, #328]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 800228e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002292:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002294:	4b50      	ldr	r3, [pc, #320]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	494d      	ldr	r1, [pc, #308]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d040      	beq.n	8002334 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d107      	bne.n	80022ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ba:	4b47      	ldr	r3, [pc, #284]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d115      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e07f      	b.n	80023ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d107      	bne.n	80022e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d2:	4b41      	ldr	r3, [pc, #260]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d109      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e073      	b.n	80023ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e2:	4b3d      	ldr	r3, [pc, #244]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e06b      	b.n	80023ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022f2:	4b39      	ldr	r3, [pc, #228]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f023 0203 	bic.w	r2, r3, #3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	4936      	ldr	r1, [pc, #216]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002300:	4313      	orrs	r3, r2
 8002302:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002304:	f7ff f826 	bl	8001354 <HAL_GetTick>
 8002308:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800230a:	e00a      	b.n	8002322 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800230c:	f7ff f822 	bl	8001354 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	f241 3288 	movw	r2, #5000	; 0x1388
 800231a:	4293      	cmp	r3, r2
 800231c:	d901      	bls.n	8002322 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e053      	b.n	80023ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002322:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f003 020c 	and.w	r2, r3, #12
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	429a      	cmp	r2, r3
 8002332:	d1eb      	bne.n	800230c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002334:	4b27      	ldr	r3, [pc, #156]	; (80023d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0307 	and.w	r3, r3, #7
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	429a      	cmp	r2, r3
 8002340:	d210      	bcs.n	8002364 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002342:	4b24      	ldr	r3, [pc, #144]	; (80023d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f023 0207 	bic.w	r2, r3, #7
 800234a:	4922      	ldr	r1, [pc, #136]	; (80023d4 <HAL_RCC_ClockConfig+0x1c0>)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	4313      	orrs	r3, r2
 8002350:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002352:	4b20      	ldr	r3, [pc, #128]	; (80023d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	429a      	cmp	r2, r3
 800235e:	d001      	beq.n	8002364 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e032      	b.n	80023ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0304 	and.w	r3, r3, #4
 800236c:	2b00      	cmp	r3, #0
 800236e:	d008      	beq.n	8002382 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002370:	4b19      	ldr	r3, [pc, #100]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	4916      	ldr	r1, [pc, #88]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 800237e:	4313      	orrs	r3, r2
 8002380:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0308 	and.w	r3, r3, #8
 800238a:	2b00      	cmp	r3, #0
 800238c:	d009      	beq.n	80023a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800238e:	4b12      	ldr	r3, [pc, #72]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	00db      	lsls	r3, r3, #3
 800239c:	490e      	ldr	r1, [pc, #56]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 800239e:	4313      	orrs	r3, r2
 80023a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023a2:	f000 f821 	bl	80023e8 <HAL_RCC_GetSysClockFreq>
 80023a6:	4602      	mov	r2, r0
 80023a8:	4b0b      	ldr	r3, [pc, #44]	; (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	091b      	lsrs	r3, r3, #4
 80023ae:	f003 030f 	and.w	r3, r3, #15
 80023b2:	490a      	ldr	r1, [pc, #40]	; (80023dc <HAL_RCC_ClockConfig+0x1c8>)
 80023b4:	5ccb      	ldrb	r3, [r1, r3]
 80023b6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ba:	4a09      	ldr	r2, [pc, #36]	; (80023e0 <HAL_RCC_ClockConfig+0x1cc>)
 80023bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023be:	4b09      	ldr	r3, [pc, #36]	; (80023e4 <HAL_RCC_ClockConfig+0x1d0>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7fe ff84 	bl	80012d0 <HAL_InitTick>

  return HAL_OK;
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40022000 	.word	0x40022000
 80023d8:	40021000 	.word	0x40021000
 80023dc:	08003898 	.word	0x08003898
 80023e0:	20000030 	.word	0x20000030
 80023e4:	200002d8 	.word	0x200002d8

080023e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023e8:	b490      	push	{r4, r7}
 80023ea:	b08a      	sub	sp, #40	; 0x28
 80023ec:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80023ee:	4b29      	ldr	r3, [pc, #164]	; (8002494 <HAL_RCC_GetSysClockFreq+0xac>)
 80023f0:	1d3c      	adds	r4, r7, #4
 80023f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80023f8:	f240 2301 	movw	r3, #513	; 0x201
 80023fc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023fe:	2300      	movs	r3, #0
 8002400:	61fb      	str	r3, [r7, #28]
 8002402:	2300      	movs	r3, #0
 8002404:	61bb      	str	r3, [r7, #24]
 8002406:	2300      	movs	r3, #0
 8002408:	627b      	str	r3, [r7, #36]	; 0x24
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800240e:	2300      	movs	r3, #0
 8002410:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002412:	4b21      	ldr	r3, [pc, #132]	; (8002498 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	f003 030c 	and.w	r3, r3, #12
 800241e:	2b04      	cmp	r3, #4
 8002420:	d002      	beq.n	8002428 <HAL_RCC_GetSysClockFreq+0x40>
 8002422:	2b08      	cmp	r3, #8
 8002424:	d003      	beq.n	800242e <HAL_RCC_GetSysClockFreq+0x46>
 8002426:	e02b      	b.n	8002480 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002428:	4b1c      	ldr	r3, [pc, #112]	; (800249c <HAL_RCC_GetSysClockFreq+0xb4>)
 800242a:	623b      	str	r3, [r7, #32]
      break;
 800242c:	e02b      	b.n	8002486 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	0c9b      	lsrs	r3, r3, #18
 8002432:	f003 030f 	and.w	r3, r3, #15
 8002436:	3328      	adds	r3, #40	; 0x28
 8002438:	443b      	add	r3, r7
 800243a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800243e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d012      	beq.n	8002470 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800244a:	4b13      	ldr	r3, [pc, #76]	; (8002498 <HAL_RCC_GetSysClockFreq+0xb0>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	0c5b      	lsrs	r3, r3, #17
 8002450:	f003 0301 	and.w	r3, r3, #1
 8002454:	3328      	adds	r3, #40	; 0x28
 8002456:	443b      	add	r3, r7
 8002458:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800245c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	4a0e      	ldr	r2, [pc, #56]	; (800249c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002462:	fb03 f202 	mul.w	r2, r3, r2
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	fbb2 f3f3 	udiv	r3, r2, r3
 800246c:	627b      	str	r3, [r7, #36]	; 0x24
 800246e:	e004      	b.n	800247a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	4a0b      	ldr	r2, [pc, #44]	; (80024a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002474:	fb02 f303 	mul.w	r3, r2, r3
 8002478:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800247a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247c:	623b      	str	r3, [r7, #32]
      break;
 800247e:	e002      	b.n	8002486 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002480:	4b06      	ldr	r3, [pc, #24]	; (800249c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002482:	623b      	str	r3, [r7, #32]
      break;
 8002484:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002486:	6a3b      	ldr	r3, [r7, #32]
}
 8002488:	4618      	mov	r0, r3
 800248a:	3728      	adds	r7, #40	; 0x28
 800248c:	46bd      	mov	sp, r7
 800248e:	bc90      	pop	{r4, r7}
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	08003888 	.word	0x08003888
 8002498:	40021000 	.word	0x40021000
 800249c:	007a1200 	.word	0x007a1200
 80024a0:	003d0900 	.word	0x003d0900

080024a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024a8:	4b02      	ldr	r3, [pc, #8]	; (80024b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80024aa:	681b      	ldr	r3, [r3, #0]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr
 80024b4:	20000030 	.word	0x20000030

080024b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024bc:	f7ff fff2 	bl	80024a4 <HAL_RCC_GetHCLKFreq>
 80024c0:	4602      	mov	r2, r0
 80024c2:	4b05      	ldr	r3, [pc, #20]	; (80024d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	0a1b      	lsrs	r3, r3, #8
 80024c8:	f003 0307 	and.w	r3, r3, #7
 80024cc:	4903      	ldr	r1, [pc, #12]	; (80024dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80024ce:	5ccb      	ldrb	r3, [r1, r3]
 80024d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40021000 	.word	0x40021000
 80024dc:	080038a8 	.word	0x080038a8

080024e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024e4:	f7ff ffde 	bl	80024a4 <HAL_RCC_GetHCLKFreq>
 80024e8:	4602      	mov	r2, r0
 80024ea:	4b05      	ldr	r3, [pc, #20]	; (8002500 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	0adb      	lsrs	r3, r3, #11
 80024f0:	f003 0307 	and.w	r3, r3, #7
 80024f4:	4903      	ldr	r1, [pc, #12]	; (8002504 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024f6:	5ccb      	ldrb	r3, [r1, r3]
 80024f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40021000 	.word	0x40021000
 8002504:	080038a8 	.word	0x080038a8

08002508 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002510:	4b0a      	ldr	r3, [pc, #40]	; (800253c <RCC_Delay+0x34>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <RCC_Delay+0x38>)
 8002516:	fba2 2303 	umull	r2, r3, r2, r3
 800251a:	0a5b      	lsrs	r3, r3, #9
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	fb02 f303 	mul.w	r3, r2, r3
 8002522:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002524:	bf00      	nop
  }
  while (Delay --);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	1e5a      	subs	r2, r3, #1
 800252a:	60fa      	str	r2, [r7, #12]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1f9      	bne.n	8002524 <RCC_Delay+0x1c>
}
 8002530:	bf00      	nop
 8002532:	bf00      	nop
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr
 800253c:	20000030 	.word	0x20000030
 8002540:	10624dd3 	.word	0x10624dd3

08002544 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d101      	bne.n	8002556 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e076      	b.n	8002644 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255a:	2b00      	cmp	r3, #0
 800255c:	d108      	bne.n	8002570 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002566:	d009      	beq.n	800257c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	61da      	str	r2, [r3, #28]
 800256e:	e005      	b.n	800257c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002588:	b2db      	uxtb	r3, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	d106      	bne.n	800259c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7fe f83a 	bl	8000610 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2202      	movs	r2, #2
 80025a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80025c4:	431a      	orrs	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025ce:	431a      	orrs	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	431a      	orrs	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	695b      	ldr	r3, [r3, #20]
 80025de:	f003 0301 	and.w	r3, r3, #1
 80025e2:	431a      	orrs	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025ec:	431a      	orrs	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80025f6:	431a      	orrs	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002600:	ea42 0103 	orr.w	r1, r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002608:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	0c1a      	lsrs	r2, r3, #16
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f002 0204 	and.w	r2, r2, #4
 8002622:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	69da      	ldr	r2, [r3, #28]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002632:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	603b      	str	r3, [r7, #0]
 8002658:	4613      	mov	r3, r2
 800265a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800265c:	2300      	movs	r3, #0
 800265e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002666:	2b01      	cmp	r3, #1
 8002668:	d101      	bne.n	800266e <HAL_SPI_Transmit+0x22>
 800266a:	2302      	movs	r3, #2
 800266c:	e126      	b.n	80028bc <HAL_SPI_Transmit+0x270>
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002676:	f7fe fe6d 	bl	8001354 <HAL_GetTick>
 800267a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800267c:	88fb      	ldrh	r3, [r7, #6]
 800267e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002686:	b2db      	uxtb	r3, r3
 8002688:	2b01      	cmp	r3, #1
 800268a:	d002      	beq.n	8002692 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800268c:	2302      	movs	r3, #2
 800268e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002690:	e10b      	b.n	80028aa <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d002      	beq.n	800269e <HAL_SPI_Transmit+0x52>
 8002698:	88fb      	ldrh	r3, [r7, #6]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d102      	bne.n	80026a4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80026a2:	e102      	b.n	80028aa <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2203      	movs	r2, #3
 80026a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	68ba      	ldr	r2, [r7, #8]
 80026b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	88fa      	ldrh	r2, [r7, #6]
 80026bc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	88fa      	ldrh	r2, [r7, #6]
 80026c2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026ea:	d10f      	bne.n	800270c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800270a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002716:	2b40      	cmp	r3, #64	; 0x40
 8002718:	d007      	beq.n	800272a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002728:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002732:	d14b      	bne.n	80027cc <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d002      	beq.n	8002742 <HAL_SPI_Transmit+0xf6>
 800273c:	8afb      	ldrh	r3, [r7, #22]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d13e      	bne.n	80027c0 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	881a      	ldrh	r2, [r3, #0]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	1c9a      	adds	r2, r3, #2
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800275c:	b29b      	uxth	r3, r3
 800275e:	3b01      	subs	r3, #1
 8002760:	b29a      	uxth	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002766:	e02b      	b.n	80027c0 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b02      	cmp	r3, #2
 8002774:	d112      	bne.n	800279c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277a:	881a      	ldrh	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002786:	1c9a      	adds	r2, r3, #2
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002790:	b29b      	uxth	r3, r3
 8002792:	3b01      	subs	r3, #1
 8002794:	b29a      	uxth	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	86da      	strh	r2, [r3, #54]	; 0x36
 800279a:	e011      	b.n	80027c0 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800279c:	f7fe fdda 	bl	8001354 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d803      	bhi.n	80027b4 <HAL_SPI_Transmit+0x168>
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027b2:	d102      	bne.n	80027ba <HAL_SPI_Transmit+0x16e>
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d102      	bne.n	80027c0 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80027be:	e074      	b.n	80028aa <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1ce      	bne.n	8002768 <HAL_SPI_Transmit+0x11c>
 80027ca:	e04c      	b.n	8002866 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d002      	beq.n	80027da <HAL_SPI_Transmit+0x18e>
 80027d4:	8afb      	ldrh	r3, [r7, #22]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d140      	bne.n	800285c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	330c      	adds	r3, #12
 80027e4:	7812      	ldrb	r2, [r2, #0]
 80027e6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ec:	1c5a      	adds	r2, r3, #1
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	3b01      	subs	r3, #1
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002800:	e02c      	b.n	800285c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b02      	cmp	r3, #2
 800280e:	d113      	bne.n	8002838 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	330c      	adds	r3, #12
 800281a:	7812      	ldrb	r2, [r2, #0]
 800281c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	1c5a      	adds	r2, r3, #1
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800282c:	b29b      	uxth	r3, r3
 800282e:	3b01      	subs	r3, #1
 8002830:	b29a      	uxth	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	86da      	strh	r2, [r3, #54]	; 0x36
 8002836:	e011      	b.n	800285c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002838:	f7fe fd8c 	bl	8001354 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	429a      	cmp	r2, r3
 8002846:	d803      	bhi.n	8002850 <HAL_SPI_Transmit+0x204>
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800284e:	d102      	bne.n	8002856 <HAL_SPI_Transmit+0x20a>
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d102      	bne.n	800285c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	77fb      	strb	r3, [r7, #31]
          goto error;
 800285a:	e026      	b.n	80028aa <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002860:	b29b      	uxth	r3, r3
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1cd      	bne.n	8002802 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	6839      	ldr	r1, [r7, #0]
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f000 f8b2 	bl	80029d4 <SPI_EndRxTxTransaction>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d002      	beq.n	800287c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2220      	movs	r2, #32
 800287a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d10a      	bne.n	800289a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002884:	2300      	movs	r3, #0
 8002886:	613b      	str	r3, [r7, #16]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	613b      	str	r3, [r7, #16]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d002      	beq.n	80028a8 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	77fb      	strb	r3, [r7, #31]
 80028a6:	e000      	b.n	80028aa <HAL_SPI_Transmit+0x25e>
  }

error:
 80028a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80028ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3720      	adds	r7, #32
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b088      	sub	sp, #32
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	603b      	str	r3, [r7, #0]
 80028d0:	4613      	mov	r3, r2
 80028d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80028d4:	f7fe fd3e 	bl	8001354 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028dc:	1a9b      	subs	r3, r3, r2
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	4413      	add	r3, r2
 80028e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80028e4:	f7fe fd36 	bl	8001354 <HAL_GetTick>
 80028e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80028ea:	4b39      	ldr	r3, [pc, #228]	; (80029d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	015b      	lsls	r3, r3, #5
 80028f0:	0d1b      	lsrs	r3, r3, #20
 80028f2:	69fa      	ldr	r2, [r7, #28]
 80028f4:	fb02 f303 	mul.w	r3, r2, r3
 80028f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028fa:	e054      	b.n	80029a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002902:	d050      	beq.n	80029a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002904:	f7fe fd26 	bl	8001354 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	69fa      	ldr	r2, [r7, #28]
 8002910:	429a      	cmp	r2, r3
 8002912:	d902      	bls.n	800291a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d13d      	bne.n	8002996 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002928:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002932:	d111      	bne.n	8002958 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800293c:	d004      	beq.n	8002948 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002946:	d107      	bne.n	8002958 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002956:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002960:	d10f      	bne.n	8002982 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002980:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e017      	b.n	80029c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800299c:	2300      	movs	r3, #0
 800299e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	3b01      	subs	r3, #1
 80029a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689a      	ldr	r2, [r3, #8]
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	4013      	ands	r3, r2
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	bf0c      	ite	eq
 80029b6:	2301      	moveq	r3, #1
 80029b8:	2300      	movne	r3, #0
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	461a      	mov	r2, r3
 80029be:	79fb      	ldrb	r3, [r7, #7]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d19b      	bne.n	80028fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3720      	adds	r7, #32
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20000030 	.word	0x20000030

080029d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af02      	add	r7, sp, #8
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2200      	movs	r2, #0
 80029e8:	2180      	movs	r1, #128	; 0x80
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f7ff ff6a 	bl	80028c4 <SPI_WaitFlagStateUntilTimeout>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d007      	beq.n	8002a06 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029fa:	f043 0220 	orr.w	r2, r3, #32
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e000      	b.n	8002a08 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3710      	adds	r7, #16
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e03f      	b.n	8002aa2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d106      	bne.n	8002a3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f7fd fe38 	bl	80006ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2224      	movs	r2, #36	; 0x24
 8002a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68da      	ldr	r2, [r3, #12]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f000 f9c3 	bl	8002de0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	691a      	ldr	r2, [r3, #16]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	695a      	ldr	r2, [r3, #20]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68da      	ldr	r2, [r3, #12]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2220      	movs	r2, #32
 8002a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2220      	movs	r2, #32
 8002a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b084      	sub	sp, #16
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	60f8      	str	r0, [r7, #12]
 8002ab2:	60b9      	str	r1, [r7, #8]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b20      	cmp	r3, #32
 8002ac2:	d11d      	bne.n	8002b00 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d002      	beq.n	8002ad0 <HAL_UART_Receive_DMA+0x26>
 8002aca:	88fb      	ldrh	r3, [r7, #6]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e016      	b.n	8002b02 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d101      	bne.n	8002ae2 <HAL_UART_Receive_DMA+0x38>
 8002ade:	2302      	movs	r3, #2
 8002ae0:	e00f      	b.n	8002b02 <HAL_UART_Receive_DMA+0x58>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8002af0:	88fb      	ldrh	r3, [r7, #6]
 8002af2:	461a      	mov	r2, r3
 8002af4:	68b9      	ldr	r1, [r7, #8]
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 f8cc 	bl	8002c94 <UART_Start_Receive_DMA>
 8002afc:	4603      	mov	r3, r0
 8002afe:	e000      	b.n	8002b02 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002b00:	2302      	movs	r3, #2
  }
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}

08002b0a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002b12:	bf00      	nop
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr

08002b1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	460b      	mov	r3, r1
 8002b26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr

08002b32 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b084      	sub	sp, #16
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0320 	and.w	r3, r3, #32
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d12a      	bne.n	8002ba4 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b62:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	695a      	ldr	r2, [r3, #20]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f022 0201 	bic.w	r2, r2, #1
 8002b72:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	695a      	ldr	r2, [r3, #20]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b82:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2220      	movs	r2, #32
 8002b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d107      	bne.n	8002ba4 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 0210 	bic.w	r2, r2, #16
 8002ba2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d106      	bne.n	8002bba <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f7ff ffb2 	bl	8002b1c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002bb8:	e002      	b.n	8002bc0 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f7fd fae0 	bl	8000180 <HAL_UART_RxCpltCallback>
}
 8002bc0:	bf00      	nop
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d108      	bne.n	8002bf0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002be2:	085b      	lsrs	r3, r3, #1
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	4619      	mov	r1, r3
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f7ff ff97 	bl	8002b1c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002bee:	e002      	b.n	8002bf6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8002bf0:	68f8      	ldr	r0, [r7, #12]
 8002bf2:	f7fd faab 	bl	800014c <HAL_UART_RxHalfCpltCallback>
}
 8002bf6:	bf00      	nop
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b084      	sub	sp, #16
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002c06:	2300      	movs	r3, #0
 8002c08:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c0e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	695b      	ldr	r3, [r3, #20]
 8002c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	bf14      	ite	ne
 8002c1e:	2301      	movne	r3, #1
 8002c20:	2300      	moveq	r3, #0
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b21      	cmp	r3, #33	; 0x21
 8002c30:	d108      	bne.n	8002c44 <UART_DMAError+0x46>
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d005      	beq.n	8002c44 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8002c3e:	68b8      	ldr	r0, [r7, #8]
 8002c40:	f000 f88c 	bl	8002d5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	bf14      	ite	ne
 8002c52:	2301      	movne	r3, #1
 8002c54:	2300      	moveq	r3, #0
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b22      	cmp	r3, #34	; 0x22
 8002c64:	d108      	bne.n	8002c78 <UART_DMAError+0x7a>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d005      	beq.n	8002c78 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002c72:	68b8      	ldr	r0, [r7, #8]
 8002c74:	f000 f887 	bl	8002d86 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7c:	f043 0210 	orr.w	r2, r3, #16
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c84:	68b8      	ldr	r0, [r7, #8]
 8002c86:	f7ff ff40 	bl	8002b0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c8a:	bf00      	nop
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	88fa      	ldrh	r2, [r7, #6]
 8002cac:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2222      	movs	r2, #34	; 0x22
 8002cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc0:	4a23      	ldr	r2, [pc, #140]	; (8002d50 <UART_Start_Receive_DMA+0xbc>)
 8002cc2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc8:	4a22      	ldr	r2, [pc, #136]	; (8002d54 <UART_Start_Receive_DMA+0xc0>)
 8002cca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cd0:	4a21      	ldr	r2, [pc, #132]	; (8002d58 <UART_Start_Receive_DMA+0xc4>)
 8002cd2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cd8:	2200      	movs	r2, #0
 8002cda:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002cdc:	f107 0308 	add.w	r3, r7, #8
 8002ce0:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	3304      	adds	r3, #4
 8002cec:	4619      	mov	r1, r3
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	88fb      	ldrh	r3, [r7, #6]
 8002cf4:	f7fe fcc4 	bl	8001680 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	613b      	str	r3, [r7, #16]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	613b      	str	r3, [r7, #16]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	613b      	str	r3, [r7, #16]
 8002d0c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68da      	ldr	r2, [r3, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d24:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	695a      	ldr	r2, [r3, #20]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f042 0201 	orr.w	r2, r2, #1
 8002d34:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	695a      	ldr	r2, [r3, #20]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d44:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8002d46:	2300      	movs	r3, #0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3718      	adds	r7, #24
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	08002b33 	.word	0x08002b33
 8002d54:	08002bc9 	.word	0x08002bc9
 8002d58:	08002bff 	.word	0x08002bff

08002d5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68da      	ldr	r2, [r3, #12]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002d72:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2220      	movs	r2, #32
 8002d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bc80      	pop	{r7}
 8002d84:	4770      	bx	lr

08002d86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d86:	b480      	push	{r7}
 8002d88:	b083      	sub	sp, #12
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002d9c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	695a      	ldr	r2, [r3, #20]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f022 0201 	bic.w	r2, r2, #1
 8002dac:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d107      	bne.n	8002dc6 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0210 	bic.w	r2, r2, #16
 8002dc4:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bc80      	pop	{r7}
 8002ddc:	4770      	bx	lr
	...

08002de0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	68da      	ldr	r2, [r3, #12]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	689a      	ldr	r2, [r3, #8]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	431a      	orrs	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002e1a:	f023 030c 	bic.w	r3, r3, #12
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6812      	ldr	r2, [r2, #0]
 8002e22:	68b9      	ldr	r1, [r7, #8]
 8002e24:	430b      	orrs	r3, r1
 8002e26:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	699a      	ldr	r2, [r3, #24]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a2c      	ldr	r2, [pc, #176]	; (8002ef4 <UART_SetConfig+0x114>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d103      	bne.n	8002e50 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002e48:	f7ff fb4a 	bl	80024e0 <HAL_RCC_GetPCLK2Freq>
 8002e4c:	60f8      	str	r0, [r7, #12]
 8002e4e:	e002      	b.n	8002e56 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002e50:	f7ff fb32 	bl	80024b8 <HAL_RCC_GetPCLK1Freq>
 8002e54:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4413      	add	r3, r2
 8002e5e:	009a      	lsls	r2, r3, #2
 8002e60:	441a      	add	r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e6c:	4a22      	ldr	r2, [pc, #136]	; (8002ef8 <UART_SetConfig+0x118>)
 8002e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e72:	095b      	lsrs	r3, r3, #5
 8002e74:	0119      	lsls	r1, r3, #4
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	4413      	add	r3, r2
 8002e7e:	009a      	lsls	r2, r3, #2
 8002e80:	441a      	add	r2, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e8c:	4b1a      	ldr	r3, [pc, #104]	; (8002ef8 <UART_SetConfig+0x118>)
 8002e8e:	fba3 0302 	umull	r0, r3, r3, r2
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	2064      	movs	r0, #100	; 0x64
 8002e96:	fb00 f303 	mul.w	r3, r0, r3
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	011b      	lsls	r3, r3, #4
 8002e9e:	3332      	adds	r3, #50	; 0x32
 8002ea0:	4a15      	ldr	r2, [pc, #84]	; (8002ef8 <UART_SetConfig+0x118>)
 8002ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea6:	095b      	lsrs	r3, r3, #5
 8002ea8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002eac:	4419      	add	r1, r3
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	4413      	add	r3, r2
 8002eb6:	009a      	lsls	r2, r3, #2
 8002eb8:	441a      	add	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <UART_SetConfig+0x118>)
 8002ec6:	fba3 0302 	umull	r0, r3, r3, r2
 8002eca:	095b      	lsrs	r3, r3, #5
 8002ecc:	2064      	movs	r0, #100	; 0x64
 8002ece:	fb00 f303 	mul.w	r3, r0, r3
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	3332      	adds	r3, #50	; 0x32
 8002ed8:	4a07      	ldr	r2, [pc, #28]	; (8002ef8 <UART_SetConfig+0x118>)
 8002eda:	fba2 2303 	umull	r2, r3, r2, r3
 8002ede:	095b      	lsrs	r3, r3, #5
 8002ee0:	f003 020f 	and.w	r2, r3, #15
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	440a      	add	r2, r1
 8002eea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002eec:	bf00      	nop
 8002eee:	3710      	adds	r7, #16
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40013800 	.word	0x40013800
 8002ef8:	51eb851f 	.word	0x51eb851f

08002efc <__errno>:
 8002efc:	4b01      	ldr	r3, [pc, #4]	; (8002f04 <__errno+0x8>)
 8002efe:	6818      	ldr	r0, [r3, #0]
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	200002e0 	.word	0x200002e0

08002f08 <__libc_init_array>:
 8002f08:	b570      	push	{r4, r5, r6, lr}
 8002f0a:	2600      	movs	r6, #0
 8002f0c:	4d0c      	ldr	r5, [pc, #48]	; (8002f40 <__libc_init_array+0x38>)
 8002f0e:	4c0d      	ldr	r4, [pc, #52]	; (8002f44 <__libc_init_array+0x3c>)
 8002f10:	1b64      	subs	r4, r4, r5
 8002f12:	10a4      	asrs	r4, r4, #2
 8002f14:	42a6      	cmp	r6, r4
 8002f16:	d109      	bne.n	8002f2c <__libc_init_array+0x24>
 8002f18:	f000 fc9c 	bl	8003854 <_init>
 8002f1c:	2600      	movs	r6, #0
 8002f1e:	4d0a      	ldr	r5, [pc, #40]	; (8002f48 <__libc_init_array+0x40>)
 8002f20:	4c0a      	ldr	r4, [pc, #40]	; (8002f4c <__libc_init_array+0x44>)
 8002f22:	1b64      	subs	r4, r4, r5
 8002f24:	10a4      	asrs	r4, r4, #2
 8002f26:	42a6      	cmp	r6, r4
 8002f28:	d105      	bne.n	8002f36 <__libc_init_array+0x2e>
 8002f2a:	bd70      	pop	{r4, r5, r6, pc}
 8002f2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f30:	4798      	blx	r3
 8002f32:	3601      	adds	r6, #1
 8002f34:	e7ee      	b.n	8002f14 <__libc_init_array+0xc>
 8002f36:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f3a:	4798      	blx	r3
 8002f3c:	3601      	adds	r6, #1
 8002f3e:	e7f2      	b.n	8002f26 <__libc_init_array+0x1e>
 8002f40:	080038e4 	.word	0x080038e4
 8002f44:	080038e4 	.word	0x080038e4
 8002f48:	080038e4 	.word	0x080038e4
 8002f4c:	080038e8 	.word	0x080038e8

08002f50 <memcpy>:
 8002f50:	440a      	add	r2, r1
 8002f52:	4291      	cmp	r1, r2
 8002f54:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002f58:	d100      	bne.n	8002f5c <memcpy+0xc>
 8002f5a:	4770      	bx	lr
 8002f5c:	b510      	push	{r4, lr}
 8002f5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f62:	4291      	cmp	r1, r2
 8002f64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f68:	d1f9      	bne.n	8002f5e <memcpy+0xe>
 8002f6a:	bd10      	pop	{r4, pc}

08002f6c <memset>:
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	4402      	add	r2, r0
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d100      	bne.n	8002f76 <memset+0xa>
 8002f74:	4770      	bx	lr
 8002f76:	f803 1b01 	strb.w	r1, [r3], #1
 8002f7a:	e7f9      	b.n	8002f70 <memset+0x4>

08002f7c <siprintf>:
 8002f7c:	b40e      	push	{r1, r2, r3}
 8002f7e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002f82:	b500      	push	{lr}
 8002f84:	b09c      	sub	sp, #112	; 0x70
 8002f86:	ab1d      	add	r3, sp, #116	; 0x74
 8002f88:	9002      	str	r0, [sp, #8]
 8002f8a:	9006      	str	r0, [sp, #24]
 8002f8c:	9107      	str	r1, [sp, #28]
 8002f8e:	9104      	str	r1, [sp, #16]
 8002f90:	4808      	ldr	r0, [pc, #32]	; (8002fb4 <siprintf+0x38>)
 8002f92:	4909      	ldr	r1, [pc, #36]	; (8002fb8 <siprintf+0x3c>)
 8002f94:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f98:	9105      	str	r1, [sp, #20]
 8002f9a:	6800      	ldr	r0, [r0, #0]
 8002f9c:	a902      	add	r1, sp, #8
 8002f9e:	9301      	str	r3, [sp, #4]
 8002fa0:	f000 f868 	bl	8003074 <_svfiprintf_r>
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	9b02      	ldr	r3, [sp, #8]
 8002fa8:	701a      	strb	r2, [r3, #0]
 8002faa:	b01c      	add	sp, #112	; 0x70
 8002fac:	f85d eb04 	ldr.w	lr, [sp], #4
 8002fb0:	b003      	add	sp, #12
 8002fb2:	4770      	bx	lr
 8002fb4:	200002e0 	.word	0x200002e0
 8002fb8:	ffff0208 	.word	0xffff0208

08002fbc <__ssputs_r>:
 8002fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fc0:	688e      	ldr	r6, [r1, #8]
 8002fc2:	4682      	mov	sl, r0
 8002fc4:	429e      	cmp	r6, r3
 8002fc6:	460c      	mov	r4, r1
 8002fc8:	4690      	mov	r8, r2
 8002fca:	461f      	mov	r7, r3
 8002fcc:	d838      	bhi.n	8003040 <__ssputs_r+0x84>
 8002fce:	898a      	ldrh	r2, [r1, #12]
 8002fd0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002fd4:	d032      	beq.n	800303c <__ssputs_r+0x80>
 8002fd6:	6825      	ldr	r5, [r4, #0]
 8002fd8:	6909      	ldr	r1, [r1, #16]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	eba5 0901 	sub.w	r9, r5, r1
 8002fe0:	6965      	ldr	r5, [r4, #20]
 8002fe2:	444b      	add	r3, r9
 8002fe4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002fe8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002fec:	106d      	asrs	r5, r5, #1
 8002fee:	429d      	cmp	r5, r3
 8002ff0:	bf38      	it	cc
 8002ff2:	461d      	movcc	r5, r3
 8002ff4:	0553      	lsls	r3, r2, #21
 8002ff6:	d531      	bpl.n	800305c <__ssputs_r+0xa0>
 8002ff8:	4629      	mov	r1, r5
 8002ffa:	f000 fb61 	bl	80036c0 <_malloc_r>
 8002ffe:	4606      	mov	r6, r0
 8003000:	b950      	cbnz	r0, 8003018 <__ssputs_r+0x5c>
 8003002:	230c      	movs	r3, #12
 8003004:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003008:	f8ca 3000 	str.w	r3, [sl]
 800300c:	89a3      	ldrh	r3, [r4, #12]
 800300e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003012:	81a3      	strh	r3, [r4, #12]
 8003014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003018:	464a      	mov	r2, r9
 800301a:	6921      	ldr	r1, [r4, #16]
 800301c:	f7ff ff98 	bl	8002f50 <memcpy>
 8003020:	89a3      	ldrh	r3, [r4, #12]
 8003022:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800302a:	81a3      	strh	r3, [r4, #12]
 800302c:	6126      	str	r6, [r4, #16]
 800302e:	444e      	add	r6, r9
 8003030:	6026      	str	r6, [r4, #0]
 8003032:	463e      	mov	r6, r7
 8003034:	6165      	str	r5, [r4, #20]
 8003036:	eba5 0509 	sub.w	r5, r5, r9
 800303a:	60a5      	str	r5, [r4, #8]
 800303c:	42be      	cmp	r6, r7
 800303e:	d900      	bls.n	8003042 <__ssputs_r+0x86>
 8003040:	463e      	mov	r6, r7
 8003042:	4632      	mov	r2, r6
 8003044:	4641      	mov	r1, r8
 8003046:	6820      	ldr	r0, [r4, #0]
 8003048:	f000 fab8 	bl	80035bc <memmove>
 800304c:	68a3      	ldr	r3, [r4, #8]
 800304e:	2000      	movs	r0, #0
 8003050:	1b9b      	subs	r3, r3, r6
 8003052:	60a3      	str	r3, [r4, #8]
 8003054:	6823      	ldr	r3, [r4, #0]
 8003056:	4433      	add	r3, r6
 8003058:	6023      	str	r3, [r4, #0]
 800305a:	e7db      	b.n	8003014 <__ssputs_r+0x58>
 800305c:	462a      	mov	r2, r5
 800305e:	f000 fba3 	bl	80037a8 <_realloc_r>
 8003062:	4606      	mov	r6, r0
 8003064:	2800      	cmp	r0, #0
 8003066:	d1e1      	bne.n	800302c <__ssputs_r+0x70>
 8003068:	4650      	mov	r0, sl
 800306a:	6921      	ldr	r1, [r4, #16]
 800306c:	f000 fac0 	bl	80035f0 <_free_r>
 8003070:	e7c7      	b.n	8003002 <__ssputs_r+0x46>
	...

08003074 <_svfiprintf_r>:
 8003074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003078:	4698      	mov	r8, r3
 800307a:	898b      	ldrh	r3, [r1, #12]
 800307c:	4607      	mov	r7, r0
 800307e:	061b      	lsls	r3, r3, #24
 8003080:	460d      	mov	r5, r1
 8003082:	4614      	mov	r4, r2
 8003084:	b09d      	sub	sp, #116	; 0x74
 8003086:	d50e      	bpl.n	80030a6 <_svfiprintf_r+0x32>
 8003088:	690b      	ldr	r3, [r1, #16]
 800308a:	b963      	cbnz	r3, 80030a6 <_svfiprintf_r+0x32>
 800308c:	2140      	movs	r1, #64	; 0x40
 800308e:	f000 fb17 	bl	80036c0 <_malloc_r>
 8003092:	6028      	str	r0, [r5, #0]
 8003094:	6128      	str	r0, [r5, #16]
 8003096:	b920      	cbnz	r0, 80030a2 <_svfiprintf_r+0x2e>
 8003098:	230c      	movs	r3, #12
 800309a:	603b      	str	r3, [r7, #0]
 800309c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030a0:	e0d1      	b.n	8003246 <_svfiprintf_r+0x1d2>
 80030a2:	2340      	movs	r3, #64	; 0x40
 80030a4:	616b      	str	r3, [r5, #20]
 80030a6:	2300      	movs	r3, #0
 80030a8:	9309      	str	r3, [sp, #36]	; 0x24
 80030aa:	2320      	movs	r3, #32
 80030ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80030b0:	2330      	movs	r3, #48	; 0x30
 80030b2:	f04f 0901 	mov.w	r9, #1
 80030b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80030ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003260 <_svfiprintf_r+0x1ec>
 80030be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80030c2:	4623      	mov	r3, r4
 80030c4:	469a      	mov	sl, r3
 80030c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80030ca:	b10a      	cbz	r2, 80030d0 <_svfiprintf_r+0x5c>
 80030cc:	2a25      	cmp	r2, #37	; 0x25
 80030ce:	d1f9      	bne.n	80030c4 <_svfiprintf_r+0x50>
 80030d0:	ebba 0b04 	subs.w	fp, sl, r4
 80030d4:	d00b      	beq.n	80030ee <_svfiprintf_r+0x7a>
 80030d6:	465b      	mov	r3, fp
 80030d8:	4622      	mov	r2, r4
 80030da:	4629      	mov	r1, r5
 80030dc:	4638      	mov	r0, r7
 80030de:	f7ff ff6d 	bl	8002fbc <__ssputs_r>
 80030e2:	3001      	adds	r0, #1
 80030e4:	f000 80aa 	beq.w	800323c <_svfiprintf_r+0x1c8>
 80030e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80030ea:	445a      	add	r2, fp
 80030ec:	9209      	str	r2, [sp, #36]	; 0x24
 80030ee:	f89a 3000 	ldrb.w	r3, [sl]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 80a2 	beq.w	800323c <_svfiprintf_r+0x1c8>
 80030f8:	2300      	movs	r3, #0
 80030fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003102:	f10a 0a01 	add.w	sl, sl, #1
 8003106:	9304      	str	r3, [sp, #16]
 8003108:	9307      	str	r3, [sp, #28]
 800310a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800310e:	931a      	str	r3, [sp, #104]	; 0x68
 8003110:	4654      	mov	r4, sl
 8003112:	2205      	movs	r2, #5
 8003114:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003118:	4851      	ldr	r0, [pc, #324]	; (8003260 <_svfiprintf_r+0x1ec>)
 800311a:	f000 fa41 	bl	80035a0 <memchr>
 800311e:	9a04      	ldr	r2, [sp, #16]
 8003120:	b9d8      	cbnz	r0, 800315a <_svfiprintf_r+0xe6>
 8003122:	06d0      	lsls	r0, r2, #27
 8003124:	bf44      	itt	mi
 8003126:	2320      	movmi	r3, #32
 8003128:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800312c:	0711      	lsls	r1, r2, #28
 800312e:	bf44      	itt	mi
 8003130:	232b      	movmi	r3, #43	; 0x2b
 8003132:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003136:	f89a 3000 	ldrb.w	r3, [sl]
 800313a:	2b2a      	cmp	r3, #42	; 0x2a
 800313c:	d015      	beq.n	800316a <_svfiprintf_r+0xf6>
 800313e:	4654      	mov	r4, sl
 8003140:	2000      	movs	r0, #0
 8003142:	f04f 0c0a 	mov.w	ip, #10
 8003146:	9a07      	ldr	r2, [sp, #28]
 8003148:	4621      	mov	r1, r4
 800314a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800314e:	3b30      	subs	r3, #48	; 0x30
 8003150:	2b09      	cmp	r3, #9
 8003152:	d94e      	bls.n	80031f2 <_svfiprintf_r+0x17e>
 8003154:	b1b0      	cbz	r0, 8003184 <_svfiprintf_r+0x110>
 8003156:	9207      	str	r2, [sp, #28]
 8003158:	e014      	b.n	8003184 <_svfiprintf_r+0x110>
 800315a:	eba0 0308 	sub.w	r3, r0, r8
 800315e:	fa09 f303 	lsl.w	r3, r9, r3
 8003162:	4313      	orrs	r3, r2
 8003164:	46a2      	mov	sl, r4
 8003166:	9304      	str	r3, [sp, #16]
 8003168:	e7d2      	b.n	8003110 <_svfiprintf_r+0x9c>
 800316a:	9b03      	ldr	r3, [sp, #12]
 800316c:	1d19      	adds	r1, r3, #4
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	9103      	str	r1, [sp, #12]
 8003172:	2b00      	cmp	r3, #0
 8003174:	bfbb      	ittet	lt
 8003176:	425b      	neglt	r3, r3
 8003178:	f042 0202 	orrlt.w	r2, r2, #2
 800317c:	9307      	strge	r3, [sp, #28]
 800317e:	9307      	strlt	r3, [sp, #28]
 8003180:	bfb8      	it	lt
 8003182:	9204      	strlt	r2, [sp, #16]
 8003184:	7823      	ldrb	r3, [r4, #0]
 8003186:	2b2e      	cmp	r3, #46	; 0x2e
 8003188:	d10c      	bne.n	80031a4 <_svfiprintf_r+0x130>
 800318a:	7863      	ldrb	r3, [r4, #1]
 800318c:	2b2a      	cmp	r3, #42	; 0x2a
 800318e:	d135      	bne.n	80031fc <_svfiprintf_r+0x188>
 8003190:	9b03      	ldr	r3, [sp, #12]
 8003192:	3402      	adds	r4, #2
 8003194:	1d1a      	adds	r2, r3, #4
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	9203      	str	r2, [sp, #12]
 800319a:	2b00      	cmp	r3, #0
 800319c:	bfb8      	it	lt
 800319e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80031a2:	9305      	str	r3, [sp, #20]
 80031a4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003264 <_svfiprintf_r+0x1f0>
 80031a8:	2203      	movs	r2, #3
 80031aa:	4650      	mov	r0, sl
 80031ac:	7821      	ldrb	r1, [r4, #0]
 80031ae:	f000 f9f7 	bl	80035a0 <memchr>
 80031b2:	b140      	cbz	r0, 80031c6 <_svfiprintf_r+0x152>
 80031b4:	2340      	movs	r3, #64	; 0x40
 80031b6:	eba0 000a 	sub.w	r0, r0, sl
 80031ba:	fa03 f000 	lsl.w	r0, r3, r0
 80031be:	9b04      	ldr	r3, [sp, #16]
 80031c0:	3401      	adds	r4, #1
 80031c2:	4303      	orrs	r3, r0
 80031c4:	9304      	str	r3, [sp, #16]
 80031c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031ca:	2206      	movs	r2, #6
 80031cc:	4826      	ldr	r0, [pc, #152]	; (8003268 <_svfiprintf_r+0x1f4>)
 80031ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80031d2:	f000 f9e5 	bl	80035a0 <memchr>
 80031d6:	2800      	cmp	r0, #0
 80031d8:	d038      	beq.n	800324c <_svfiprintf_r+0x1d8>
 80031da:	4b24      	ldr	r3, [pc, #144]	; (800326c <_svfiprintf_r+0x1f8>)
 80031dc:	bb1b      	cbnz	r3, 8003226 <_svfiprintf_r+0x1b2>
 80031de:	9b03      	ldr	r3, [sp, #12]
 80031e0:	3307      	adds	r3, #7
 80031e2:	f023 0307 	bic.w	r3, r3, #7
 80031e6:	3308      	adds	r3, #8
 80031e8:	9303      	str	r3, [sp, #12]
 80031ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031ec:	4433      	add	r3, r6
 80031ee:	9309      	str	r3, [sp, #36]	; 0x24
 80031f0:	e767      	b.n	80030c2 <_svfiprintf_r+0x4e>
 80031f2:	460c      	mov	r4, r1
 80031f4:	2001      	movs	r0, #1
 80031f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80031fa:	e7a5      	b.n	8003148 <_svfiprintf_r+0xd4>
 80031fc:	2300      	movs	r3, #0
 80031fe:	f04f 0c0a 	mov.w	ip, #10
 8003202:	4619      	mov	r1, r3
 8003204:	3401      	adds	r4, #1
 8003206:	9305      	str	r3, [sp, #20]
 8003208:	4620      	mov	r0, r4
 800320a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800320e:	3a30      	subs	r2, #48	; 0x30
 8003210:	2a09      	cmp	r2, #9
 8003212:	d903      	bls.n	800321c <_svfiprintf_r+0x1a8>
 8003214:	2b00      	cmp	r3, #0
 8003216:	d0c5      	beq.n	80031a4 <_svfiprintf_r+0x130>
 8003218:	9105      	str	r1, [sp, #20]
 800321a:	e7c3      	b.n	80031a4 <_svfiprintf_r+0x130>
 800321c:	4604      	mov	r4, r0
 800321e:	2301      	movs	r3, #1
 8003220:	fb0c 2101 	mla	r1, ip, r1, r2
 8003224:	e7f0      	b.n	8003208 <_svfiprintf_r+0x194>
 8003226:	ab03      	add	r3, sp, #12
 8003228:	9300      	str	r3, [sp, #0]
 800322a:	462a      	mov	r2, r5
 800322c:	4638      	mov	r0, r7
 800322e:	4b10      	ldr	r3, [pc, #64]	; (8003270 <_svfiprintf_r+0x1fc>)
 8003230:	a904      	add	r1, sp, #16
 8003232:	f3af 8000 	nop.w
 8003236:	1c42      	adds	r2, r0, #1
 8003238:	4606      	mov	r6, r0
 800323a:	d1d6      	bne.n	80031ea <_svfiprintf_r+0x176>
 800323c:	89ab      	ldrh	r3, [r5, #12]
 800323e:	065b      	lsls	r3, r3, #25
 8003240:	f53f af2c 	bmi.w	800309c <_svfiprintf_r+0x28>
 8003244:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003246:	b01d      	add	sp, #116	; 0x74
 8003248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800324c:	ab03      	add	r3, sp, #12
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	462a      	mov	r2, r5
 8003252:	4638      	mov	r0, r7
 8003254:	4b06      	ldr	r3, [pc, #24]	; (8003270 <_svfiprintf_r+0x1fc>)
 8003256:	a904      	add	r1, sp, #16
 8003258:	f000 f87c 	bl	8003354 <_printf_i>
 800325c:	e7eb      	b.n	8003236 <_svfiprintf_r+0x1c2>
 800325e:	bf00      	nop
 8003260:	080038b0 	.word	0x080038b0
 8003264:	080038b6 	.word	0x080038b6
 8003268:	080038ba 	.word	0x080038ba
 800326c:	00000000 	.word	0x00000000
 8003270:	08002fbd 	.word	0x08002fbd

08003274 <_printf_common>:
 8003274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003278:	4616      	mov	r6, r2
 800327a:	4699      	mov	r9, r3
 800327c:	688a      	ldr	r2, [r1, #8]
 800327e:	690b      	ldr	r3, [r1, #16]
 8003280:	4607      	mov	r7, r0
 8003282:	4293      	cmp	r3, r2
 8003284:	bfb8      	it	lt
 8003286:	4613      	movlt	r3, r2
 8003288:	6033      	str	r3, [r6, #0]
 800328a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800328e:	460c      	mov	r4, r1
 8003290:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003294:	b10a      	cbz	r2, 800329a <_printf_common+0x26>
 8003296:	3301      	adds	r3, #1
 8003298:	6033      	str	r3, [r6, #0]
 800329a:	6823      	ldr	r3, [r4, #0]
 800329c:	0699      	lsls	r1, r3, #26
 800329e:	bf42      	ittt	mi
 80032a0:	6833      	ldrmi	r3, [r6, #0]
 80032a2:	3302      	addmi	r3, #2
 80032a4:	6033      	strmi	r3, [r6, #0]
 80032a6:	6825      	ldr	r5, [r4, #0]
 80032a8:	f015 0506 	ands.w	r5, r5, #6
 80032ac:	d106      	bne.n	80032bc <_printf_common+0x48>
 80032ae:	f104 0a19 	add.w	sl, r4, #25
 80032b2:	68e3      	ldr	r3, [r4, #12]
 80032b4:	6832      	ldr	r2, [r6, #0]
 80032b6:	1a9b      	subs	r3, r3, r2
 80032b8:	42ab      	cmp	r3, r5
 80032ba:	dc28      	bgt.n	800330e <_printf_common+0x9a>
 80032bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80032c0:	1e13      	subs	r3, r2, #0
 80032c2:	6822      	ldr	r2, [r4, #0]
 80032c4:	bf18      	it	ne
 80032c6:	2301      	movne	r3, #1
 80032c8:	0692      	lsls	r2, r2, #26
 80032ca:	d42d      	bmi.n	8003328 <_printf_common+0xb4>
 80032cc:	4649      	mov	r1, r9
 80032ce:	4638      	mov	r0, r7
 80032d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032d4:	47c0      	blx	r8
 80032d6:	3001      	adds	r0, #1
 80032d8:	d020      	beq.n	800331c <_printf_common+0xa8>
 80032da:	6823      	ldr	r3, [r4, #0]
 80032dc:	68e5      	ldr	r5, [r4, #12]
 80032de:	f003 0306 	and.w	r3, r3, #6
 80032e2:	2b04      	cmp	r3, #4
 80032e4:	bf18      	it	ne
 80032e6:	2500      	movne	r5, #0
 80032e8:	6832      	ldr	r2, [r6, #0]
 80032ea:	f04f 0600 	mov.w	r6, #0
 80032ee:	68a3      	ldr	r3, [r4, #8]
 80032f0:	bf08      	it	eq
 80032f2:	1aad      	subeq	r5, r5, r2
 80032f4:	6922      	ldr	r2, [r4, #16]
 80032f6:	bf08      	it	eq
 80032f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032fc:	4293      	cmp	r3, r2
 80032fe:	bfc4      	itt	gt
 8003300:	1a9b      	subgt	r3, r3, r2
 8003302:	18ed      	addgt	r5, r5, r3
 8003304:	341a      	adds	r4, #26
 8003306:	42b5      	cmp	r5, r6
 8003308:	d11a      	bne.n	8003340 <_printf_common+0xcc>
 800330a:	2000      	movs	r0, #0
 800330c:	e008      	b.n	8003320 <_printf_common+0xac>
 800330e:	2301      	movs	r3, #1
 8003310:	4652      	mov	r2, sl
 8003312:	4649      	mov	r1, r9
 8003314:	4638      	mov	r0, r7
 8003316:	47c0      	blx	r8
 8003318:	3001      	adds	r0, #1
 800331a:	d103      	bne.n	8003324 <_printf_common+0xb0>
 800331c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003324:	3501      	adds	r5, #1
 8003326:	e7c4      	b.n	80032b2 <_printf_common+0x3e>
 8003328:	2030      	movs	r0, #48	; 0x30
 800332a:	18e1      	adds	r1, r4, r3
 800332c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003336:	4422      	add	r2, r4
 8003338:	3302      	adds	r3, #2
 800333a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800333e:	e7c5      	b.n	80032cc <_printf_common+0x58>
 8003340:	2301      	movs	r3, #1
 8003342:	4622      	mov	r2, r4
 8003344:	4649      	mov	r1, r9
 8003346:	4638      	mov	r0, r7
 8003348:	47c0      	blx	r8
 800334a:	3001      	adds	r0, #1
 800334c:	d0e6      	beq.n	800331c <_printf_common+0xa8>
 800334e:	3601      	adds	r6, #1
 8003350:	e7d9      	b.n	8003306 <_printf_common+0x92>
	...

08003354 <_printf_i>:
 8003354:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003358:	7e0f      	ldrb	r7, [r1, #24]
 800335a:	4691      	mov	r9, r2
 800335c:	2f78      	cmp	r7, #120	; 0x78
 800335e:	4680      	mov	r8, r0
 8003360:	460c      	mov	r4, r1
 8003362:	469a      	mov	sl, r3
 8003364:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003366:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800336a:	d807      	bhi.n	800337c <_printf_i+0x28>
 800336c:	2f62      	cmp	r7, #98	; 0x62
 800336e:	d80a      	bhi.n	8003386 <_printf_i+0x32>
 8003370:	2f00      	cmp	r7, #0
 8003372:	f000 80d9 	beq.w	8003528 <_printf_i+0x1d4>
 8003376:	2f58      	cmp	r7, #88	; 0x58
 8003378:	f000 80a4 	beq.w	80034c4 <_printf_i+0x170>
 800337c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003380:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003384:	e03a      	b.n	80033fc <_printf_i+0xa8>
 8003386:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800338a:	2b15      	cmp	r3, #21
 800338c:	d8f6      	bhi.n	800337c <_printf_i+0x28>
 800338e:	a101      	add	r1, pc, #4	; (adr r1, 8003394 <_printf_i+0x40>)
 8003390:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003394:	080033ed 	.word	0x080033ed
 8003398:	08003401 	.word	0x08003401
 800339c:	0800337d 	.word	0x0800337d
 80033a0:	0800337d 	.word	0x0800337d
 80033a4:	0800337d 	.word	0x0800337d
 80033a8:	0800337d 	.word	0x0800337d
 80033ac:	08003401 	.word	0x08003401
 80033b0:	0800337d 	.word	0x0800337d
 80033b4:	0800337d 	.word	0x0800337d
 80033b8:	0800337d 	.word	0x0800337d
 80033bc:	0800337d 	.word	0x0800337d
 80033c0:	0800350f 	.word	0x0800350f
 80033c4:	08003431 	.word	0x08003431
 80033c8:	080034f1 	.word	0x080034f1
 80033cc:	0800337d 	.word	0x0800337d
 80033d0:	0800337d 	.word	0x0800337d
 80033d4:	08003531 	.word	0x08003531
 80033d8:	0800337d 	.word	0x0800337d
 80033dc:	08003431 	.word	0x08003431
 80033e0:	0800337d 	.word	0x0800337d
 80033e4:	0800337d 	.word	0x0800337d
 80033e8:	080034f9 	.word	0x080034f9
 80033ec:	682b      	ldr	r3, [r5, #0]
 80033ee:	1d1a      	adds	r2, r3, #4
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	602a      	str	r2, [r5, #0]
 80033f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033fc:	2301      	movs	r3, #1
 80033fe:	e0a4      	b.n	800354a <_printf_i+0x1f6>
 8003400:	6820      	ldr	r0, [r4, #0]
 8003402:	6829      	ldr	r1, [r5, #0]
 8003404:	0606      	lsls	r6, r0, #24
 8003406:	f101 0304 	add.w	r3, r1, #4
 800340a:	d50a      	bpl.n	8003422 <_printf_i+0xce>
 800340c:	680e      	ldr	r6, [r1, #0]
 800340e:	602b      	str	r3, [r5, #0]
 8003410:	2e00      	cmp	r6, #0
 8003412:	da03      	bge.n	800341c <_printf_i+0xc8>
 8003414:	232d      	movs	r3, #45	; 0x2d
 8003416:	4276      	negs	r6, r6
 8003418:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800341c:	230a      	movs	r3, #10
 800341e:	485e      	ldr	r0, [pc, #376]	; (8003598 <_printf_i+0x244>)
 8003420:	e019      	b.n	8003456 <_printf_i+0x102>
 8003422:	680e      	ldr	r6, [r1, #0]
 8003424:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003428:	602b      	str	r3, [r5, #0]
 800342a:	bf18      	it	ne
 800342c:	b236      	sxthne	r6, r6
 800342e:	e7ef      	b.n	8003410 <_printf_i+0xbc>
 8003430:	682b      	ldr	r3, [r5, #0]
 8003432:	6820      	ldr	r0, [r4, #0]
 8003434:	1d19      	adds	r1, r3, #4
 8003436:	6029      	str	r1, [r5, #0]
 8003438:	0601      	lsls	r1, r0, #24
 800343a:	d501      	bpl.n	8003440 <_printf_i+0xec>
 800343c:	681e      	ldr	r6, [r3, #0]
 800343e:	e002      	b.n	8003446 <_printf_i+0xf2>
 8003440:	0646      	lsls	r6, r0, #25
 8003442:	d5fb      	bpl.n	800343c <_printf_i+0xe8>
 8003444:	881e      	ldrh	r6, [r3, #0]
 8003446:	2f6f      	cmp	r7, #111	; 0x6f
 8003448:	bf0c      	ite	eq
 800344a:	2308      	moveq	r3, #8
 800344c:	230a      	movne	r3, #10
 800344e:	4852      	ldr	r0, [pc, #328]	; (8003598 <_printf_i+0x244>)
 8003450:	2100      	movs	r1, #0
 8003452:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003456:	6865      	ldr	r5, [r4, #4]
 8003458:	2d00      	cmp	r5, #0
 800345a:	bfa8      	it	ge
 800345c:	6821      	ldrge	r1, [r4, #0]
 800345e:	60a5      	str	r5, [r4, #8]
 8003460:	bfa4      	itt	ge
 8003462:	f021 0104 	bicge.w	r1, r1, #4
 8003466:	6021      	strge	r1, [r4, #0]
 8003468:	b90e      	cbnz	r6, 800346e <_printf_i+0x11a>
 800346a:	2d00      	cmp	r5, #0
 800346c:	d04d      	beq.n	800350a <_printf_i+0x1b6>
 800346e:	4615      	mov	r5, r2
 8003470:	fbb6 f1f3 	udiv	r1, r6, r3
 8003474:	fb03 6711 	mls	r7, r3, r1, r6
 8003478:	5dc7      	ldrb	r7, [r0, r7]
 800347a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800347e:	4637      	mov	r7, r6
 8003480:	42bb      	cmp	r3, r7
 8003482:	460e      	mov	r6, r1
 8003484:	d9f4      	bls.n	8003470 <_printf_i+0x11c>
 8003486:	2b08      	cmp	r3, #8
 8003488:	d10b      	bne.n	80034a2 <_printf_i+0x14e>
 800348a:	6823      	ldr	r3, [r4, #0]
 800348c:	07de      	lsls	r6, r3, #31
 800348e:	d508      	bpl.n	80034a2 <_printf_i+0x14e>
 8003490:	6923      	ldr	r3, [r4, #16]
 8003492:	6861      	ldr	r1, [r4, #4]
 8003494:	4299      	cmp	r1, r3
 8003496:	bfde      	ittt	le
 8003498:	2330      	movle	r3, #48	; 0x30
 800349a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800349e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80034a2:	1b52      	subs	r2, r2, r5
 80034a4:	6122      	str	r2, [r4, #16]
 80034a6:	464b      	mov	r3, r9
 80034a8:	4621      	mov	r1, r4
 80034aa:	4640      	mov	r0, r8
 80034ac:	f8cd a000 	str.w	sl, [sp]
 80034b0:	aa03      	add	r2, sp, #12
 80034b2:	f7ff fedf 	bl	8003274 <_printf_common>
 80034b6:	3001      	adds	r0, #1
 80034b8:	d14c      	bne.n	8003554 <_printf_i+0x200>
 80034ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034be:	b004      	add	sp, #16
 80034c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034c4:	4834      	ldr	r0, [pc, #208]	; (8003598 <_printf_i+0x244>)
 80034c6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80034ca:	6829      	ldr	r1, [r5, #0]
 80034cc:	6823      	ldr	r3, [r4, #0]
 80034ce:	f851 6b04 	ldr.w	r6, [r1], #4
 80034d2:	6029      	str	r1, [r5, #0]
 80034d4:	061d      	lsls	r5, r3, #24
 80034d6:	d514      	bpl.n	8003502 <_printf_i+0x1ae>
 80034d8:	07df      	lsls	r7, r3, #31
 80034da:	bf44      	itt	mi
 80034dc:	f043 0320 	orrmi.w	r3, r3, #32
 80034e0:	6023      	strmi	r3, [r4, #0]
 80034e2:	b91e      	cbnz	r6, 80034ec <_printf_i+0x198>
 80034e4:	6823      	ldr	r3, [r4, #0]
 80034e6:	f023 0320 	bic.w	r3, r3, #32
 80034ea:	6023      	str	r3, [r4, #0]
 80034ec:	2310      	movs	r3, #16
 80034ee:	e7af      	b.n	8003450 <_printf_i+0xfc>
 80034f0:	6823      	ldr	r3, [r4, #0]
 80034f2:	f043 0320 	orr.w	r3, r3, #32
 80034f6:	6023      	str	r3, [r4, #0]
 80034f8:	2378      	movs	r3, #120	; 0x78
 80034fa:	4828      	ldr	r0, [pc, #160]	; (800359c <_printf_i+0x248>)
 80034fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003500:	e7e3      	b.n	80034ca <_printf_i+0x176>
 8003502:	0659      	lsls	r1, r3, #25
 8003504:	bf48      	it	mi
 8003506:	b2b6      	uxthmi	r6, r6
 8003508:	e7e6      	b.n	80034d8 <_printf_i+0x184>
 800350a:	4615      	mov	r5, r2
 800350c:	e7bb      	b.n	8003486 <_printf_i+0x132>
 800350e:	682b      	ldr	r3, [r5, #0]
 8003510:	6826      	ldr	r6, [r4, #0]
 8003512:	1d18      	adds	r0, r3, #4
 8003514:	6961      	ldr	r1, [r4, #20]
 8003516:	6028      	str	r0, [r5, #0]
 8003518:	0635      	lsls	r5, r6, #24
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	d501      	bpl.n	8003522 <_printf_i+0x1ce>
 800351e:	6019      	str	r1, [r3, #0]
 8003520:	e002      	b.n	8003528 <_printf_i+0x1d4>
 8003522:	0670      	lsls	r0, r6, #25
 8003524:	d5fb      	bpl.n	800351e <_printf_i+0x1ca>
 8003526:	8019      	strh	r1, [r3, #0]
 8003528:	2300      	movs	r3, #0
 800352a:	4615      	mov	r5, r2
 800352c:	6123      	str	r3, [r4, #16]
 800352e:	e7ba      	b.n	80034a6 <_printf_i+0x152>
 8003530:	682b      	ldr	r3, [r5, #0]
 8003532:	2100      	movs	r1, #0
 8003534:	1d1a      	adds	r2, r3, #4
 8003536:	602a      	str	r2, [r5, #0]
 8003538:	681d      	ldr	r5, [r3, #0]
 800353a:	6862      	ldr	r2, [r4, #4]
 800353c:	4628      	mov	r0, r5
 800353e:	f000 f82f 	bl	80035a0 <memchr>
 8003542:	b108      	cbz	r0, 8003548 <_printf_i+0x1f4>
 8003544:	1b40      	subs	r0, r0, r5
 8003546:	6060      	str	r0, [r4, #4]
 8003548:	6863      	ldr	r3, [r4, #4]
 800354a:	6123      	str	r3, [r4, #16]
 800354c:	2300      	movs	r3, #0
 800354e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003552:	e7a8      	b.n	80034a6 <_printf_i+0x152>
 8003554:	462a      	mov	r2, r5
 8003556:	4649      	mov	r1, r9
 8003558:	4640      	mov	r0, r8
 800355a:	6923      	ldr	r3, [r4, #16]
 800355c:	47d0      	blx	sl
 800355e:	3001      	adds	r0, #1
 8003560:	d0ab      	beq.n	80034ba <_printf_i+0x166>
 8003562:	6823      	ldr	r3, [r4, #0]
 8003564:	079b      	lsls	r3, r3, #30
 8003566:	d413      	bmi.n	8003590 <_printf_i+0x23c>
 8003568:	68e0      	ldr	r0, [r4, #12]
 800356a:	9b03      	ldr	r3, [sp, #12]
 800356c:	4298      	cmp	r0, r3
 800356e:	bfb8      	it	lt
 8003570:	4618      	movlt	r0, r3
 8003572:	e7a4      	b.n	80034be <_printf_i+0x16a>
 8003574:	2301      	movs	r3, #1
 8003576:	4632      	mov	r2, r6
 8003578:	4649      	mov	r1, r9
 800357a:	4640      	mov	r0, r8
 800357c:	47d0      	blx	sl
 800357e:	3001      	adds	r0, #1
 8003580:	d09b      	beq.n	80034ba <_printf_i+0x166>
 8003582:	3501      	adds	r5, #1
 8003584:	68e3      	ldr	r3, [r4, #12]
 8003586:	9903      	ldr	r1, [sp, #12]
 8003588:	1a5b      	subs	r3, r3, r1
 800358a:	42ab      	cmp	r3, r5
 800358c:	dcf2      	bgt.n	8003574 <_printf_i+0x220>
 800358e:	e7eb      	b.n	8003568 <_printf_i+0x214>
 8003590:	2500      	movs	r5, #0
 8003592:	f104 0619 	add.w	r6, r4, #25
 8003596:	e7f5      	b.n	8003584 <_printf_i+0x230>
 8003598:	080038c1 	.word	0x080038c1
 800359c:	080038d2 	.word	0x080038d2

080035a0 <memchr>:
 80035a0:	4603      	mov	r3, r0
 80035a2:	b510      	push	{r4, lr}
 80035a4:	b2c9      	uxtb	r1, r1
 80035a6:	4402      	add	r2, r0
 80035a8:	4293      	cmp	r3, r2
 80035aa:	4618      	mov	r0, r3
 80035ac:	d101      	bne.n	80035b2 <memchr+0x12>
 80035ae:	2000      	movs	r0, #0
 80035b0:	e003      	b.n	80035ba <memchr+0x1a>
 80035b2:	7804      	ldrb	r4, [r0, #0]
 80035b4:	3301      	adds	r3, #1
 80035b6:	428c      	cmp	r4, r1
 80035b8:	d1f6      	bne.n	80035a8 <memchr+0x8>
 80035ba:	bd10      	pop	{r4, pc}

080035bc <memmove>:
 80035bc:	4288      	cmp	r0, r1
 80035be:	b510      	push	{r4, lr}
 80035c0:	eb01 0402 	add.w	r4, r1, r2
 80035c4:	d902      	bls.n	80035cc <memmove+0x10>
 80035c6:	4284      	cmp	r4, r0
 80035c8:	4623      	mov	r3, r4
 80035ca:	d807      	bhi.n	80035dc <memmove+0x20>
 80035cc:	1e43      	subs	r3, r0, #1
 80035ce:	42a1      	cmp	r1, r4
 80035d0:	d008      	beq.n	80035e4 <memmove+0x28>
 80035d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80035d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80035da:	e7f8      	b.n	80035ce <memmove+0x12>
 80035dc:	4601      	mov	r1, r0
 80035de:	4402      	add	r2, r0
 80035e0:	428a      	cmp	r2, r1
 80035e2:	d100      	bne.n	80035e6 <memmove+0x2a>
 80035e4:	bd10      	pop	{r4, pc}
 80035e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80035ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80035ee:	e7f7      	b.n	80035e0 <memmove+0x24>

080035f0 <_free_r>:
 80035f0:	b538      	push	{r3, r4, r5, lr}
 80035f2:	4605      	mov	r5, r0
 80035f4:	2900      	cmp	r1, #0
 80035f6:	d040      	beq.n	800367a <_free_r+0x8a>
 80035f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035fc:	1f0c      	subs	r4, r1, #4
 80035fe:	2b00      	cmp	r3, #0
 8003600:	bfb8      	it	lt
 8003602:	18e4      	addlt	r4, r4, r3
 8003604:	f000 f910 	bl	8003828 <__malloc_lock>
 8003608:	4a1c      	ldr	r2, [pc, #112]	; (800367c <_free_r+0x8c>)
 800360a:	6813      	ldr	r3, [r2, #0]
 800360c:	b933      	cbnz	r3, 800361c <_free_r+0x2c>
 800360e:	6063      	str	r3, [r4, #4]
 8003610:	6014      	str	r4, [r2, #0]
 8003612:	4628      	mov	r0, r5
 8003614:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003618:	f000 b90c 	b.w	8003834 <__malloc_unlock>
 800361c:	42a3      	cmp	r3, r4
 800361e:	d908      	bls.n	8003632 <_free_r+0x42>
 8003620:	6820      	ldr	r0, [r4, #0]
 8003622:	1821      	adds	r1, r4, r0
 8003624:	428b      	cmp	r3, r1
 8003626:	bf01      	itttt	eq
 8003628:	6819      	ldreq	r1, [r3, #0]
 800362a:	685b      	ldreq	r3, [r3, #4]
 800362c:	1809      	addeq	r1, r1, r0
 800362e:	6021      	streq	r1, [r4, #0]
 8003630:	e7ed      	b.n	800360e <_free_r+0x1e>
 8003632:	461a      	mov	r2, r3
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	b10b      	cbz	r3, 800363c <_free_r+0x4c>
 8003638:	42a3      	cmp	r3, r4
 800363a:	d9fa      	bls.n	8003632 <_free_r+0x42>
 800363c:	6811      	ldr	r1, [r2, #0]
 800363e:	1850      	adds	r0, r2, r1
 8003640:	42a0      	cmp	r0, r4
 8003642:	d10b      	bne.n	800365c <_free_r+0x6c>
 8003644:	6820      	ldr	r0, [r4, #0]
 8003646:	4401      	add	r1, r0
 8003648:	1850      	adds	r0, r2, r1
 800364a:	4283      	cmp	r3, r0
 800364c:	6011      	str	r1, [r2, #0]
 800364e:	d1e0      	bne.n	8003612 <_free_r+0x22>
 8003650:	6818      	ldr	r0, [r3, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	4401      	add	r1, r0
 8003656:	6011      	str	r1, [r2, #0]
 8003658:	6053      	str	r3, [r2, #4]
 800365a:	e7da      	b.n	8003612 <_free_r+0x22>
 800365c:	d902      	bls.n	8003664 <_free_r+0x74>
 800365e:	230c      	movs	r3, #12
 8003660:	602b      	str	r3, [r5, #0]
 8003662:	e7d6      	b.n	8003612 <_free_r+0x22>
 8003664:	6820      	ldr	r0, [r4, #0]
 8003666:	1821      	adds	r1, r4, r0
 8003668:	428b      	cmp	r3, r1
 800366a:	bf01      	itttt	eq
 800366c:	6819      	ldreq	r1, [r3, #0]
 800366e:	685b      	ldreq	r3, [r3, #4]
 8003670:	1809      	addeq	r1, r1, r0
 8003672:	6021      	streq	r1, [r4, #0]
 8003674:	6063      	str	r3, [r4, #4]
 8003676:	6054      	str	r4, [r2, #4]
 8003678:	e7cb      	b.n	8003612 <_free_r+0x22>
 800367a:	bd38      	pop	{r3, r4, r5, pc}
 800367c:	20002074 	.word	0x20002074

08003680 <sbrk_aligned>:
 8003680:	b570      	push	{r4, r5, r6, lr}
 8003682:	4e0e      	ldr	r6, [pc, #56]	; (80036bc <sbrk_aligned+0x3c>)
 8003684:	460c      	mov	r4, r1
 8003686:	6831      	ldr	r1, [r6, #0]
 8003688:	4605      	mov	r5, r0
 800368a:	b911      	cbnz	r1, 8003692 <sbrk_aligned+0x12>
 800368c:	f000 f8bc 	bl	8003808 <_sbrk_r>
 8003690:	6030      	str	r0, [r6, #0]
 8003692:	4621      	mov	r1, r4
 8003694:	4628      	mov	r0, r5
 8003696:	f000 f8b7 	bl	8003808 <_sbrk_r>
 800369a:	1c43      	adds	r3, r0, #1
 800369c:	d00a      	beq.n	80036b4 <sbrk_aligned+0x34>
 800369e:	1cc4      	adds	r4, r0, #3
 80036a0:	f024 0403 	bic.w	r4, r4, #3
 80036a4:	42a0      	cmp	r0, r4
 80036a6:	d007      	beq.n	80036b8 <sbrk_aligned+0x38>
 80036a8:	1a21      	subs	r1, r4, r0
 80036aa:	4628      	mov	r0, r5
 80036ac:	f000 f8ac 	bl	8003808 <_sbrk_r>
 80036b0:	3001      	adds	r0, #1
 80036b2:	d101      	bne.n	80036b8 <sbrk_aligned+0x38>
 80036b4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80036b8:	4620      	mov	r0, r4
 80036ba:	bd70      	pop	{r4, r5, r6, pc}
 80036bc:	20002078 	.word	0x20002078

080036c0 <_malloc_r>:
 80036c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036c4:	1ccd      	adds	r5, r1, #3
 80036c6:	f025 0503 	bic.w	r5, r5, #3
 80036ca:	3508      	adds	r5, #8
 80036cc:	2d0c      	cmp	r5, #12
 80036ce:	bf38      	it	cc
 80036d0:	250c      	movcc	r5, #12
 80036d2:	2d00      	cmp	r5, #0
 80036d4:	4607      	mov	r7, r0
 80036d6:	db01      	blt.n	80036dc <_malloc_r+0x1c>
 80036d8:	42a9      	cmp	r1, r5
 80036da:	d905      	bls.n	80036e8 <_malloc_r+0x28>
 80036dc:	230c      	movs	r3, #12
 80036de:	2600      	movs	r6, #0
 80036e0:	603b      	str	r3, [r7, #0]
 80036e2:	4630      	mov	r0, r6
 80036e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036e8:	4e2e      	ldr	r6, [pc, #184]	; (80037a4 <_malloc_r+0xe4>)
 80036ea:	f000 f89d 	bl	8003828 <__malloc_lock>
 80036ee:	6833      	ldr	r3, [r6, #0]
 80036f0:	461c      	mov	r4, r3
 80036f2:	bb34      	cbnz	r4, 8003742 <_malloc_r+0x82>
 80036f4:	4629      	mov	r1, r5
 80036f6:	4638      	mov	r0, r7
 80036f8:	f7ff ffc2 	bl	8003680 <sbrk_aligned>
 80036fc:	1c43      	adds	r3, r0, #1
 80036fe:	4604      	mov	r4, r0
 8003700:	d14d      	bne.n	800379e <_malloc_r+0xde>
 8003702:	6834      	ldr	r4, [r6, #0]
 8003704:	4626      	mov	r6, r4
 8003706:	2e00      	cmp	r6, #0
 8003708:	d140      	bne.n	800378c <_malloc_r+0xcc>
 800370a:	6823      	ldr	r3, [r4, #0]
 800370c:	4631      	mov	r1, r6
 800370e:	4638      	mov	r0, r7
 8003710:	eb04 0803 	add.w	r8, r4, r3
 8003714:	f000 f878 	bl	8003808 <_sbrk_r>
 8003718:	4580      	cmp	r8, r0
 800371a:	d13a      	bne.n	8003792 <_malloc_r+0xd2>
 800371c:	6821      	ldr	r1, [r4, #0]
 800371e:	3503      	adds	r5, #3
 8003720:	1a6d      	subs	r5, r5, r1
 8003722:	f025 0503 	bic.w	r5, r5, #3
 8003726:	3508      	adds	r5, #8
 8003728:	2d0c      	cmp	r5, #12
 800372a:	bf38      	it	cc
 800372c:	250c      	movcc	r5, #12
 800372e:	4638      	mov	r0, r7
 8003730:	4629      	mov	r1, r5
 8003732:	f7ff ffa5 	bl	8003680 <sbrk_aligned>
 8003736:	3001      	adds	r0, #1
 8003738:	d02b      	beq.n	8003792 <_malloc_r+0xd2>
 800373a:	6823      	ldr	r3, [r4, #0]
 800373c:	442b      	add	r3, r5
 800373e:	6023      	str	r3, [r4, #0]
 8003740:	e00e      	b.n	8003760 <_malloc_r+0xa0>
 8003742:	6822      	ldr	r2, [r4, #0]
 8003744:	1b52      	subs	r2, r2, r5
 8003746:	d41e      	bmi.n	8003786 <_malloc_r+0xc6>
 8003748:	2a0b      	cmp	r2, #11
 800374a:	d916      	bls.n	800377a <_malloc_r+0xba>
 800374c:	1961      	adds	r1, r4, r5
 800374e:	42a3      	cmp	r3, r4
 8003750:	6025      	str	r5, [r4, #0]
 8003752:	bf18      	it	ne
 8003754:	6059      	strne	r1, [r3, #4]
 8003756:	6863      	ldr	r3, [r4, #4]
 8003758:	bf08      	it	eq
 800375a:	6031      	streq	r1, [r6, #0]
 800375c:	5162      	str	r2, [r4, r5]
 800375e:	604b      	str	r3, [r1, #4]
 8003760:	4638      	mov	r0, r7
 8003762:	f104 060b 	add.w	r6, r4, #11
 8003766:	f000 f865 	bl	8003834 <__malloc_unlock>
 800376a:	f026 0607 	bic.w	r6, r6, #7
 800376e:	1d23      	adds	r3, r4, #4
 8003770:	1af2      	subs	r2, r6, r3
 8003772:	d0b6      	beq.n	80036e2 <_malloc_r+0x22>
 8003774:	1b9b      	subs	r3, r3, r6
 8003776:	50a3      	str	r3, [r4, r2]
 8003778:	e7b3      	b.n	80036e2 <_malloc_r+0x22>
 800377a:	6862      	ldr	r2, [r4, #4]
 800377c:	42a3      	cmp	r3, r4
 800377e:	bf0c      	ite	eq
 8003780:	6032      	streq	r2, [r6, #0]
 8003782:	605a      	strne	r2, [r3, #4]
 8003784:	e7ec      	b.n	8003760 <_malloc_r+0xa0>
 8003786:	4623      	mov	r3, r4
 8003788:	6864      	ldr	r4, [r4, #4]
 800378a:	e7b2      	b.n	80036f2 <_malloc_r+0x32>
 800378c:	4634      	mov	r4, r6
 800378e:	6876      	ldr	r6, [r6, #4]
 8003790:	e7b9      	b.n	8003706 <_malloc_r+0x46>
 8003792:	230c      	movs	r3, #12
 8003794:	4638      	mov	r0, r7
 8003796:	603b      	str	r3, [r7, #0]
 8003798:	f000 f84c 	bl	8003834 <__malloc_unlock>
 800379c:	e7a1      	b.n	80036e2 <_malloc_r+0x22>
 800379e:	6025      	str	r5, [r4, #0]
 80037a0:	e7de      	b.n	8003760 <_malloc_r+0xa0>
 80037a2:	bf00      	nop
 80037a4:	20002074 	.word	0x20002074

080037a8 <_realloc_r>:
 80037a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037ac:	4680      	mov	r8, r0
 80037ae:	4614      	mov	r4, r2
 80037b0:	460e      	mov	r6, r1
 80037b2:	b921      	cbnz	r1, 80037be <_realloc_r+0x16>
 80037b4:	4611      	mov	r1, r2
 80037b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037ba:	f7ff bf81 	b.w	80036c0 <_malloc_r>
 80037be:	b92a      	cbnz	r2, 80037cc <_realloc_r+0x24>
 80037c0:	f7ff ff16 	bl	80035f0 <_free_r>
 80037c4:	4625      	mov	r5, r4
 80037c6:	4628      	mov	r0, r5
 80037c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037cc:	f000 f838 	bl	8003840 <_malloc_usable_size_r>
 80037d0:	4284      	cmp	r4, r0
 80037d2:	4607      	mov	r7, r0
 80037d4:	d802      	bhi.n	80037dc <_realloc_r+0x34>
 80037d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80037da:	d812      	bhi.n	8003802 <_realloc_r+0x5a>
 80037dc:	4621      	mov	r1, r4
 80037de:	4640      	mov	r0, r8
 80037e0:	f7ff ff6e 	bl	80036c0 <_malloc_r>
 80037e4:	4605      	mov	r5, r0
 80037e6:	2800      	cmp	r0, #0
 80037e8:	d0ed      	beq.n	80037c6 <_realloc_r+0x1e>
 80037ea:	42bc      	cmp	r4, r7
 80037ec:	4622      	mov	r2, r4
 80037ee:	4631      	mov	r1, r6
 80037f0:	bf28      	it	cs
 80037f2:	463a      	movcs	r2, r7
 80037f4:	f7ff fbac 	bl	8002f50 <memcpy>
 80037f8:	4631      	mov	r1, r6
 80037fa:	4640      	mov	r0, r8
 80037fc:	f7ff fef8 	bl	80035f0 <_free_r>
 8003800:	e7e1      	b.n	80037c6 <_realloc_r+0x1e>
 8003802:	4635      	mov	r5, r6
 8003804:	e7df      	b.n	80037c6 <_realloc_r+0x1e>
	...

08003808 <_sbrk_r>:
 8003808:	b538      	push	{r3, r4, r5, lr}
 800380a:	2300      	movs	r3, #0
 800380c:	4d05      	ldr	r5, [pc, #20]	; (8003824 <_sbrk_r+0x1c>)
 800380e:	4604      	mov	r4, r0
 8003810:	4608      	mov	r0, r1
 8003812:	602b      	str	r3, [r5, #0]
 8003814:	f7fc fff2 	bl	80007fc <_sbrk>
 8003818:	1c43      	adds	r3, r0, #1
 800381a:	d102      	bne.n	8003822 <_sbrk_r+0x1a>
 800381c:	682b      	ldr	r3, [r5, #0]
 800381e:	b103      	cbz	r3, 8003822 <_sbrk_r+0x1a>
 8003820:	6023      	str	r3, [r4, #0]
 8003822:	bd38      	pop	{r3, r4, r5, pc}
 8003824:	2000207c 	.word	0x2000207c

08003828 <__malloc_lock>:
 8003828:	4801      	ldr	r0, [pc, #4]	; (8003830 <__malloc_lock+0x8>)
 800382a:	f000 b811 	b.w	8003850 <__retarget_lock_acquire_recursive>
 800382e:	bf00      	nop
 8003830:	20002080 	.word	0x20002080

08003834 <__malloc_unlock>:
 8003834:	4801      	ldr	r0, [pc, #4]	; (800383c <__malloc_unlock+0x8>)
 8003836:	f000 b80c 	b.w	8003852 <__retarget_lock_release_recursive>
 800383a:	bf00      	nop
 800383c:	20002080 	.word	0x20002080

08003840 <_malloc_usable_size_r>:
 8003840:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003844:	1f18      	subs	r0, r3, #4
 8003846:	2b00      	cmp	r3, #0
 8003848:	bfbc      	itt	lt
 800384a:	580b      	ldrlt	r3, [r1, r0]
 800384c:	18c0      	addlt	r0, r0, r3
 800384e:	4770      	bx	lr

08003850 <__retarget_lock_acquire_recursive>:
 8003850:	4770      	bx	lr

08003852 <__retarget_lock_release_recursive>:
 8003852:	4770      	bx	lr

08003854 <_init>:
 8003854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003856:	bf00      	nop
 8003858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800385a:	bc08      	pop	{r3}
 800385c:	469e      	mov	lr, r3
 800385e:	4770      	bx	lr

08003860 <_fini>:
 8003860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003862:	bf00      	nop
 8003864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003866:	bc08      	pop	{r3}
 8003868:	469e      	mov	lr, r3
 800386a:	4770      	bx	lr
