{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@109:119@HdlIdDef", "reg up_tlf_s_valid = 1'b0;\n\nwire [MEASURED_LENGTH_WIDTH+2-1:0] up_tlf_data;\nwire up_tlf_valid;\nwire up_tlf_rd;\nreg up_partial_length_valid = 1'b0;\n\nreg [MEASURED_LENGTH_WIDTH-1:0] up_measured_transfer_length = 'h0;\nreg up_clear_tl = 1'b0;\nreg [1:0] up_transfer_id_eot_d = 'h0;\nwire up_bl_partial;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap_request.v@111:121", "wire [MEASURED_LENGTH_WIDTH+2-1:0] up_tlf_data;\nwire up_tlf_valid;\nwire up_tlf_rd;\nreg up_partial_length_valid = 1'b0;\n\nreg [MEASURED_LENGTH_WIDTH-1:0] up_measured_transfer_length = 'h0;\nreg up_clear_tl = 1'b0;\nreg [1:0] up_transfer_id_eot_d = 'h0;\nwire up_bl_partial;\n\nassign request_dest_address = up_dma_dest_address;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@107:117", "\nwire up_tlf_s_ready;\nreg up_tlf_s_valid = 1'b0;\n\nwire [MEASURED_LENGTH_WIDTH+2-1:0] up_tlf_data;\nwire up_tlf_valid;\nwire up_tlf_rd;\nreg up_partial_length_valid = 1'b0;\n\nreg [MEASURED_LENGTH_WIDTH-1:0] up_measured_transfer_length = 'h0;\nreg up_clear_tl = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@108:118", "wire up_tlf_s_ready;\nreg up_tlf_s_valid = 1'b0;\n\nwire [MEASURED_LENGTH_WIDTH+2-1:0] up_tlf_data;\nwire up_tlf_valid;\nwire up_tlf_rd;\nreg up_partial_length_valid = 1'b0;\n\nreg [MEASURED_LENGTH_WIDTH-1:0] up_measured_transfer_length = 'h0;\nreg up_clear_tl = 1'b0;\nreg [1:0] up_transfer_id_eot_d = 'h0;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@106:116", "reg up_dma_enable_tlen_reporting = 1'b0;\n\nwire up_tlf_s_ready;\nreg up_tlf_s_valid = 1'b0;\n\nwire [MEASURED_LENGTH_WIDTH+2-1:0] up_tlf_data;\nwire up_tlf_valid;\nwire up_tlf_rd;\nreg up_partial_length_valid = 1'b0;\n\nreg [MEASURED_LENGTH_WIDTH-1:0] up_measured_transfer_length = 'h0;\n"]], "Diff Content": {"Delete": [[114, "reg up_partial_length_valid = 1'b0;\n"]], "Add": []}}