--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml music_player.twx music_player.ncd -o music_player.twr
music_player.pcf -ucf fpga_connection_pin_assignment.ucf

Design file:              music_player.ncd
Physical constraint file: music_player.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EPPASTB     |    2.813(R)|    0.687(R)|clk_BUFGP         |   0.000|
EPPWRITE    |    1.449(R)|    0.789(R)|clk_BUFGP         |   0.000|
EppDSTB     |    1.138(R)|    1.060(R)|clk_BUFGP         |   0.000|
PDB<0>      |    1.800(R)|    1.191(R)|clk_BUFGP         |   0.000|
PDB<1>      |    1.520(R)|    1.210(R)|clk_BUFGP         |   0.000|
PDB<2>      |    1.101(R)|    1.167(R)|clk_BUFGP         |   0.000|
PDB<3>      |    1.399(R)|    1.233(R)|clk_BUFGP         |   0.000|
PDB<4>      |    1.557(R)|    0.882(R)|clk_BUFGP         |   0.000|
PDB<5>      |    1.486(R)|    0.922(R)|clk_BUFGP         |   0.000|
PDB<6>      |    1.466(R)|    1.160(R)|clk_BUFGP         |   0.000|
PDB<7>      |    1.718(R)|    0.915(R)|clk_BUFGP         |   0.000|
btn<0>      |    9.406(R)|    0.571(R)|clk_BUFGP         |   0.000|
btn<1>      |    1.504(R)|    0.974(R)|clk_BUFGP         |   0.000|
btn<2>      |    0.555(R)|    1.025(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |   10.788(R)|clk_BUFGP         |   0.000|
AN<1>       |   10.298(R)|clk_BUFGP         |   0.000|
AN<2>       |   10.594(R)|clk_BUFGP         |   0.000|
AN<3>       |   11.097(R)|clk_BUFGP         |   0.000|
EppWAIT     |   10.354(R)|clk_BUFGP         |   0.000|
LED<0>      |    8.401(R)|clk_BUFGP         |   0.000|
LED<2>      |    9.119(R)|clk_BUFGP         |   0.000|
PDB<0>      |   13.577(R)|clk_BUFGP         |   0.000|
PDB<1>      |   14.182(R)|clk_BUFGP         |   0.000|
PDB<2>      |   13.563(R)|clk_BUFGP         |   0.000|
PDB<3>      |   12.032(R)|clk_BUFGP         |   0.000|
PDB<4>      |   13.144(R)|clk_BUFGP         |   0.000|
PDB<5>      |   13.006(R)|clk_BUFGP         |   0.000|
PDB<6>      |   12.395(R)|clk_BUFGP         |   0.000|
PDB<7>      |   12.622(R)|clk_BUFGP         |   0.000|
hex<0>      |   15.925(R)|clk_BUFGP         |   0.000|
hex<1>      |   15.848(R)|clk_BUFGP         |   0.000|
hex<2>      |   15.661(R)|clk_BUFGP         |   0.000|
hex<3>      |   14.842(R)|clk_BUFGP         |   0.000|
hex<4>      |   16.076(R)|clk_BUFGP         |   0.000|
hex<5>      |   15.901(R)|clk_BUFGP         |   0.000|
hex<6>      |   14.813(R)|clk_BUFGP         |   0.000|
s           |    9.220(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.432|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EPPASTB        |PDB<0>         |   12.356|
EPPASTB        |PDB<1>         |   12.310|
EPPASTB        |PDB<2>         |   12.222|
EPPASTB        |PDB<3>         |    8.799|
EPPASTB        |PDB<4>         |   10.078|
EPPASTB        |PDB<5>         |    9.628|
EPPASTB        |PDB<6>         |    9.318|
EPPASTB        |PDB<7>         |    9.335|
EPPWRITE       |PDB<0>         |   10.219|
EPPWRITE       |PDB<1>         |   10.012|
EPPWRITE       |PDB<2>         |   10.557|
EPPWRITE       |PDB<3>         |    9.552|
EPPWRITE       |PDB<4>         |    9.680|
EPPWRITE       |PDB<5>         |    9.552|
EPPWRITE       |PDB<6>         |    9.211|
EPPWRITE       |PDB<7>         |    9.686|
---------------+---------------+---------+


Analysis completed Thu Oct 12 03:30:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 108 MB



