`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 26.09.2022 15:27:04
// Design Name: 
// Module Name: vga_1080
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


`timescale 1ns / 1ps
// Example 35
// VGA - Cs√≠kok


module vga_800x600(
    input wire clk,
    input wire clr,
    output reg hsync,
    output reg vsync,
    output reg [10:0] hc,
    output reg [10:0] vc,
    output reg vidon
    );
    
// Pixelek √ärt√äke egy v√≠zszintes vonalban = 800
    parameter hpixels = 11'b10000010000;
    
// V√≠zszintes vonalak sz√•ma a kijelz≈?ben = 521
    parameter hlines = 11'b01010011010;

// Back porch: kit√últ≈? √üres sorok a k√äperny≈? el≈?tt
// Front porch: kit√últ≈? √üres sorok a k√äperny≈? ut√•n    
// Horizontal back porch = 144 (128+16)
    parameter hbp = 11'b00010110000;
    
// Horizontal front porch = 784 (128+16+640)
    parameter hfp = 11'b01111010000;
    
// Vertical back porch = 31 (2+29)
    parameter vbp = 11'b00000011101;
    
// Vertical front porch = 511 (2+29+480)
    parameter vfp = 11'b01001110101;
    
// F√ügg≈?leges sz√•ml√•l√≥ enged√älyez√äse
    reg vsenable;
    
// V√≠zszintes szinkroniz√•l√≥ jel sz√•ml√•l√≥ja
    always@(posedge clk or posedge clr)
        begin
            if (clr == 1)
                hc <= 0;
            else
                begin
                    if (hc == hpixels-1)
                        begin
                            // A sz√•ml√•l√≥ el√ärte a pixelsz√•mot
                            hc <= 0;    // sz√•ml√•l√≥ reset
                            vsenable <= 1;  // f√ügg≈?leges sz√•ml√•l√≥ n√úvel√äs√änek enged√älyz√äse
                        end
                    else
                        begin
                            hc <= hc+1; // V√≠zszintes sz√•ml√•l√≥ n√úvel√äse
                            vsenable <= 0;  // vsenable off
                        end
                end
        end
    
// hsync impulzus gener√•l√•sa
// Alacsony szint≈π 0-127 intervallumon
    always@(*)
        begin
            if (hc < 120)
                hsync = 0;
            else
                hsync = 1;
        end
        
// F√ügg≈?leges szinkroniz√•l√≥ jel sz√•ml√•l√≥ja
    always@(posedge clk or posedge clr)
        begin
            if (clr == 1)
                vc <= 0;
            else
                if (vsenable == 1)
                    begin
                        if (vc == hlines-1)
                            // Reset, ha el√ärt√ük a sorok sz√•m√•t
                            vc <= 0;
                        else
                            // F√ügg≈?leges sz√•ml√•l√≥ n√úvel√äse
                            vc <= vc+1;
                    end
        end
        
// vsync impulzus gener√•l√•sa
// Alacsony szint≈π 0 √äs 1 √ärt√äk eset√än
    always@(*)
        begin
            if (vc < 6)
                vsync = 0;
            else
                vsync = 1;
        end
        
// Video out enged√älyez√äse porch-okon bel√ül
    always@(*)
        begin
            if ((hc < hfp) && (hc >= hbp) && (vc < vfp) && (vc >= vbp))
                vidon = 1;
            else
                vidon = 0;
        end
        
    
endmodule
