
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -250.30

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.38

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.38

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3571.25    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.06    0.87    1.31 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.51    1.51   library removal time
                                  1.51   data required time
-----------------------------------------------------------------------------
                                  1.51   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.98    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.10    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.16    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3571.25    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.06    0.87    1.31 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.31   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.20    2.00   library recovery time
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.90    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.28    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.17    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   57.30    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   48.30    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.02    0.21 ^ _16519_/A (BUF_X16)
    10   36.51    0.01    0.03    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.24 ^ _16520_/A (BUF_X8)
    10   30.90    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   51.17    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.32 ^ _18283_/A (BUF_X2)
    10   25.08    0.03    0.05    0.37 ^ _18283_/Z (BUF_X2)
                                         _12400_ (net)
                  0.03    0.00    0.37 ^ _18284_/A (BUF_X1)
    10   36.11    0.08    0.11    0.48 ^ _18284_/Z (BUF_X1)
                                         _12401_ (net)
                  0.08    0.00    0.48 ^ _18298_/S (MUX2_X1)
     1    1.09    0.01    0.06    0.55 v _18298_/Z (MUX2_X1)
                                         _12415_ (net)
                  0.01    0.00    0.55 v _18299_/B (MUX2_X1)
     1    1.59    0.01    0.06    0.61 v _18299_/Z (MUX2_X1)
                                         _12416_ (net)
                  0.01    0.00    0.61 v _18300_/B (MUX2_X1)
     1    3.68    0.01    0.06    0.67 v _18300_/Z (MUX2_X1)
                                         _12417_ (net)
                  0.01    0.00    0.67 v _18301_/B (MUX2_X1)
     1    1.77    0.01    0.06    0.73 v _18301_/Z (MUX2_X1)
                                         _12418_ (net)
                  0.01    0.00    0.73 v _18303_/B1 (AOI21_X1)
     8   39.83    0.19    0.21    0.94 ^ _18303_/ZN (AOI21_X1)
                                         _12420_ (net)
                  0.19    0.02    0.96 ^ _20566_/A1 (AND2_X1)
     1    1.74    0.01    0.05    1.01 ^ _20566_/ZN (AND2_X1)
                                         _03892_ (net)
                  0.01    0.00    1.01 ^ _20567_/A (AOI21_X1)
     2    3.91    0.03    0.02    1.03 v _20567_/ZN (AOI21_X1)
                                         _03893_ (net)
                  0.03    0.00    1.03 v _20568_/A (BUF_X1)
    10   20.15    0.02    0.06    1.09 v _20568_/Z (BUF_X1)
                                         _03894_ (net)
                  0.02    0.00    1.09 v _20569_/A2 (NOR2_X1)
     1    3.58    0.02    0.04    1.13 ^ _20569_/ZN (NOR2_X1)
                                         _16090_ (net)
                  0.02    0.00    1.13 ^ _30519_/B (HA_X1)
     1    1.80    0.01    0.04    1.17 ^ _30519_/CO (HA_X1)
                                         _16091_ (net)
                  0.01    0.00    1.17 ^ _21749_/A (INV_X1)
     1    3.72    0.01    0.01    1.18 v _21749_/ZN (INV_X1)
                                         _14781_ (net)
                  0.01    0.00    1.18 v _30142_/A (FA_X1)
     1    1.86    0.01    0.11    1.29 ^ _30142_/S (FA_X1)
                                         _14783_ (net)
                  0.01    0.00    1.29 ^ _21681_/A (INV_X1)
     1    3.64    0.01    0.01    1.30 v _21681_/ZN (INV_X1)
                                         _16103_ (net)
                  0.01    0.00    1.30 v _30524_/B (HA_X1)
     1    4.21    0.01    0.06    1.36 v _30524_/S (HA_X1)
                                         _14801_ (net)
                  0.01    0.00    1.36 v _30147_/B (FA_X1)
     1    2.11    0.01    0.12    1.48 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.01    0.00    1.48 ^ _21162_/A (INV_X1)
     1    3.89    0.01    0.01    1.49 v _21162_/ZN (INV_X1)
                                         _14818_ (net)
                  0.01    0.00    1.49 v _30151_/A (FA_X1)
     1    3.37    0.01    0.11    1.61 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.61 ^ _30152_/CI (FA_X1)
     1    2.33    0.02    0.09    1.70 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.70 v _21682_/A (INV_X1)
     1    3.69    0.01    0.02    1.72 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.72 ^ _30526_/B (HA_X1)
     4    7.05    0.05    0.07    1.79 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.79 ^ _23473_/A3 (AND3_X1)
     2    3.47    0.01    0.06    1.85 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.85 ^ _23474_/B1 (AOI21_X1)
     2    4.30    0.01    0.02    1.87 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.01    0.00    1.87 v _23570_/B2 (AOI21_X1)
     3    6.69    0.04    0.06    1.93 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.93 ^ _23655_/A4 (AND4_X1)
     2    3.93    0.02    0.07    2.00 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    2.00 ^ _23717_/A1 (NOR2_X1)
     1    1.87    0.01    0.01    2.01 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.01 v _23718_/B2 (AOI21_X1)
     3    7.91    0.05    0.06    2.07 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.07 ^ _23719_/B1 (AOI21_X1)
     1    2.48    0.02    0.02    2.10 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.10 v _23720_/B (XOR2_X1)
     1    3.99    0.03    0.05    2.14 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.14 ^ _23721_/A2 (NOR2_X1)
     1    3.93    0.03    0.02    2.16 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.16 v _23722_/A3 (NOR3_X1)
     2    8.40    0.07    0.11    2.27 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.27 ^ _23724_/B1 (OAI22_X1)
     1    1.64    0.02    0.03    2.30 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.30 v _23725_/B2 (AOI21_X1)
     4   17.05    0.09    0.11    2.41 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.41 ^ _23726_/A (BUF_X1)
    10   27.43    0.06    0.09    2.51 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.01    2.51 ^ _24579_/B2 (OAI21_X1)
     1    1.20    0.02    0.02    2.54 v _24579_/ZN (OAI21_X1)
                                         _01584_ (net)
                  0.02    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3571.25    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.06    0.87    1.31 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.31   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.20    2.00   library recovery time
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.90    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.28    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.17    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   57.30    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   48.30    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.02    0.21 ^ _16519_/A (BUF_X16)
    10   36.51    0.01    0.03    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.24 ^ _16520_/A (BUF_X8)
    10   30.90    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   51.17    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.32 ^ _18283_/A (BUF_X2)
    10   25.08    0.03    0.05    0.37 ^ _18283_/Z (BUF_X2)
                                         _12400_ (net)
                  0.03    0.00    0.37 ^ _18284_/A (BUF_X1)
    10   36.11    0.08    0.11    0.48 ^ _18284_/Z (BUF_X1)
                                         _12401_ (net)
                  0.08    0.00    0.48 ^ _18298_/S (MUX2_X1)
     1    1.09    0.01    0.06    0.55 v _18298_/Z (MUX2_X1)
                                         _12415_ (net)
                  0.01    0.00    0.55 v _18299_/B (MUX2_X1)
     1    1.59    0.01    0.06    0.61 v _18299_/Z (MUX2_X1)
                                         _12416_ (net)
                  0.01    0.00    0.61 v _18300_/B (MUX2_X1)
     1    3.68    0.01    0.06    0.67 v _18300_/Z (MUX2_X1)
                                         _12417_ (net)
                  0.01    0.00    0.67 v _18301_/B (MUX2_X1)
     1    1.77    0.01    0.06    0.73 v _18301_/Z (MUX2_X1)
                                         _12418_ (net)
                  0.01    0.00    0.73 v _18303_/B1 (AOI21_X1)
     8   39.83    0.19    0.21    0.94 ^ _18303_/ZN (AOI21_X1)
                                         _12420_ (net)
                  0.19    0.02    0.96 ^ _20566_/A1 (AND2_X1)
     1    1.74    0.01    0.05    1.01 ^ _20566_/ZN (AND2_X1)
                                         _03892_ (net)
                  0.01    0.00    1.01 ^ _20567_/A (AOI21_X1)
     2    3.91    0.03    0.02    1.03 v _20567_/ZN (AOI21_X1)
                                         _03893_ (net)
                  0.03    0.00    1.03 v _20568_/A (BUF_X1)
    10   20.15    0.02    0.06    1.09 v _20568_/Z (BUF_X1)
                                         _03894_ (net)
                  0.02    0.00    1.09 v _20569_/A2 (NOR2_X1)
     1    3.58    0.02    0.04    1.13 ^ _20569_/ZN (NOR2_X1)
                                         _16090_ (net)
                  0.02    0.00    1.13 ^ _30519_/B (HA_X1)
     1    1.80    0.01    0.04    1.17 ^ _30519_/CO (HA_X1)
                                         _16091_ (net)
                  0.01    0.00    1.17 ^ _21749_/A (INV_X1)
     1    3.72    0.01    0.01    1.18 v _21749_/ZN (INV_X1)
                                         _14781_ (net)
                  0.01    0.00    1.18 v _30142_/A (FA_X1)
     1    1.86    0.01    0.11    1.29 ^ _30142_/S (FA_X1)
                                         _14783_ (net)
                  0.01    0.00    1.29 ^ _21681_/A (INV_X1)
     1    3.64    0.01    0.01    1.30 v _21681_/ZN (INV_X1)
                                         _16103_ (net)
                  0.01    0.00    1.30 v _30524_/B (HA_X1)
     1    4.21    0.01    0.06    1.36 v _30524_/S (HA_X1)
                                         _14801_ (net)
                  0.01    0.00    1.36 v _30147_/B (FA_X1)
     1    2.11    0.01    0.12    1.48 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.01    0.00    1.48 ^ _21162_/A (INV_X1)
     1    3.89    0.01    0.01    1.49 v _21162_/ZN (INV_X1)
                                         _14818_ (net)
                  0.01    0.00    1.49 v _30151_/A (FA_X1)
     1    3.37    0.01    0.11    1.61 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.61 ^ _30152_/CI (FA_X1)
     1    2.33    0.02    0.09    1.70 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.70 v _21682_/A (INV_X1)
     1    3.69    0.01    0.02    1.72 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.72 ^ _30526_/B (HA_X1)
     4    7.05    0.05    0.07    1.79 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.79 ^ _23473_/A3 (AND3_X1)
     2    3.47    0.01    0.06    1.85 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.85 ^ _23474_/B1 (AOI21_X1)
     2    4.30    0.01    0.02    1.87 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.01    0.00    1.87 v _23570_/B2 (AOI21_X1)
     3    6.69    0.04    0.06    1.93 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.93 ^ _23655_/A4 (AND4_X1)
     2    3.93    0.02    0.07    2.00 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    2.00 ^ _23717_/A1 (NOR2_X1)
     1    1.87    0.01    0.01    2.01 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.01 v _23718_/B2 (AOI21_X1)
     3    7.91    0.05    0.06    2.07 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.07 ^ _23719_/B1 (AOI21_X1)
     1    2.48    0.02    0.02    2.10 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.10 v _23720_/B (XOR2_X1)
     1    3.99    0.03    0.05    2.14 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.14 ^ _23721_/A2 (NOR2_X1)
     1    3.93    0.03    0.02    2.16 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.16 v _23722_/A3 (NOR3_X1)
     2    8.40    0.07    0.11    2.27 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.27 ^ _23724_/B1 (OAI22_X1)
     1    1.64    0.02    0.03    2.30 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.30 v _23725_/B2 (AOI21_X1)
     4   17.05    0.09    0.11    2.41 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.41 ^ _23726_/A (BUF_X1)
    10   27.43    0.06    0.09    2.51 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.01    2.51 ^ _24579_/B2 (OAI21_X1)
     1    1.20    0.02    0.02    2.54 v _24579_/ZN (OAI21_X1)
                                         _01584_ (net)
                  0.02    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.44e-03   1.56e-04   1.28e-02  16.2%
Combinational          2.99e-02   3.53e-02   4.29e-04   6.57e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.71e-02   5.85e-04   7.88e-02 100.0%
                          52.2%      47.1%       0.7%
