git clone --depth 1 --no-tags https://github.com/arkakub/Verilog-Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/58032756
git clone --depth 1 --no-tags https://github.com/FatallEggor/test.git f:/verilog_sva_gh_scraper/data/full_repos/59362886
git clone --depth 1 --no-tags https://github.com/agerardocarmona94/proy_3_grupo_1_sem_1_2016_ALLAN_CARMONA_DAYHANA_SANCHEZ.git f:/verilog_sva_gh_scraper/data/full_repos/59234982
git clone --depth 1 --no-tags https://github.com/Yilinwang/DSD-HW.git f:/verilog_sva_gh_scraper/data/full_repos/57037305
git clone --depth 1 --no-tags https://github.com/Tj2807/codingground.git f:/verilog_sva_gh_scraper/data/full_repos/59467286
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_add_ver_two.git f:/verilog_sva_gh_scraper/data/full_repos/57291976
git clone --depth 1 --no-tags https://github.com/git6d2/instrumento_lm32.git f:/verilog_sva_gh_scraper/data/full_repos/58386034
git clone --depth 1 --no-tags https://github.com/santa233/Class-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/59992271
git clone --depth 1 --no-tags https://github.com/Alberto-Castro/proy_3_grupo_8_sem_1_2016.git f:/verilog_sva_gh_scraper/data/full_repos/59875024
git clone --depth 1 --no-tags https://github.com/yanni4night/verilog-clock.git f:/verilog_sva_gh_scraper/data/full_repos/59803874
git clone --depth 1 --no-tags https://github.com/handresmar/GitTest.git f:/verilog_sva_gh_scraper/data/full_repos/60887812
git clone --depth 1 --no-tags https://github.com/Whiskey-Golf-Lima/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/59783978
git clone --depth 1 --no-tags https://github.com/ukorat/Fixed-Point-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/65405521
git clone --depth 1 --no-tags https://github.com/pichu0528/RLE.git f:/verilog_sva_gh_scraper/data/full_repos/65780759
git clone --depth 1 --no-tags https://github.com/pooruse/my_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/66909444
git clone --depth 1 --no-tags https://github.com/Cfpintog/-Controlador-MIDI-movimiento-dedos-2016-2.git f:/verilog_sva_gh_scraper/data/full_repos/66806494
git clone --depth 1 --no-tags https://github.com/bartosz0403/inz.git f:/verilog_sva_gh_scraper/data/full_repos/58239808
git clone --depth 1 --no-tags https://github.com/adrianradulescu/myRepository.git f:/verilog_sva_gh_scraper/data/full_repos/62507171
git clone --depth 1 --no-tags https://github.com/yasaswi93/ece4750_project1.git f:/verilog_sva_gh_scraper/data/full_repos/62998355
git clone --depth 1 --no-tags https://github.com/Inud/Position-Detector-HCSR04-Verilog-DE1.git f:/verilog_sva_gh_scraper/data/full_repos/63533641
git clone --depth 1 --no-tags https://github.com/naveenvignesh/scrambler.git f:/verilog_sva_gh_scraper/data/full_repos/63562173
git clone --depth 1 --no-tags https://github.com/ChrisXu1006/Full-system-timing-channel.git f:/verilog_sva_gh_scraper/data/full_repos/61843200
git clone --depth 1 --no-tags https://github.com/willywsm1013/3NP-problem.git f:/verilog_sva_gh_scraper/data/full_repos/58467513
git clone --depth 1 --no-tags https://github.com/wmarshall/JPropSim.git f:/verilog_sva_gh_scraper/data/full_repos/59115236
git clone --depth 1 --no-tags https://github.com/arkakub/Verilog-VGA-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/58032364
git clone --depth 1 --no-tags https://github.com/xanatower/inferred_TRANS_RECEI.git f:/verilog_sva_gh_scraper/data/full_repos/60150074
git clone --depth 1 --no-tags https://github.com/estejairo/gatitos.git f:/verilog_sva_gh_scraper/data/full_repos/59956435
git clone --depth 1 --no-tags https://github.com/yfancc20/NCTU_courses.git f:/verilog_sva_gh_scraper/data/full_repos/60069310
git clone --depth 1 --no-tags https://github.com/sernc11/repos_example.git f:/verilog_sva_gh_scraper/data/full_repos/60325283
git clone --depth 1 --no-tags https://github.com/akhiljain0777/Computer-Organisation-and-Architecture-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/65759313
git clone --depth 1 --no-tags https://github.com/IsmMadCam/Laboratorio-de-Sistemas-Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/65945313
git clone --depth 1 --no-tags https://github.com/santa233/AWGN-_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/66269392
git clone --depth 1 --no-tags https://github.com/vegasluis/Multi-Cycle-Micro-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/66667524
git clone --depth 1 --no-tags https://github.com/sundw2014/carADS.git f:/verilog_sva_gh_scraper/data/full_repos/66361134
git clone --depth 1 --no-tags https://github.com/GSejas/Karatsuba_FPU.git f:/verilog_sva_gh_scraper/data/full_repos/66875060
git clone --depth 1 --no-tags https://github.com/jxjjhkls/nios_test.git f:/verilog_sva_gh_scraper/data/full_repos/67427009
git clone --depth 1 --no-tags https://github.com/vadixidav/vga_ascii_terminal.git f:/verilog_sva_gh_scraper/data/full_repos/67548088
git clone --depth 1 --no-tags https://github.com/juliacshi/multicycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/67550276
git clone --depth 1 --no-tags https://github.com/kanpapa/max10.git f:/verilog_sva_gh_scraper/data/full_repos/57351339
git clone --depth 1 --no-tags https://github.com/ZHOUJiemin/TxRx-Wavedrom.git f:/verilog_sva_gh_scraper/data/full_repos/58162626
git clone --depth 1 --no-tags https://github.com/sameeriitkgp/4-bit-cordic.git f:/verilog_sva_gh_scraper/data/full_repos/58130779
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_ver_two_total.git f:/verilog_sva_gh_scraper/data/full_repos/58407738
git clone --depth 1 --no-tags https://github.com/yammouch/digitalhwhdl.git f:/verilog_sva_gh_scraper/data/full_repos/58428983
git clone --depth 1 --no-tags https://github.com/z-rui/ds1302.git f:/verilog_sva_gh_scraper/data/full_repos/59920656
git clone --depth 1 --no-tags https://github.com/dhruvangdarji/FIFO-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/60485653
git clone --depth 1 --no-tags https://github.com/nahallacman/CST466GroupVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/57262934
git clone --depth 1 --no-tags https://github.com/bkold/RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/57281865
git clone --depth 1 --no-tags https://github.com/Nalaka1693/ALU_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/61153637
git clone --depth 1 --no-tags https://github.com/Chuvi-w/TubeTest.git f:/verilog_sva_gh_scraper/data/full_repos/67261637
git clone --depth 1 --no-tags https://github.com/sukruthivempati/Directform-and-Treeform-FIR-filter-design.git f:/verilog_sva_gh_scraper/data/full_repos/65339189
git clone --depth 1 --no-tags https://github.com/Jeffffffff81/L2.git f:/verilog_sva_gh_scraper/data/full_repos/59447054
git clone --depth 1 --no-tags https://github.com/elicassion/DE-II-Singal-CPU-I-O.git f:/verilog_sva_gh_scraper/data/full_repos/58382223
git clone --depth 1 --no-tags https://github.com/vishvanand/clocksimulator.git f:/verilog_sva_gh_scraper/data/full_repos/58615108
git clone --depth 1 --no-tags https://github.com/pichu0528/Fibonacci-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/65780617
git clone --depth 1 --no-tags https://github.com/JSun12/Project-Samples.git f:/verilog_sva_gh_scraper/data/full_repos/67780729
git clone --depth 1 --no-tags https://github.com/xuliexuan/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/66608347
git clone --depth 1 --no-tags https://github.com/amrrkf/mipsmicroprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/66602298
git clone --depth 1 --no-tags https://github.com/shiniaas/tablet.git f:/verilog_sva_gh_scraper/data/full_repos/67289863
git clone --depth 1 --no-tags https://github.com/vadixidav/ps2_ascii.git f:/verilog_sva_gh_scraper/data/full_repos/67509227
git clone --depth 1 --no-tags https://github.com/nananosirova/wall_beater.git f:/verilog_sva_gh_scraper/data/full_repos/67251185
git clone --depth 1 --no-tags https://github.com/Gregf36665/ECE491.git f:/verilog_sva_gh_scraper/data/full_repos/67639839
git clone --depth 1 --no-tags https://github.com/josh-minch/pong.git f:/verilog_sva_gh_scraper/data/full_repos/67104597
git clone --depth 1 --no-tags https://github.com/LouiseSiah/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/60595522
git clone --depth 1 --no-tags https://github.com/haleychow12/FPGA_processor.git f:/verilog_sva_gh_scraper/data/full_repos/60307049
git clone --depth 1 --no-tags https://github.com/AleDelgado94/QuartusIIContadorAudio.git f:/verilog_sva_gh_scraper/data/full_repos/61879249
git clone --depth 1 --no-tags https://github.com/cr1901/gp4-tests.git f:/verilog_sva_gh_scraper/data/full_repos/65849450
git clone --depth 1 --no-tags https://github.com/thata/td4_learning.git f:/verilog_sva_gh_scraper/data/full_repos/63628727
git clone --depth 1 --no-tags https://github.com/markstar14/Verilog-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/59377913
git clone --depth 1 --no-tags https://github.com/cwmli/Wordclock2.git f:/verilog_sva_gh_scraper/data/full_repos/60131974
git clone --depth 1 --no-tags https://github.com/hgdangkhoi/CSC-137.git f:/verilog_sva_gh_scraper/data/full_repos/59518872
git clone --depth 1 --no-tags https://github.com/GrahamWhyte/CPEN-311-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/59690000
git clone --depth 1 --no-tags https://github.com/b1f6c1c4/Calc.git f:/verilog_sva_gh_scraper/data/full_repos/60439004
git clone --depth 1 --no-tags https://github.com/xanatower/Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/60443472
git clone --depth 1 --no-tags https://github.com/koalabearguo/cmos_fpga_vga.git f:/verilog_sva_gh_scraper/data/full_repos/58984936
git clone --depth 1 --no-tags https://github.com/sjtony/q_v.git f:/verilog_sva_gh_scraper/data/full_repos/58860916
git clone --depth 1 --no-tags https://github.com/BobbyL2k/FPGA_Project_CP.git f:/verilog_sva_gh_scraper/data/full_repos/59188047
git clone --depth 1 --no-tags https://github.com/chandanpalai/fpga-spi_byte_if.git f:/verilog_sva_gh_scraper/data/full_repos/60927529
git clone --depth 1 --no-tags https://github.com/Daniel-Sandoval-Adanis/practicaPico.git f:/verilog_sva_gh_scraper/data/full_repos/58420005
git clone --depth 1 --no-tags https://github.com/kepo44ka/Crossbar.git f:/verilog_sva_gh_scraper/data/full_repos/62330877
git clone --depth 1 --no-tags https://github.com/d0ublemur/FPGA-BitReversal.git f:/verilog_sva_gh_scraper/data/full_repos/62323591
git clone --depth 1 --no-tags https://github.com/yuta1331/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/62354007
git clone --depth 1 --no-tags https://github.com/huangxf14/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/62776223
git clone --depth 1 --no-tags https://github.com/Alina-L/Memory.git f:/verilog_sva_gh_scraper/data/full_repos/62805158
git clone --depth 1 --no-tags https://github.com/kaustubhhiware/COA_COA_COA_COA.git f:/verilog_sva_gh_scraper/data/full_repos/64603164
git clone --depth 1 --no-tags https://github.com/TarekIbnZiad/SimpleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/64621939
git clone --depth 1 --no-tags https://github.com/gokurox/Atmega328P---AVR-C-Mini-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/62461749
git clone --depth 1 --no-tags https://github.com/glocka/Sortieralogrithmus-ISE.git f:/verilog_sva_gh_scraper/data/full_repos/62640545
git clone --depth 1 --no-tags https://github.com/HamHyunWoong/Digital_Clock_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/63490584
git clone --depth 1 --no-tags https://github.com/Delete1994/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/63476064
git clone --depth 1 --no-tags https://github.com/ymherklotz/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/63505270
git clone --depth 1 --no-tags https://github.com/kwan3217/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/63626115
git clone --depth 1 --no-tags https://github.com/wheatdog/dsdl.git f:/verilog_sva_gh_scraper/data/full_repos/57363601
git clone --depth 1 --no-tags https://github.com/LuisAlfaroR/Proy_2_Grupo_11_Sem_1_2016.git f:/verilog_sva_gh_scraper/data/full_repos/57455686
git clone --depth 1 --no-tags https://github.com/ullasgowda/verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/59399445
git clone --depth 1 --no-tags https://github.com/jhorng/Integrated-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/60451970
git clone --depth 1 --no-tags https://github.com/emmander/DExIOs.git f:/verilog_sva_gh_scraper/data/full_repos/60687608
git clone --depth 1 --no-tags https://github.com/yhx/harp.git f:/verilog_sva_gh_scraper/data/full_repos/60649033
git clone --depth 1 --no-tags https://github.com/2016UCI-UROP/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/63105264
git clone --depth 1 --no-tags https://github.com/specialforcea/gitrepo.git f:/verilog_sva_gh_scraper/data/full_repos/63105474
git clone --depth 1 --no-tags https://github.com/aabzel/the-controller-of-incremental-encoder-.git f:/verilog_sva_gh_scraper/data/full_repos/63095151
