Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Daniel/Proiecte/Tema 2/top_isim_beh.exe" -prj "C:/Users/Daniel/Proiecte/Tema 2/top_beh.prj" "work.top" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Daniel/Proiecte/Tema 2/division_algo.v" into library work
Analyzing Verilog file "C:/Users/Daniel/Proiecte/Tema 2/base2_to_base3.v" into library work
Analyzing Verilog file "C:/Users/Daniel/Proiecte/Tema 2/process.v" into library work
Analyzing Verilog file "C:/Users/Daniel/Proiecte/Tema 2/image.v" into library work
Analyzing Verilog file "C:/Users/Daniel/Proiecte/Tema 2/test.v" into library work
WARNING:HDLCompiler:1300 - "C:/Users/Daniel/Proiecte/Tema 2/test.v" Line 27: Non-module variable aux cannot be initialized at declaration
Analyzing Verilog file "C:/Users/Daniel/Programe/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Daniel/Proiecte/Tema 2/process.v" Line 76: Port done is not connected to this instance
Completed static elaboration
Compiling module div_algo(WIDTH=16)
Compiling module base2_to_base3
Compiling module process
Compiling module image
Compiling module top
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/Daniel/Proiecte/Tema 2/top_isim_beh.exe
Fuse Memory Usage: 28544 KB
Fuse CPU Usage: 655 ms
