{
  "design": {
    "design_info": {
      "boundary_crc": "0x35726D8BD9D94D0E",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../vvd_caravel_fpga_sim.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_smc": "",
      "axi_smc_1": "",
      "axi_smc_2": "",
      "axi_vip_0": "",
      "axi_vip_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_vip_1": "",
      "axi_vip_2": "",
      "axi_vip_3": "",
      "blk_mem_gen_0": "",
      "caravel_0": "",
      "clk_wiz_0": "",
      "ps_axil_0": "",
      "rst_clk_wiz_0_5M": "",
      "spiflash_0": "",
      "userdma_0": ""
    },
    "ports": {
      "resetb_0": {
        "direction": "I"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "sys_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_0",
        "xci_path": "ip/design_1_axi_smc_0/design_1_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_smc_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_1_0",
        "xci_path": "ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0.xci",
        "inst_hier_path": "axi_smc_1",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_smc_2": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_2_0",
        "xci_path": "ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0.xci",
        "inst_hier_path": "axi_smc_2",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "design_1_axi_vip_0_0",
        "xci_path": "ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0.xci",
        "inst_hier_path": "axi_vip_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_vip_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_axi_vip_0_axi_periph_0/design_1_axi_vip_0_axi_periph_0.xci",
        "inst_hier_path": "axi_vip_0_axi_periph",
        "xci_name": "design_1_axi_vip_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "xci_path": "ip/design_1_xbar_0/design_1_xbar_0.xci",
            "inst_hier_path": "axi_vip_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_vip_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_vip_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_vip_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_vip_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_vip_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_vip_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_vip_1": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "design_1_axi_vip_1_0",
        "xci_path": "ip/design_1_axi_vip_1_0/design_1_axi_vip_1_0.xci",
        "inst_hier_path": "axi_vip_1",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "axi_vip_2": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "design_1_axi_vip_2_0",
        "xci_path": "ip/design_1_axi_vip_2_0/design_1_axi_vip_2_0.xci",
        "inst_hier_path": "axi_vip_2",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "axi_vip_3": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "design_1_axi_vip_3_0",
        "xci_path": "ip/design_1_axi_vip_3_0/design_1_axi_vip_3_0.xci",
        "inst_hier_path": "axi_vip_3",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../fsic.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Use_ENA_Pin"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Port_A_Write_Rate": {
            "value": "50"
          },
          "Port_B_Clock": {
            "value": "0"
          },
          "Port_B_Enable_Rate": {
            "value": "0"
          },
          "Port_B_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Core": {
            "value": "false"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "caravel_0": {
        "vlnv": "xilinx.com:module_ref:caravel:1.0",
        "xci_name": "design_1_caravel_0_0",
        "xci_path": "ip/design_1_caravel_0_0/design_1_caravel_0_0.xci",
        "inst_hier_path": "caravel_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "caravel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "gpio": {
            "direction": "IO"
          },
          "mprj_i": {
            "direction": "I",
            "left": "37",
            "right": "0"
          },
          "mprj_o": {
            "direction": "O",
            "left": "37",
            "right": "0"
          },
          "mprj_en": {
            "direction": "O",
            "left": "37",
            "right": "0"
          },
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetb": {
            "direction": "I"
          },
          "flash_csb": {
            "direction": "O"
          },
          "flash_clk": {
            "type": "clk",
            "direction": "O"
          },
          "flash_io0": {
            "direction": "O"
          },
          "flash_io1": {
            "direction": "I"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "40.0"
          },
          "CLKOUT1_JITTER": {
            "value": "925.151"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "919.522"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "5"
          },
          "CLKOUT2_JITTER": {
            "value": "761.006"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "919.522"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "20"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "64.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "4.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "128.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "32"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "25"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "ps_axil_0": {
        "vlnv": "xilinx.com:module_ref:ps_axil:1.0",
        "xci_name": "design_1_ps_axil_0_0",
        "xci_path": "ip/design_1_ps_axil_0_0/design_1_ps_axil_0_0.xci",
        "inst_hier_path": "ps_axil_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ps_axil",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "updma_si": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "7",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "updma_si_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TSTRB": {
                "physical_name": "updma_si_tstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "updma_si_tkeep",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "updma_si_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "updma_si_tuser",
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "updma_si_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "updma_si_tready",
                "direction": "O"
              }
            }
          },
          "updma_so": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "7",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "updma_so_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TSTRB": {
                "physical_name": "updma_so_tstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "updma_so_tkeep",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "updma_so_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "updma_so_tuser",
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "updma_so_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "updma_so_tready",
                "direction": "I"
              }
            }
          },
          "ladma_mm": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "master_id": {
                "value": "1"
              }
            },
            "address_space_ref": "ladma_mm",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "ladma_mm_awid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "ladma_mm_awaddr",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "ladma_mm_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "ladma_mm_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "ladma_mm_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "ladma_mm_awlock",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "ladma_mm_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "ladma_mm_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "ladma_mm_awregion",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "ladma_mm_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWUSER": {
                "physical_name": "ladma_mm_awuser",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "ladma_mm_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "ladma_mm_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "ladma_mm_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "ladma_mm_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "ladma_mm_wlast",
                "direction": "O"
              },
              "WUSER": {
                "physical_name": "ladma_mm_wuser",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "ladma_mm_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "ladma_mm_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "ladma_mm_bid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "ladma_mm_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "ladma_mm_buser",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "ladma_mm_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "ladma_mm_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "ladma_mm_arid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "ladma_mm_araddr",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "ladma_mm_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "ladma_mm_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "ladma_mm_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "ladma_mm_arlock",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "ladma_mm_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "ladma_mm_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "ladma_mm_arregion",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "ladma_mm_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARUSER": {
                "physical_name": "ladma_mm_aruser",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "ladma_mm_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "ladma_mm_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "ladma_mm_rid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "ladma_mm_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "ladma_mm_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "ladma_mm_rlast",
                "direction": "I"
              },
              "RUSER": {
                "physical_name": "ladma_mm_ruser",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "ladma_mm_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "ladma_mm_rready",
                "direction": "O"
              }
            }
          },
          "ladma_s": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "memory_map_ref": "ladma_s",
            "port_maps": {
              "AWADDR": {
                "physical_name": "ladma_s_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "ladma_s_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "ladma_s_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "ladma_s_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "ladma_s_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "ladma_s_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "ladma_s_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "ladma_s_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "ladma_s_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "ladma_s_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "ladma_s_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "ladma_s_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "ladma_s_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "ladma_s_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "ladma_s_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "ladma_s_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "ladma_s_rready",
                "direction": "I"
              }
            }
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aa_mb_irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "is_ioclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "20000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "caravel_mprj_out": {
            "direction": "O",
            "left": "37",
            "right": "0"
          },
          "caravel_mprj_in": {
            "direction": "I",
            "left": "37",
            "right": "0"
          },
          "ladma_interrupt": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "qspi_io0_i": {
            "direction": "I"
          },
          "qspi_io1_o": {
            "direction": "O"
          },
          "qspi_sck_i": {
            "direction": "I"
          },
          "qspi_ss_i": {
            "direction": "I"
          },
          "axi_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "axi_reset_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "axi_reset_n": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "axi_clk_m": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "ladma_mm",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "axi_reset_m_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "axi_reset_m_n": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "axi_clk_usdi": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "updma_si",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "axis_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "axi_reset_usdi_n": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "axi_clk_udso": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "updma_so",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "axis_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "axi_reset_udso_n": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "axis_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "ladma_s",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "axis_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "axis_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "ladma_mm": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "rst_clk_wiz_0_5M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_0_5M_0",
        "xci_path": "ip/design_1_rst_clk_wiz_0_5M_0/design_1_rst_clk_wiz_0_5M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_5M"
      },
      "spiflash_0": {
        "vlnv": "xilinx.com:module_ref:spiflash:1.0",
        "xci_name": "design_1_spiflash_0_0",
        "xci_path": "ip/design_1_spiflash_0_0/design_1_spiflash_0_0.xci",
        "inst_hier_path": "spiflash_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spiflash",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ap_rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "ap_rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "romcode_Addr_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "romcode_EN_A": {
            "direction": "O"
          },
          "romcode_WEN_A": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "romcode_Din_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "romcode_Dout_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "romcode_Clk_A": {
            "direction": "O"
          },
          "romcode_Rst_A": {
            "direction": "O"
          },
          "csb": {
            "direction": "I"
          },
          "spiclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_caravel_0_0_flash_clk",
                "value_src": "default_prop"
              }
            }
          },
          "io0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "io1": {
            "direction": "O"
          }
        }
      },
      "userdma_0": {
        "vlnv": "xilinx.com:hls:userdma:1.0",
        "xci_name": "design_1_userdma_0_0",
        "xci_path": "ip/design_1_userdma_0_0/design_1_userdma_0_0.xci",
        "inst_hier_path": "userdma_0",
        "interface_ports": {
          "m_axi_gmem0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          },
          "m_axi_gmem1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "3"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem0": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_smc_1_M00_AXI": {
        "interface_ports": [
          "axi_smc_1/M00_AXI",
          "axi_vip_2/S_AXI"
        ]
      },
      "axi_smc_2_M00_AXI": {
        "interface_ports": [
          "axi_smc_2/M00_AXI",
          "axi_vip_3/S_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_vip_1/S_AXI"
        ]
      },
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_vip_0/M_AXI",
          "axi_vip_0_axi_periph/S00_AXI"
        ]
      },
      "axi_vip_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "axi_vip_0_axi_periph/M00_AXI",
          "ps_axil_0/s_axi"
        ]
      },
      "axi_vip_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "axi_vip_0_axi_periph/M01_AXI",
          "ps_axil_0/ladma_s"
        ]
      },
      "axi_vip_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "axi_vip_0_axi_periph/M02_AXI",
          "userdma_0/s_axi_control"
        ]
      },
      "ps_axil_0_ladma_mm": {
        "interface_ports": [
          "axi_smc/S00_AXI",
          "ps_axil_0/ladma_mm"
        ]
      },
      "ps_axil_0_updma_so": {
        "interface_ports": [
          "ps_axil_0/updma_so",
          "userdma_0/inStreamTop"
        ]
      },
      "userdma_0_m_axi_gmem0": {
        "interface_ports": [
          "axi_smc_1/S00_AXI",
          "userdma_0/m_axi_gmem0"
        ]
      },
      "userdma_0_m_axi_gmem1": {
        "interface_ports": [
          "axi_smc_2/S00_AXI",
          "userdma_0/m_axi_gmem1"
        ]
      },
      "userdma_0_outStreamTop": {
        "interface_ports": [
          "ps_axil_0/updma_si",
          "userdma_0/outStreamTop"
        ]
      }
    },
    "nets": {
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "spiflash_0/romcode_Dout_A"
        ]
      },
      "caravel_0_flash_clk": {
        "ports": [
          "caravel_0/flash_clk",
          "spiflash_0/spiclk"
        ]
      },
      "caravel_0_flash_csb": {
        "ports": [
          "caravel_0/flash_csb",
          "spiflash_0/csb"
        ]
      },
      "caravel_0_flash_io0": {
        "ports": [
          "caravel_0/flash_io0",
          "spiflash_0/io0"
        ]
      },
      "caravel_0_mprj_o": {
        "ports": [
          "caravel_0/mprj_o",
          "ps_axil_0/caravel_mprj_in"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axi_smc/aclk",
          "axi_smc_1/aclk",
          "axi_smc_2/aclk",
          "axi_vip_0/aclk",
          "axi_vip_0_axi_periph/ACLK",
          "axi_vip_0_axi_periph/M00_ACLK",
          "axi_vip_0_axi_periph/M01_ACLK",
          "axi_vip_0_axi_periph/M02_ACLK",
          "axi_vip_0_axi_periph/S00_ACLK",
          "axi_vip_1/aclk",
          "axi_vip_2/aclk",
          "axi_vip_3/aclk",
          "caravel_0/clock",
          "ps_axil_0/axi_clk",
          "ps_axil_0/axi_clk_m",
          "ps_axil_0/axi_clk_udso",
          "ps_axil_0/axi_clk_usdi",
          "ps_axil_0/axis_clk",
          "rst_clk_wiz_0_5M/slowest_sync_clk",
          "spiflash_0/ap_clk",
          "userdma_0/ap_clk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "ps_axil_0/is_ioclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_5M/dcm_locked"
        ]
      },
      "ps_axil_0_caravel_mprj_out": {
        "ports": [
          "ps_axil_0/caravel_mprj_out",
          "caravel_0/mprj_i"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "sys_reset",
          "clk_wiz_0/resetn",
          "rst_clk_wiz_0_5M/ext_reset_in"
        ]
      },
      "resetb_0_1": {
        "ports": [
          "resetb_0",
          "caravel_0/resetb"
        ]
      },
      "rst_clk_wiz_0_5M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_5M/peripheral_aresetn",
          "axi_smc/aresetn",
          "axi_smc_1/aresetn",
          "axi_smc_2/aresetn",
          "axi_vip_0/aresetn",
          "axi_vip_0_axi_periph/ARESETN",
          "axi_vip_0_axi_periph/M00_ARESETN",
          "axi_vip_0_axi_periph/M01_ARESETN",
          "axi_vip_0_axi_periph/M02_ARESETN",
          "axi_vip_0_axi_periph/S00_ARESETN",
          "axi_vip_1/aresetn",
          "axi_vip_2/aresetn",
          "axi_vip_3/aresetn",
          "ps_axil_0/axi_reset_m_n",
          "ps_axil_0/axi_reset_n",
          "ps_axil_0/axi_reset_udso_n",
          "ps_axil_0/axi_reset_usdi_n",
          "ps_axil_0/axis_rst_n",
          "userdma_0/ap_rst_n"
        ]
      },
      "rst_clk_wiz_0_5M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_0_5M/peripheral_reset",
          "spiflash_0/ap_rst"
        ]
      },
      "spiflash_0_io1": {
        "ports": [
          "spiflash_0/io1",
          "caravel_0/flash_io1"
        ]
      },
      "spiflash_0_romcode_Addr_A": {
        "ports": [
          "spiflash_0/romcode_Addr_A",
          "blk_mem_gen_0/addra"
        ]
      },
      "spiflash_0_romcode_Clk_A": {
        "ports": [
          "spiflash_0/romcode_Clk_A",
          "blk_mem_gen_0/clka"
        ]
      },
      "spiflash_0_romcode_Din_A": {
        "ports": [
          "spiflash_0/romcode_Din_A",
          "blk_mem_gen_0/dina"
        ]
      },
      "spiflash_0_romcode_EN_A": {
        "ports": [
          "spiflash_0/romcode_EN_A",
          "blk_mem_gen_0/ena"
        ]
      },
      "spiflash_0_romcode_Rst_A": {
        "ports": [
          "spiflash_0/romcode_Rst_A",
          "blk_mem_gen_0/rsta"
        ]
      },
      "spiflash_0_romcode_WEN_A": {
        "ports": [
          "spiflash_0/romcode_WEN_A",
          "blk_mem_gen_0/wea"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    },
    "addressing": {
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_ps_axil_0_reg0": {
                "address_block": "/ps_axil_0/s_axi/reg0",
                "offset": "0x60000000",
                "range": "32K"
              },
              "SEG_ps_axil_0_reg0_1": {
                "address_block": "/ps_axil_0/ladma_s/reg0",
                "offset": "0x60008000",
                "range": "4K"
              },
              "SEG_userdma_0_Reg": {
                "address_block": "/userdma_0/s_axi_control/Reg",
                "offset": "0x60009000",
                "range": "4K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              }
            }
          }
        }
      },
      "/ps_axil_0": {
        "address_spaces": {
          "ladma_mm": {
            "segments": {
              "SEG_axi_vip_1_Reg": {
                "address_block": "/axi_vip_1/S_AXI/Reg",
                "offset": "0x0000000044A00000",
                "range": "32K"
              }
            }
          }
        }
      },
      "/userdma_0": {
        "address_spaces": {
          "Data_m_axi_gmem0": {
            "segments": {
              "SEG_axi_vip_2_Reg": {
                "address_block": "/axi_vip_2/S_AXI/Reg",
                "offset": "0x0000000045000000",
                "range": "512K"
              }
            }
          },
          "Data_m_axi_gmem1": {
            "segments": {
              "SEG_axi_vip_3_Reg": {
                "address_block": "/axi_vip_3/S_AXI/Reg",
                "offset": "0x0000000045080000",
                "range": "512K"
              }
            }
          }
        }
      }
    }
  }
}