# Pipelined-processor
Designed and implemented a 5-stage pipelined RISC processor using VHDL on modelsim. 
