{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634990816410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634990816410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 20:06:56 2021 " "Processing started: Sat Oct 23 20:06:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634990816410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634990816410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_cascading_counter_12bit -c BCD_cascading_counter_12bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_cascading_counter_12bit -c BCD_cascading_counter_12bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634990816410 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1634990816725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_cascading_counter_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_cascading_counter_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_cascading_counter_4bit-counter " "Found design unit 1: BCD_cascading_counter_4bit-counter" {  } { { "BCD_cascading_counter_4bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634990817060 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_cascading_counter_4bit " "Found entity 1: BCD_cascading_counter_4bit" {  } { { "BCD_cascading_counter_4bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634990817060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634990817060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_cascading_counter_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_cascading_counter_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_cascading_counter_12bit-counter " "Found design unit 1: BCD_cascading_counter_12bit-counter" {  } { { "BCD_cascading_counter_12bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_12bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634990817064 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_cascading_counter_12bit " "Found entity 1: BCD_cascading_counter_12bit" {  } { { "BCD_cascading_counter_12bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_12bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634990817064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634990817064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_cascading_counter_12bit " "Elaborating entity \"BCD_cascading_counter_12bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634990817091 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "casout BCD_cascading_counter_12bit.vhd(11) " "VHDL Signal Declaration warning at BCD_cascading_counter_12bit.vhd(11): used implicit default value for signal \"casout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BCD_cascading_counter_12bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_12bit.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1634990817091 "|BCD_cascading_counter_12bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 BCD_cascading_counter_12bit.vhd(17) " "Verilog HDL or VHDL warning at BCD_cascading_counter_12bit.vhd(17): object \"c1\" assigned a value but never read" {  } { { "BCD_cascading_counter_12bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_12bit.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1634990817124 "|BCD_cascading_counter_12bit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "count\[11..4\] BCD_cascading_counter_12bit.vhd(10) " "Output port \"count\[11..4\]\" at BCD_cascading_counter_12bit.vhd(10) has no driver" {  } { { "BCD_cascading_counter_12bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_12bit.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1634990817124 "|BCD_cascading_counter_12bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_cascading_counter_4bit BCD_cascading_counter_4bit:counter1 " "Elaborating entity \"BCD_cascading_counter_4bit\" for hierarchy \"BCD_cascading_counter_4bit:counter1\"" {  } { { "BCD_cascading_counter_12bit.vhd" "counter1" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_12bit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634990817124 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "count\[3\] count\[3\] " "Net \"count\[3\]\", which fans out to \"count\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter1\|count\[3\] " "Net is fed by \"BCD_cascading_counter_4bit:counter1\|count\[3\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[3\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter2\|count\[3\] " "Net is fed by \"BCD_cascading_counter_4bit:counter2\|count\[3\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[3\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter3\|count\[3\] " "Net is fed by \"BCD_cascading_counter_4bit:counter3\|count\[3\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[3\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""}  } { { "BCD_cascading_counter_12bit.vhd" "count\[3\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_12bit.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1634990817202 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "count\[2\] count\[2\] " "Net \"count\[2\]\", which fans out to \"count\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter1\|count\[2\] " "Net is fed by \"BCD_cascading_counter_4bit:counter1\|count\[2\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[2\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter2\|count\[2\] " "Net is fed by \"BCD_cascading_counter_4bit:counter2\|count\[2\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[2\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter3\|count\[2\] " "Net is fed by \"BCD_cascading_counter_4bit:counter3\|count\[2\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[2\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""}  } { { "BCD_cascading_counter_12bit.vhd" "count\[2\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_12bit.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1634990817202 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "count\[1\] count\[1\] " "Net \"count\[1\]\", which fans out to \"count\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter1\|count\[1\] " "Net is fed by \"BCD_cascading_counter_4bit:counter1\|count\[1\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[1\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter2\|count\[1\] " "Net is fed by \"BCD_cascading_counter_4bit:counter2\|count\[1\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[1\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter3\|count\[1\] " "Net is fed by \"BCD_cascading_counter_4bit:counter3\|count\[1\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[1\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""}  } { { "BCD_cascading_counter_12bit.vhd" "count\[1\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_12bit.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1634990817202 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "count\[0\] count\[0\] " "Net \"count\[0\]\", which fans out to \"count\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter1\|count\[0\] " "Net is fed by \"BCD_cascading_counter_4bit:counter1\|count\[0\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[0\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter2\|count\[0\] " "Net is fed by \"BCD_cascading_counter_4bit:counter2\|count\[0\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[0\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCD_cascading_counter_4bit:counter3\|count\[0\] " "Net is fed by \"BCD_cascading_counter_4bit:counter3\|count\[0\]\"" {  } { { "BCD_cascading_counter_4bit.vhd" "count\[0\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_4bit.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634990817202 ""}  } { { "BCD_cascading_counter_12bit.vhd" "count\[0\]" { Text "C:/Users/choug/fpgaProjects/BCD_cascading_counter_12bit/BCD_cascading_counter_12bit.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1634990817202 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634990817298 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 23 20:06:57 2021 " "Processing ended: Sat Oct 23 20:06:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634990817298 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634990817298 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634990817298 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634990817298 ""}
