|DE1_SoC
HEX0[0] <= <VCC>
HEX0[1] <= <VCC>
HEX0[2] <= <VCC>
HEX0[3] <= <VCC>
HEX0[4] <= <VCC>
HEX0[5] <= <VCC>
HEX0[6] <= <VCC>
HEX1[0] <= <VCC>
HEX1[1] <= <VCC>
HEX1[2] <= <VCC>
HEX1[3] <= <VCC>
HEX1[4] <= <VCC>
HEX1[5] <= <VCC>
HEX1[6] <= <VCC>
HEX2[0] <= <VCC>
HEX2[1] <= <VCC>
HEX2[2] <= <VCC>
HEX2[3] <= <VCC>
HEX2[4] <= <VCC>
HEX2[5] <= <VCC>
HEX2[6] <= <VCC>
HEX3[0] <= <VCC>
HEX3[1] <= <VCC>
HEX3[2] <= <VCC>
HEX3[3] <= <VCC>
HEX3[4] <= <VCC>
HEX3[5] <= <VCC>
HEX3[6] <= <VCC>
HEX4[0] <= <VCC>
HEX4[1] <= <VCC>
HEX4[2] <= <VCC>
HEX4[3] <= <VCC>
HEX4[4] <= <VCC>
HEX4[5] <= <VCC>
HEX4[6] <= <VCC>
HEX5[0] <= <VCC>
HEX5[1] <= <VCC>
HEX5[2] <= <VCC>
HEX5[3] <= <VCC>
HEX5[4] <= <VCC>
HEX5[5] <= <VCC>
HEX5[6] <= <VCC>
KEY[0] => player:p.right
KEY[1] => player:p.left
KEY[2] => ~NO_FANOUT~
KEY[3] => player:p.shoot
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
SW[0] => reset.IN1
SW[1] => video_driver:v1.reset
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN2
CLOCK2_50 => CLOCK2_50.IN1
VGA_R[0] <= video_driver:v1.VGA_R[0]
VGA_R[1] <= video_driver:v1.VGA_R[1]
VGA_R[2] <= video_driver:v1.VGA_R[2]
VGA_R[3] <= video_driver:v1.VGA_R[3]
VGA_R[4] <= video_driver:v1.VGA_R[4]
VGA_R[5] <= video_driver:v1.VGA_R[5]
VGA_R[6] <= video_driver:v1.VGA_R[6]
VGA_R[7] <= video_driver:v1.VGA_R[7]
VGA_G[0] <= video_driver:v1.VGA_G[0]
VGA_G[1] <= video_driver:v1.VGA_G[1]
VGA_G[2] <= video_driver:v1.VGA_G[2]
VGA_G[3] <= video_driver:v1.VGA_G[3]
VGA_G[4] <= video_driver:v1.VGA_G[4]
VGA_G[5] <= video_driver:v1.VGA_G[5]
VGA_G[6] <= video_driver:v1.VGA_G[6]
VGA_G[7] <= video_driver:v1.VGA_G[7]
VGA_B[0] <= video_driver:v1.VGA_B[0]
VGA_B[1] <= video_driver:v1.VGA_B[1]
VGA_B[2] <= video_driver:v1.VGA_B[2]
VGA_B[3] <= video_driver:v1.VGA_B[3]
VGA_B[4] <= video_driver:v1.VGA_B[4]
VGA_B[5] <= video_driver:v1.VGA_B[5]
VGA_B[6] <= video_driver:v1.VGA_B[6]
VGA_B[7] <= video_driver:v1.VGA_B[7]
VGA_BLANK_N <= video_driver:v1.VGA_BLANK_N
VGA_CLK <= video_driver:v1.VGA_CLK
VGA_HS <= video_driver:v1.VGA_HS
VGA_SYNC_N <= video_driver:v1.VGA_SYNC_N
VGA_VS <= video_driver:v1.VGA_VS
FPGA_I2C_SCLK <= audio_and_video_config:cfg.port3
FPGA_I2C_SDAT <> audio_and_video_config:cfg.port2
AUD_XCK <= clock_generator:my_clock_gen.port2
AUD_DACLRCK => AUD_DACLRCK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACDAT <= audio_codec:codec.port14


|DE1_SoC|video_driver:v1
CLOCK_50 => CLOCK25_PLL:c25_gen.refclk
reset => CLOCK25_PLL:c25_gen.rst
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => altera_up_avalon_video_vga_timing:video.reset
reset => read_enable_last.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] => rout.DATAB
r[1] => rout.DATAB
r[2] => rout.DATAB
r[3] => rout.DATAB
r[4] => rout.DATAB
r[5] => rout.DATAB
r[6] => rout.DATAB
r[7] => rout.DATAB
g[0] => gout.DATAB
g[1] => gout.DATAB
g[2] => gout.DATAB
g[3] => gout.DATAB
g[4] => gout.DATAB
g[5] => gout.DATAB
g[6] => gout.DATAB
g[7] => gout.DATAB
b[0] => bout.DATAB
b[1] => bout.DATAB
b[2] => bout.DATAB
b[3] => bout.DATAB
b[4] => bout.DATAB
b[5] => bout.DATAB
b[6] => bout.DATAB
b[7] => bout.DATAB
VGA_R[0] <= altera_up_avalon_video_vga_timing:video.vga_red[0]
VGA_R[1] <= altera_up_avalon_video_vga_timing:video.vga_red[1]
VGA_R[2] <= altera_up_avalon_video_vga_timing:video.vga_red[2]
VGA_R[3] <= altera_up_avalon_video_vga_timing:video.vga_red[3]
VGA_R[4] <= altera_up_avalon_video_vga_timing:video.vga_red[4]
VGA_R[5] <= altera_up_avalon_video_vga_timing:video.vga_red[5]
VGA_R[6] <= altera_up_avalon_video_vga_timing:video.vga_red[6]
VGA_R[7] <= altera_up_avalon_video_vga_timing:video.vga_red[7]
VGA_G[0] <= altera_up_avalon_video_vga_timing:video.vga_green[0]
VGA_G[1] <= altera_up_avalon_video_vga_timing:video.vga_green[1]
VGA_G[2] <= altera_up_avalon_video_vga_timing:video.vga_green[2]
VGA_G[3] <= altera_up_avalon_video_vga_timing:video.vga_green[3]
VGA_G[4] <= altera_up_avalon_video_vga_timing:video.vga_green[4]
VGA_G[5] <= altera_up_avalon_video_vga_timing:video.vga_green[5]
VGA_G[6] <= altera_up_avalon_video_vga_timing:video.vga_green[6]
VGA_G[7] <= altera_up_avalon_video_vga_timing:video.vga_green[7]
VGA_B[0] <= altera_up_avalon_video_vga_timing:video.vga_blue[0]
VGA_B[1] <= altera_up_avalon_video_vga_timing:video.vga_blue[1]
VGA_B[2] <= altera_up_avalon_video_vga_timing:video.vga_blue[2]
VGA_B[3] <= altera_up_avalon_video_vga_timing:video.vga_blue[3]
VGA_B[4] <= altera_up_avalon_video_vga_timing:video.vga_blue[4]
VGA_B[5] <= altera_up_avalon_video_vga_timing:video.vga_blue[5]
VGA_B[6] <= altera_up_avalon_video_vga_timing:video.vga_blue[6]
VGA_B[7] <= altera_up_avalon_video_vga_timing:video.vga_blue[7]
VGA_BLANK_N <= altera_up_avalon_video_vga_timing:video.vga_blank
VGA_CLK <= CLOCK25_PLL:c25_gen.outclk_0
VGA_HS <= altera_up_avalon_video_vga_timing:video.vga_h_sync
VGA_SYNC_N <= <GND>
VGA_VS <= altera_up_avalon_video_vga_timing:video.vga_v_sync


|DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= CLOCK25_PLL_0002:clock25_pll_inst.outclk_0
locked <= CLOCK25_PLL_0002:clock25_pll_inst.locked


|DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|DE1_SoC|video_driver:v1|altera_up_avalon_video_vga_timing:video
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_enable~reg0.CLK
clk => vga_color_data[0]~reg0.CLK
clk => vga_color_data[1]~reg0.CLK
clk => vga_color_data[2]~reg0.CLK
clk => vga_color_data[3]~reg0.CLK
clk => vga_color_data[4]~reg0.CLK
clk => vga_color_data[5]~reg0.CLK
clk => vga_color_data[6]~reg0.CLK
clk => vga_color_data[7]~reg0.CLK
clk => vga_color_data[8]~reg0.CLK
clk => vga_color_data[9]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_blue[8]~reg0.CLK
clk => vga_blue[9]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_green[8]~reg0.CLK
clk => vga_green[9]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_red[8]~reg0.CLK
clk => vga_red[9]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_enable~reg0.ENA
red_to_vga_display[0] => vga_color_data.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color_data.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color_data.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color_data.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color_data.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color_data.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color_data.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color_data.IN0
red_to_vga_display[7] => vga_red.DATAA
red_to_vga_display[8] => vga_color_data.IN0
red_to_vga_display[8] => vga_red.DATAA
red_to_vga_display[9] => vga_color_data.IN0
red_to_vga_display[9] => vga_red.DATAA
green_to_vga_display[0] => vga_color_data.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color_data.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color_data.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color_data.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color_data.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color_data.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color_data.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color_data.IN0
green_to_vga_display[7] => vga_green.DATAA
green_to_vga_display[8] => vga_color_data.IN0
green_to_vga_display[8] => vga_green.DATAA
green_to_vga_display[9] => vga_color_data.IN0
green_to_vga_display[9] => vga_green.DATAA
blue_to_vga_display[0] => vga_color_data.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color_data.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color_data.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color_data.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color_data.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color_data.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color_data.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color_data.IN0
blue_to_vga_display[7] => vga_blue.DATAA
blue_to_vga_display[8] => vga_color_data.IN0
blue_to_vga_display[8] => vga_blue.DATAA
blue_to_vga_display[9] => vga_color_data.IN0
blue_to_vga_display[9] => vga_blue.DATAA
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_enable <= vga_data_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[8] <= vga_red[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[9] <= vga_red[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[8] <= vga_green[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[9] <= vga_green[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[8] <= vga_blue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[9] <= vga_blue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[0] <= vga_color_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[1] <= vga_color_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[2] <= vga_color_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[3] <= vga_color_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[4] <= vga_color_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[5] <= vga_color_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[6] <= vga_color_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[7] <= vga_color_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[8] <= vga_color_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[9] <= vga_color_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|clock_generator:my_clock_gen
CLOCK2_50 => CLOCK2_50.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|DE1_SoC|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
inclk[0] => altpll_1uu1:auto_generated.inclk[0]
inclk[1] => altpll_1uu1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_1uu1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_1uu1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE1_SoC|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|DE1_SoC|audio_and_video_config:cfg
clk => clk.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|DE1_SoC|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|audio_codec:codec
clk => clk.IN5
reset => reset.IN5
read => comb.IN1
read => comb.IN1
write => comb.IN1
write => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|DE1_SoC|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC|enemy_grid:eg
clk => enemy_col:cols[0].e_col.clk
clk => enemy_col:cols[1].e_col.clk
clk => enemy_col:cols[2].e_col.clk
clk => enemy_col:cols[3].e_col.clk
clk => enemy_col:cols[4].e_col.clk
clk => enemy_col:cols[5].e_col.clk
clk => enemy_col:cols[6].e_col.clk
clk => enemy_col:cols[7].e_col.clk
clk => enemy_col:cols[8].e_col.clk
clk => enemy_col:cols[9].e_col.clk
clk => enemy_col:cols[10].e_col.clk
reset => enemy_col:cols[0].e_col.reset
reset => enemy_col:cols[1].e_col.reset
reset => enemy_col:cols[2].e_col.reset
reset => enemy_col:cols[3].e_col.reset
reset => enemy_col:cols[4].e_col.reset
reset => enemy_col:cols[5].e_col.reset
reset => enemy_col:cols[6].e_col.reset
reset => enemy_col:cols[7].e_col.reset
reset => enemy_col:cols[8].e_col.reset
reset => enemy_col:cols[9].e_col.reset
reset => enemy_col:cols[10].e_col.reset
vga_x[0] => enemy_col:cols[0].e_col.vga_x[0]
vga_x[0] => enemy_col:cols[1].e_col.vga_x[0]
vga_x[0] => enemy_col:cols[2].e_col.vga_x[0]
vga_x[0] => enemy_col:cols[3].e_col.vga_x[0]
vga_x[0] => enemy_col:cols[4].e_col.vga_x[0]
vga_x[0] => enemy_col:cols[5].e_col.vga_x[0]
vga_x[0] => enemy_col:cols[6].e_col.vga_x[0]
vga_x[0] => enemy_col:cols[7].e_col.vga_x[0]
vga_x[0] => enemy_col:cols[8].e_col.vga_x[0]
vga_x[0] => enemy_col:cols[9].e_col.vga_x[0]
vga_x[0] => enemy_col:cols[10].e_col.vga_x[0]
vga_x[1] => enemy_col:cols[0].e_col.vga_x[1]
vga_x[1] => enemy_col:cols[1].e_col.vga_x[1]
vga_x[1] => enemy_col:cols[2].e_col.vga_x[1]
vga_x[1] => enemy_col:cols[3].e_col.vga_x[1]
vga_x[1] => enemy_col:cols[4].e_col.vga_x[1]
vga_x[1] => enemy_col:cols[5].e_col.vga_x[1]
vga_x[1] => enemy_col:cols[6].e_col.vga_x[1]
vga_x[1] => enemy_col:cols[7].e_col.vga_x[1]
vga_x[1] => enemy_col:cols[8].e_col.vga_x[1]
vga_x[1] => enemy_col:cols[9].e_col.vga_x[1]
vga_x[1] => enemy_col:cols[10].e_col.vga_x[1]
vga_x[2] => enemy_col:cols[0].e_col.vga_x[2]
vga_x[2] => enemy_col:cols[1].e_col.vga_x[2]
vga_x[2] => enemy_col:cols[2].e_col.vga_x[2]
vga_x[2] => enemy_col:cols[3].e_col.vga_x[2]
vga_x[2] => enemy_col:cols[4].e_col.vga_x[2]
vga_x[2] => enemy_col:cols[5].e_col.vga_x[2]
vga_x[2] => enemy_col:cols[6].e_col.vga_x[2]
vga_x[2] => enemy_col:cols[7].e_col.vga_x[2]
vga_x[2] => enemy_col:cols[8].e_col.vga_x[2]
vga_x[2] => enemy_col:cols[9].e_col.vga_x[2]
vga_x[2] => enemy_col:cols[10].e_col.vga_x[2]
vga_x[3] => enemy_col:cols[0].e_col.vga_x[3]
vga_x[3] => enemy_col:cols[1].e_col.vga_x[3]
vga_x[3] => enemy_col:cols[2].e_col.vga_x[3]
vga_x[3] => enemy_col:cols[3].e_col.vga_x[3]
vga_x[3] => enemy_col:cols[4].e_col.vga_x[3]
vga_x[3] => enemy_col:cols[5].e_col.vga_x[3]
vga_x[3] => enemy_col:cols[6].e_col.vga_x[3]
vga_x[3] => enemy_col:cols[7].e_col.vga_x[3]
vga_x[3] => enemy_col:cols[8].e_col.vga_x[3]
vga_x[3] => enemy_col:cols[9].e_col.vga_x[3]
vga_x[3] => enemy_col:cols[10].e_col.vga_x[3]
vga_x[4] => enemy_col:cols[0].e_col.vga_x[4]
vga_x[4] => enemy_col:cols[1].e_col.vga_x[4]
vga_x[4] => enemy_col:cols[2].e_col.vga_x[4]
vga_x[4] => enemy_col:cols[3].e_col.vga_x[4]
vga_x[4] => enemy_col:cols[4].e_col.vga_x[4]
vga_x[4] => enemy_col:cols[5].e_col.vga_x[4]
vga_x[4] => enemy_col:cols[6].e_col.vga_x[4]
vga_x[4] => enemy_col:cols[7].e_col.vga_x[4]
vga_x[4] => enemy_col:cols[8].e_col.vga_x[4]
vga_x[4] => enemy_col:cols[9].e_col.vga_x[4]
vga_x[4] => enemy_col:cols[10].e_col.vga_x[4]
vga_x[5] => enemy_col:cols[0].e_col.vga_x[5]
vga_x[5] => enemy_col:cols[1].e_col.vga_x[5]
vga_x[5] => enemy_col:cols[2].e_col.vga_x[5]
vga_x[5] => enemy_col:cols[3].e_col.vga_x[5]
vga_x[5] => enemy_col:cols[4].e_col.vga_x[5]
vga_x[5] => enemy_col:cols[5].e_col.vga_x[5]
vga_x[5] => enemy_col:cols[6].e_col.vga_x[5]
vga_x[5] => enemy_col:cols[7].e_col.vga_x[5]
vga_x[5] => enemy_col:cols[8].e_col.vga_x[5]
vga_x[5] => enemy_col:cols[9].e_col.vga_x[5]
vga_x[5] => enemy_col:cols[10].e_col.vga_x[5]
vga_x[6] => enemy_col:cols[0].e_col.vga_x[6]
vga_x[6] => enemy_col:cols[1].e_col.vga_x[6]
vga_x[6] => enemy_col:cols[2].e_col.vga_x[6]
vga_x[6] => enemy_col:cols[3].e_col.vga_x[6]
vga_x[6] => enemy_col:cols[4].e_col.vga_x[6]
vga_x[6] => enemy_col:cols[5].e_col.vga_x[6]
vga_x[6] => enemy_col:cols[6].e_col.vga_x[6]
vga_x[6] => enemy_col:cols[7].e_col.vga_x[6]
vga_x[6] => enemy_col:cols[8].e_col.vga_x[6]
vga_x[6] => enemy_col:cols[9].e_col.vga_x[6]
vga_x[6] => enemy_col:cols[10].e_col.vga_x[6]
vga_x[7] => enemy_col:cols[0].e_col.vga_x[7]
vga_x[7] => enemy_col:cols[1].e_col.vga_x[7]
vga_x[7] => enemy_col:cols[2].e_col.vga_x[7]
vga_x[7] => enemy_col:cols[3].e_col.vga_x[7]
vga_x[7] => enemy_col:cols[4].e_col.vga_x[7]
vga_x[7] => enemy_col:cols[5].e_col.vga_x[7]
vga_x[7] => enemy_col:cols[6].e_col.vga_x[7]
vga_x[7] => enemy_col:cols[7].e_col.vga_x[7]
vga_x[7] => enemy_col:cols[8].e_col.vga_x[7]
vga_x[7] => enemy_col:cols[9].e_col.vga_x[7]
vga_x[7] => enemy_col:cols[10].e_col.vga_x[7]
vga_x[8] => enemy_col:cols[0].e_col.vga_x[8]
vga_x[8] => enemy_col:cols[1].e_col.vga_x[8]
vga_x[8] => enemy_col:cols[2].e_col.vga_x[8]
vga_x[8] => enemy_col:cols[3].e_col.vga_x[8]
vga_x[8] => enemy_col:cols[4].e_col.vga_x[8]
vga_x[8] => enemy_col:cols[5].e_col.vga_x[8]
vga_x[8] => enemy_col:cols[6].e_col.vga_x[8]
vga_x[8] => enemy_col:cols[7].e_col.vga_x[8]
vga_x[8] => enemy_col:cols[8].e_col.vga_x[8]
vga_x[8] => enemy_col:cols[9].e_col.vga_x[8]
vga_x[8] => enemy_col:cols[10].e_col.vga_x[8]
vga_x[9] => enemy_col:cols[0].e_col.vga_x[9]
vga_x[9] => enemy_col:cols[1].e_col.vga_x[9]
vga_x[9] => enemy_col:cols[2].e_col.vga_x[9]
vga_x[9] => enemy_col:cols[3].e_col.vga_x[9]
vga_x[9] => enemy_col:cols[4].e_col.vga_x[9]
vga_x[9] => enemy_col:cols[5].e_col.vga_x[9]
vga_x[9] => enemy_col:cols[6].e_col.vga_x[9]
vga_x[9] => enemy_col:cols[7].e_col.vga_x[9]
vga_x[9] => enemy_col:cols[8].e_col.vga_x[9]
vga_x[9] => enemy_col:cols[9].e_col.vga_x[9]
vga_x[9] => enemy_col:cols[10].e_col.vga_x[9]
vga_y[0] => enemy_col:cols[0].e_col.vga_y[0]
vga_y[0] => enemy_col:cols[1].e_col.vga_y[0]
vga_y[0] => enemy_col:cols[2].e_col.vga_y[0]
vga_y[0] => enemy_col:cols[3].e_col.vga_y[0]
vga_y[0] => enemy_col:cols[4].e_col.vga_y[0]
vga_y[0] => enemy_col:cols[5].e_col.vga_y[0]
vga_y[0] => enemy_col:cols[6].e_col.vga_y[0]
vga_y[0] => enemy_col:cols[7].e_col.vga_y[0]
vga_y[0] => enemy_col:cols[8].e_col.vga_y[0]
vga_y[0] => enemy_col:cols[9].e_col.vga_y[0]
vga_y[0] => enemy_col:cols[10].e_col.vga_y[0]
vga_y[1] => enemy_col:cols[0].e_col.vga_y[1]
vga_y[1] => enemy_col:cols[1].e_col.vga_y[1]
vga_y[1] => enemy_col:cols[2].e_col.vga_y[1]
vga_y[1] => enemy_col:cols[3].e_col.vga_y[1]
vga_y[1] => enemy_col:cols[4].e_col.vga_y[1]
vga_y[1] => enemy_col:cols[5].e_col.vga_y[1]
vga_y[1] => enemy_col:cols[6].e_col.vga_y[1]
vga_y[1] => enemy_col:cols[7].e_col.vga_y[1]
vga_y[1] => enemy_col:cols[8].e_col.vga_y[1]
vga_y[1] => enemy_col:cols[9].e_col.vga_y[1]
vga_y[1] => enemy_col:cols[10].e_col.vga_y[1]
vga_y[2] => enemy_col:cols[0].e_col.vga_y[2]
vga_y[2] => enemy_col:cols[1].e_col.vga_y[2]
vga_y[2] => enemy_col:cols[2].e_col.vga_y[2]
vga_y[2] => enemy_col:cols[3].e_col.vga_y[2]
vga_y[2] => enemy_col:cols[4].e_col.vga_y[2]
vga_y[2] => enemy_col:cols[5].e_col.vga_y[2]
vga_y[2] => enemy_col:cols[6].e_col.vga_y[2]
vga_y[2] => enemy_col:cols[7].e_col.vga_y[2]
vga_y[2] => enemy_col:cols[8].e_col.vga_y[2]
vga_y[2] => enemy_col:cols[9].e_col.vga_y[2]
vga_y[2] => enemy_col:cols[10].e_col.vga_y[2]
vga_y[3] => enemy_col:cols[0].e_col.vga_y[3]
vga_y[3] => enemy_col:cols[1].e_col.vga_y[3]
vga_y[3] => enemy_col:cols[2].e_col.vga_y[3]
vga_y[3] => enemy_col:cols[3].e_col.vga_y[3]
vga_y[3] => enemy_col:cols[4].e_col.vga_y[3]
vga_y[3] => enemy_col:cols[5].e_col.vga_y[3]
vga_y[3] => enemy_col:cols[6].e_col.vga_y[3]
vga_y[3] => enemy_col:cols[7].e_col.vga_y[3]
vga_y[3] => enemy_col:cols[8].e_col.vga_y[3]
vga_y[3] => enemy_col:cols[9].e_col.vga_y[3]
vga_y[3] => enemy_col:cols[10].e_col.vga_y[3]
vga_y[4] => enemy_col:cols[0].e_col.vga_y[4]
vga_y[4] => enemy_col:cols[1].e_col.vga_y[4]
vga_y[4] => enemy_col:cols[2].e_col.vga_y[4]
vga_y[4] => enemy_col:cols[3].e_col.vga_y[4]
vga_y[4] => enemy_col:cols[4].e_col.vga_y[4]
vga_y[4] => enemy_col:cols[5].e_col.vga_y[4]
vga_y[4] => enemy_col:cols[6].e_col.vga_y[4]
vga_y[4] => enemy_col:cols[7].e_col.vga_y[4]
vga_y[4] => enemy_col:cols[8].e_col.vga_y[4]
vga_y[4] => enemy_col:cols[9].e_col.vga_y[4]
vga_y[4] => enemy_col:cols[10].e_col.vga_y[4]
vga_y[5] => enemy_col:cols[0].e_col.vga_y[5]
vga_y[5] => enemy_col:cols[1].e_col.vga_y[5]
vga_y[5] => enemy_col:cols[2].e_col.vga_y[5]
vga_y[5] => enemy_col:cols[3].e_col.vga_y[5]
vga_y[5] => enemy_col:cols[4].e_col.vga_y[5]
vga_y[5] => enemy_col:cols[5].e_col.vga_y[5]
vga_y[5] => enemy_col:cols[6].e_col.vga_y[5]
vga_y[5] => enemy_col:cols[7].e_col.vga_y[5]
vga_y[5] => enemy_col:cols[8].e_col.vga_y[5]
vga_y[5] => enemy_col:cols[9].e_col.vga_y[5]
vga_y[5] => enemy_col:cols[10].e_col.vga_y[5]
vga_y[6] => enemy_col:cols[0].e_col.vga_y[6]
vga_y[6] => enemy_col:cols[1].e_col.vga_y[6]
vga_y[6] => enemy_col:cols[2].e_col.vga_y[6]
vga_y[6] => enemy_col:cols[3].e_col.vga_y[6]
vga_y[6] => enemy_col:cols[4].e_col.vga_y[6]
vga_y[6] => enemy_col:cols[5].e_col.vga_y[6]
vga_y[6] => enemy_col:cols[6].e_col.vga_y[6]
vga_y[6] => enemy_col:cols[7].e_col.vga_y[6]
vga_y[6] => enemy_col:cols[8].e_col.vga_y[6]
vga_y[6] => enemy_col:cols[9].e_col.vga_y[6]
vga_y[6] => enemy_col:cols[10].e_col.vga_y[6]
vga_y[7] => enemy_col:cols[0].e_col.vga_y[7]
vga_y[7] => enemy_col:cols[1].e_col.vga_y[7]
vga_y[7] => enemy_col:cols[2].e_col.vga_y[7]
vga_y[7] => enemy_col:cols[3].e_col.vga_y[7]
vga_y[7] => enemy_col:cols[4].e_col.vga_y[7]
vga_y[7] => enemy_col:cols[5].e_col.vga_y[7]
vga_y[7] => enemy_col:cols[6].e_col.vga_y[7]
vga_y[7] => enemy_col:cols[7].e_col.vga_y[7]
vga_y[7] => enemy_col:cols[8].e_col.vga_y[7]
vga_y[7] => enemy_col:cols[9].e_col.vga_y[7]
vga_y[7] => enemy_col:cols[10].e_col.vga_y[7]
vga_y[8] => enemy_col:cols[0].e_col.vga_y[8]
vga_y[8] => enemy_col:cols[1].e_col.vga_y[8]
vga_y[8] => enemy_col:cols[2].e_col.vga_y[8]
vga_y[8] => enemy_col:cols[3].e_col.vga_y[8]
vga_y[8] => enemy_col:cols[4].e_col.vga_y[8]
vga_y[8] => enemy_col:cols[5].e_col.vga_y[8]
vga_y[8] => enemy_col:cols[6].e_col.vga_y[8]
vga_y[8] => enemy_col:cols[7].e_col.vga_y[8]
vga_y[8] => enemy_col:cols[8].e_col.vga_y[8]
vga_y[8] => enemy_col:cols[9].e_col.vga_y[8]
vga_y[8] => enemy_col:cols[10].e_col.vga_y[8]
bx[0] => enemy_col:cols[0].e_col.bx[0]
bx[0] => enemy_col:cols[1].e_col.bx[0]
bx[0] => enemy_col:cols[2].e_col.bx[0]
bx[0] => enemy_col:cols[3].e_col.bx[0]
bx[0] => enemy_col:cols[4].e_col.bx[0]
bx[0] => enemy_col:cols[5].e_col.bx[0]
bx[0] => enemy_col:cols[6].e_col.bx[0]
bx[0] => enemy_col:cols[7].e_col.bx[0]
bx[0] => enemy_col:cols[8].e_col.bx[0]
bx[0] => enemy_col:cols[9].e_col.bx[0]
bx[0] => enemy_col:cols[10].e_col.bx[0]
bx[1] => enemy_col:cols[0].e_col.bx[1]
bx[1] => enemy_col:cols[1].e_col.bx[1]
bx[1] => enemy_col:cols[2].e_col.bx[1]
bx[1] => enemy_col:cols[3].e_col.bx[1]
bx[1] => enemy_col:cols[4].e_col.bx[1]
bx[1] => enemy_col:cols[5].e_col.bx[1]
bx[1] => enemy_col:cols[6].e_col.bx[1]
bx[1] => enemy_col:cols[7].e_col.bx[1]
bx[1] => enemy_col:cols[8].e_col.bx[1]
bx[1] => enemy_col:cols[9].e_col.bx[1]
bx[1] => enemy_col:cols[10].e_col.bx[1]
bx[2] => enemy_col:cols[0].e_col.bx[2]
bx[2] => enemy_col:cols[1].e_col.bx[2]
bx[2] => enemy_col:cols[2].e_col.bx[2]
bx[2] => enemy_col:cols[3].e_col.bx[2]
bx[2] => enemy_col:cols[4].e_col.bx[2]
bx[2] => enemy_col:cols[5].e_col.bx[2]
bx[2] => enemy_col:cols[6].e_col.bx[2]
bx[2] => enemy_col:cols[7].e_col.bx[2]
bx[2] => enemy_col:cols[8].e_col.bx[2]
bx[2] => enemy_col:cols[9].e_col.bx[2]
bx[2] => enemy_col:cols[10].e_col.bx[2]
bx[3] => enemy_col:cols[0].e_col.bx[3]
bx[3] => enemy_col:cols[1].e_col.bx[3]
bx[3] => enemy_col:cols[2].e_col.bx[3]
bx[3] => enemy_col:cols[3].e_col.bx[3]
bx[3] => enemy_col:cols[4].e_col.bx[3]
bx[3] => enemy_col:cols[5].e_col.bx[3]
bx[3] => enemy_col:cols[6].e_col.bx[3]
bx[3] => enemy_col:cols[7].e_col.bx[3]
bx[3] => enemy_col:cols[8].e_col.bx[3]
bx[3] => enemy_col:cols[9].e_col.bx[3]
bx[3] => enemy_col:cols[10].e_col.bx[3]
bx[4] => enemy_col:cols[0].e_col.bx[4]
bx[4] => enemy_col:cols[1].e_col.bx[4]
bx[4] => enemy_col:cols[2].e_col.bx[4]
bx[4] => enemy_col:cols[3].e_col.bx[4]
bx[4] => enemy_col:cols[4].e_col.bx[4]
bx[4] => enemy_col:cols[5].e_col.bx[4]
bx[4] => enemy_col:cols[6].e_col.bx[4]
bx[4] => enemy_col:cols[7].e_col.bx[4]
bx[4] => enemy_col:cols[8].e_col.bx[4]
bx[4] => enemy_col:cols[9].e_col.bx[4]
bx[4] => enemy_col:cols[10].e_col.bx[4]
bx[5] => enemy_col:cols[0].e_col.bx[5]
bx[5] => enemy_col:cols[1].e_col.bx[5]
bx[5] => enemy_col:cols[2].e_col.bx[5]
bx[5] => enemy_col:cols[3].e_col.bx[5]
bx[5] => enemy_col:cols[4].e_col.bx[5]
bx[5] => enemy_col:cols[5].e_col.bx[5]
bx[5] => enemy_col:cols[6].e_col.bx[5]
bx[5] => enemy_col:cols[7].e_col.bx[5]
bx[5] => enemy_col:cols[8].e_col.bx[5]
bx[5] => enemy_col:cols[9].e_col.bx[5]
bx[5] => enemy_col:cols[10].e_col.bx[5]
bx[6] => enemy_col:cols[0].e_col.bx[6]
bx[6] => enemy_col:cols[1].e_col.bx[6]
bx[6] => enemy_col:cols[2].e_col.bx[6]
bx[6] => enemy_col:cols[3].e_col.bx[6]
bx[6] => enemy_col:cols[4].e_col.bx[6]
bx[6] => enemy_col:cols[5].e_col.bx[6]
bx[6] => enemy_col:cols[6].e_col.bx[6]
bx[6] => enemy_col:cols[7].e_col.bx[6]
bx[6] => enemy_col:cols[8].e_col.bx[6]
bx[6] => enemy_col:cols[9].e_col.bx[6]
bx[6] => enemy_col:cols[10].e_col.bx[6]
bx[7] => enemy_col:cols[0].e_col.bx[7]
bx[7] => enemy_col:cols[1].e_col.bx[7]
bx[7] => enemy_col:cols[2].e_col.bx[7]
bx[7] => enemy_col:cols[3].e_col.bx[7]
bx[7] => enemy_col:cols[4].e_col.bx[7]
bx[7] => enemy_col:cols[5].e_col.bx[7]
bx[7] => enemy_col:cols[6].e_col.bx[7]
bx[7] => enemy_col:cols[7].e_col.bx[7]
bx[7] => enemy_col:cols[8].e_col.bx[7]
bx[7] => enemy_col:cols[9].e_col.bx[7]
bx[7] => enemy_col:cols[10].e_col.bx[7]
bx[8] => enemy_col:cols[0].e_col.bx[8]
bx[8] => enemy_col:cols[1].e_col.bx[8]
bx[8] => enemy_col:cols[2].e_col.bx[8]
bx[8] => enemy_col:cols[3].e_col.bx[8]
bx[8] => enemy_col:cols[4].e_col.bx[8]
bx[8] => enemy_col:cols[5].e_col.bx[8]
bx[8] => enemy_col:cols[6].e_col.bx[8]
bx[8] => enemy_col:cols[7].e_col.bx[8]
bx[8] => enemy_col:cols[8].e_col.bx[8]
bx[8] => enemy_col:cols[9].e_col.bx[8]
bx[8] => enemy_col:cols[10].e_col.bx[8]
bx[9] => enemy_col:cols[0].e_col.bx[9]
bx[9] => enemy_col:cols[1].e_col.bx[9]
bx[9] => enemy_col:cols[2].e_col.bx[9]
bx[9] => enemy_col:cols[3].e_col.bx[9]
bx[9] => enemy_col:cols[4].e_col.bx[9]
bx[9] => enemy_col:cols[5].e_col.bx[9]
bx[9] => enemy_col:cols[6].e_col.bx[9]
bx[9] => enemy_col:cols[7].e_col.bx[9]
bx[9] => enemy_col:cols[8].e_col.bx[9]
bx[9] => enemy_col:cols[9].e_col.bx[9]
bx[9] => enemy_col:cols[10].e_col.bx[9]
by[0] => enemy_col:cols[0].e_col.by[0]
by[0] => enemy_col:cols[1].e_col.by[0]
by[0] => enemy_col:cols[2].e_col.by[0]
by[0] => enemy_col:cols[3].e_col.by[0]
by[0] => enemy_col:cols[4].e_col.by[0]
by[0] => enemy_col:cols[5].e_col.by[0]
by[0] => enemy_col:cols[6].e_col.by[0]
by[0] => enemy_col:cols[7].e_col.by[0]
by[0] => enemy_col:cols[8].e_col.by[0]
by[0] => enemy_col:cols[9].e_col.by[0]
by[0] => enemy_col:cols[10].e_col.by[0]
by[1] => enemy_col:cols[0].e_col.by[1]
by[1] => enemy_col:cols[1].e_col.by[1]
by[1] => enemy_col:cols[2].e_col.by[1]
by[1] => enemy_col:cols[3].e_col.by[1]
by[1] => enemy_col:cols[4].e_col.by[1]
by[1] => enemy_col:cols[5].e_col.by[1]
by[1] => enemy_col:cols[6].e_col.by[1]
by[1] => enemy_col:cols[7].e_col.by[1]
by[1] => enemy_col:cols[8].e_col.by[1]
by[1] => enemy_col:cols[9].e_col.by[1]
by[1] => enemy_col:cols[10].e_col.by[1]
by[2] => enemy_col:cols[0].e_col.by[2]
by[2] => enemy_col:cols[1].e_col.by[2]
by[2] => enemy_col:cols[2].e_col.by[2]
by[2] => enemy_col:cols[3].e_col.by[2]
by[2] => enemy_col:cols[4].e_col.by[2]
by[2] => enemy_col:cols[5].e_col.by[2]
by[2] => enemy_col:cols[6].e_col.by[2]
by[2] => enemy_col:cols[7].e_col.by[2]
by[2] => enemy_col:cols[8].e_col.by[2]
by[2] => enemy_col:cols[9].e_col.by[2]
by[2] => enemy_col:cols[10].e_col.by[2]
by[3] => enemy_col:cols[0].e_col.by[3]
by[3] => enemy_col:cols[1].e_col.by[3]
by[3] => enemy_col:cols[2].e_col.by[3]
by[3] => enemy_col:cols[3].e_col.by[3]
by[3] => enemy_col:cols[4].e_col.by[3]
by[3] => enemy_col:cols[5].e_col.by[3]
by[3] => enemy_col:cols[6].e_col.by[3]
by[3] => enemy_col:cols[7].e_col.by[3]
by[3] => enemy_col:cols[8].e_col.by[3]
by[3] => enemy_col:cols[9].e_col.by[3]
by[3] => enemy_col:cols[10].e_col.by[3]
by[4] => enemy_col:cols[0].e_col.by[4]
by[4] => enemy_col:cols[1].e_col.by[4]
by[4] => enemy_col:cols[2].e_col.by[4]
by[4] => enemy_col:cols[3].e_col.by[4]
by[4] => enemy_col:cols[4].e_col.by[4]
by[4] => enemy_col:cols[5].e_col.by[4]
by[4] => enemy_col:cols[6].e_col.by[4]
by[4] => enemy_col:cols[7].e_col.by[4]
by[4] => enemy_col:cols[8].e_col.by[4]
by[4] => enemy_col:cols[9].e_col.by[4]
by[4] => enemy_col:cols[10].e_col.by[4]
by[5] => enemy_col:cols[0].e_col.by[5]
by[5] => enemy_col:cols[1].e_col.by[5]
by[5] => enemy_col:cols[2].e_col.by[5]
by[5] => enemy_col:cols[3].e_col.by[5]
by[5] => enemy_col:cols[4].e_col.by[5]
by[5] => enemy_col:cols[5].e_col.by[5]
by[5] => enemy_col:cols[6].e_col.by[5]
by[5] => enemy_col:cols[7].e_col.by[5]
by[5] => enemy_col:cols[8].e_col.by[5]
by[5] => enemy_col:cols[9].e_col.by[5]
by[5] => enemy_col:cols[10].e_col.by[5]
by[6] => enemy_col:cols[0].e_col.by[6]
by[6] => enemy_col:cols[1].e_col.by[6]
by[6] => enemy_col:cols[2].e_col.by[6]
by[6] => enemy_col:cols[3].e_col.by[6]
by[6] => enemy_col:cols[4].e_col.by[6]
by[6] => enemy_col:cols[5].e_col.by[6]
by[6] => enemy_col:cols[6].e_col.by[6]
by[6] => enemy_col:cols[7].e_col.by[6]
by[6] => enemy_col:cols[8].e_col.by[6]
by[6] => enemy_col:cols[9].e_col.by[6]
by[6] => enemy_col:cols[10].e_col.by[6]
by[7] => enemy_col:cols[0].e_col.by[7]
by[7] => enemy_col:cols[1].e_col.by[7]
by[7] => enemy_col:cols[2].e_col.by[7]
by[7] => enemy_col:cols[3].e_col.by[7]
by[7] => enemy_col:cols[4].e_col.by[7]
by[7] => enemy_col:cols[5].e_col.by[7]
by[7] => enemy_col:cols[6].e_col.by[7]
by[7] => enemy_col:cols[7].e_col.by[7]
by[7] => enemy_col:cols[8].e_col.by[7]
by[7] => enemy_col:cols[9].e_col.by[7]
by[7] => enemy_col:cols[10].e_col.by[7]
by[8] => enemy_col:cols[0].e_col.by[8]
by[8] => enemy_col:cols[1].e_col.by[8]
by[8] => enemy_col:cols[2].e_col.by[8]
by[8] => enemy_col:cols[3].e_col.by[8]
by[8] => enemy_col:cols[4].e_col.by[8]
by[8] => enemy_col:cols[5].e_col.by[8]
by[8] => enemy_col:cols[6].e_col.by[8]
by[8] => enemy_col:cols[7].e_col.by[8]
by[8] => enemy_col:cols[8].e_col.by[8]
by[8] => enemy_col:cols[9].e_col.by[8]
by[8] => enemy_col:cols[10].e_col.by[8]
b_hit <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
move <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
score[10] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[0].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[1].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[2].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[3].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[4].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[5].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[6].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[7].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[8].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[9].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col
clk => enemy:smol.clk
clk => enemy:bird1.clk
clk => enemy:bird2.clk
clk => enemy:octo1.clk
clk => enemy:octo2.clk
clk => move~reg0.CLK
clk => frame.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay_interval[0].CLK
clk => delay_interval[1].CLK
clk => delay_interval[2].CLK
clk => delay_interval[3].CLK
clk => delay_interval[4].CLK
clk => delay_interval[5].CLK
clk => delay_interval[6].CLK
clk => delay_set[0].CLK
clk => delay_set[1].CLK
clk => delay_set[2].CLK
clk => delay_set[3].CLK
clk => delay_set[4].CLK
clk => delay_set[5].CLK
clk => delay_set[6].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => enemy:smol.reset
reset => enemy:bird1.reset
reset => enemy:bird2.reset
reset => enemy:octo1.reset
reset => enemy:octo2.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_set.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => delay_interval.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => frame.OUTPUTSELECT
reset => move.OUTPUTSELECT
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => x[0].ENA
left_in => always0.IN1
left_in => always0.IN1
right_in => always0.IN1
right_in => always0.IN1
sx[0] => x[0].DATAIN
sx[1] => Add3.IN18
sx[2] => Add3.IN17
sx[3] => Add3.IN16
sx[4] => Add3.IN15
sx[5] => Add3.IN14
sx[6] => Add3.IN13
sx[7] => Add3.IN12
sx[8] => Add3.IN11
sx[9] => Add3.IN10
sy[0] => y[0].DATAIN
sy[1] => y[1].DATAIN
sy[2] => y[2].DATAIN
sy[3] => y.DATAB
sy[4] => y.DATAB
sy[5] => y.DATAB
sy[6] => y.DATAB
sy[7] => y.DATAB
sy[8] => y.DATAB
vga_x[0] => enemy:smol.vga_x[0]
vga_x[0] => enemy:bird1.vga_x[0]
vga_x[0] => enemy:bird2.vga_x[0]
vga_x[0] => enemy:octo1.vga_x[0]
vga_x[0] => enemy:octo2.vga_x[0]
vga_x[0] => Equal6.IN31
vga_x[1] => enemy:smol.vga_x[1]
vga_x[1] => enemy:bird1.vga_x[1]
vga_x[1] => enemy:bird2.vga_x[1]
vga_x[1] => enemy:octo1.vga_x[1]
vga_x[1] => enemy:octo2.vga_x[1]
vga_x[1] => Equal6.IN30
vga_x[2] => enemy:smol.vga_x[2]
vga_x[2] => enemy:bird1.vga_x[2]
vga_x[2] => enemy:bird2.vga_x[2]
vga_x[2] => enemy:octo1.vga_x[2]
vga_x[2] => enemy:octo2.vga_x[2]
vga_x[2] => Equal6.IN29
vga_x[3] => enemy:smol.vga_x[3]
vga_x[3] => enemy:bird1.vga_x[3]
vga_x[3] => enemy:bird2.vga_x[3]
vga_x[3] => enemy:octo1.vga_x[3]
vga_x[3] => enemy:octo2.vga_x[3]
vga_x[3] => Equal6.IN28
vga_x[4] => enemy:smol.vga_x[4]
vga_x[4] => enemy:bird1.vga_x[4]
vga_x[4] => enemy:bird2.vga_x[4]
vga_x[4] => enemy:octo1.vga_x[4]
vga_x[4] => enemy:octo2.vga_x[4]
vga_x[4] => Equal6.IN3
vga_x[5] => enemy:smol.vga_x[5]
vga_x[5] => enemy:bird1.vga_x[5]
vga_x[5] => enemy:bird2.vga_x[5]
vga_x[5] => enemy:octo1.vga_x[5]
vga_x[5] => enemy:octo2.vga_x[5]
vga_x[5] => Equal6.IN2
vga_x[6] => enemy:smol.vga_x[6]
vga_x[6] => enemy:bird1.vga_x[6]
vga_x[6] => enemy:bird2.vga_x[6]
vga_x[6] => enemy:octo1.vga_x[6]
vga_x[6] => enemy:octo2.vga_x[6]
vga_x[6] => Equal6.IN1
vga_x[7] => enemy:smol.vga_x[7]
vga_x[7] => enemy:bird1.vga_x[7]
vga_x[7] => enemy:bird2.vga_x[7]
vga_x[7] => enemy:octo1.vga_x[7]
vga_x[7] => enemy:octo2.vga_x[7]
vga_x[7] => Equal6.IN0
vga_x[8] => enemy:smol.vga_x[8]
vga_x[8] => enemy:bird1.vga_x[8]
vga_x[8] => enemy:bird2.vga_x[8]
vga_x[8] => enemy:octo1.vga_x[8]
vga_x[8] => enemy:octo2.vga_x[8]
vga_x[8] => Equal6.IN27
vga_x[9] => enemy:smol.vga_x[9]
vga_x[9] => enemy:bird1.vga_x[9]
vga_x[9] => enemy:bird2.vga_x[9]
vga_x[9] => enemy:octo1.vga_x[9]
vga_x[9] => enemy:octo2.vga_x[9]
vga_x[9] => Equal6.IN26
vga_y[0] => enemy:smol.vga_y[0]
vga_y[0] => enemy:bird1.vga_y[0]
vga_y[0] => enemy:bird2.vga_y[0]
vga_y[0] => enemy:octo1.vga_y[0]
vga_y[0] => enemy:octo2.vga_y[0]
vga_y[0] => Equal7.IN31
vga_y[1] => enemy:smol.vga_y[1]
vga_y[1] => enemy:bird1.vga_y[1]
vga_y[1] => enemy:bird2.vga_y[1]
vga_y[1] => enemy:octo1.vga_y[1]
vga_y[1] => enemy:octo2.vga_y[1]
vga_y[1] => Equal7.IN30
vga_y[2] => enemy:smol.vga_y[2]
vga_y[2] => enemy:bird1.vga_y[2]
vga_y[2] => enemy:bird2.vga_y[2]
vga_y[2] => enemy:octo1.vga_y[2]
vga_y[2] => enemy:octo2.vga_y[2]
vga_y[2] => Equal7.IN3
vga_y[3] => enemy:smol.vga_y[3]
vga_y[3] => enemy:bird1.vga_y[3]
vga_y[3] => enemy:bird2.vga_y[3]
vga_y[3] => enemy:octo1.vga_y[3]
vga_y[3] => enemy:octo2.vga_y[3]
vga_y[3] => Equal7.IN29
vga_y[4] => enemy:smol.vga_y[4]
vga_y[4] => enemy:bird1.vga_y[4]
vga_y[4] => enemy:bird2.vga_y[4]
vga_y[4] => enemy:octo1.vga_y[4]
vga_y[4] => enemy:octo2.vga_y[4]
vga_y[4] => Equal7.IN2
vga_y[5] => enemy:smol.vga_y[5]
vga_y[5] => enemy:bird1.vga_y[5]
vga_y[5] => enemy:bird2.vga_y[5]
vga_y[5] => enemy:octo1.vga_y[5]
vga_y[5] => enemy:octo2.vga_y[5]
vga_y[5] => Equal7.IN1
vga_y[6] => enemy:smol.vga_y[6]
vga_y[6] => enemy:bird1.vga_y[6]
vga_y[6] => enemy:bird2.vga_y[6]
vga_y[6] => enemy:octo1.vga_y[6]
vga_y[6] => enemy:octo2.vga_y[6]
vga_y[6] => Equal7.IN28
vga_y[7] => enemy:smol.vga_y[7]
vga_y[7] => enemy:bird1.vga_y[7]
vga_y[7] => enemy:bird2.vga_y[7]
vga_y[7] => enemy:octo1.vga_y[7]
vga_y[7] => enemy:octo2.vga_y[7]
vga_y[7] => Equal7.IN0
vga_y[8] => enemy:smol.vga_y[8]
vga_y[8] => enemy:bird1.vga_y[8]
vga_y[8] => enemy:bird2.vga_y[8]
vga_y[8] => enemy:octo1.vga_y[8]
vga_y[8] => enemy:octo2.vga_y[8]
vga_y[8] => Equal7.IN27
bx[0] => enemy:smol.bx[0]
bx[0] => enemy:bird1.bx[0]
bx[0] => enemy:bird2.bx[0]
bx[0] => enemy:octo1.bx[0]
bx[0] => enemy:octo2.bx[0]
bx[1] => enemy:smol.bx[1]
bx[1] => enemy:bird1.bx[1]
bx[1] => enemy:bird2.bx[1]
bx[1] => enemy:octo1.bx[1]
bx[1] => enemy:octo2.bx[1]
bx[2] => enemy:smol.bx[2]
bx[2] => enemy:bird1.bx[2]
bx[2] => enemy:bird2.bx[2]
bx[2] => enemy:octo1.bx[2]
bx[2] => enemy:octo2.bx[2]
bx[3] => enemy:smol.bx[3]
bx[3] => enemy:bird1.bx[3]
bx[3] => enemy:bird2.bx[3]
bx[3] => enemy:octo1.bx[3]
bx[3] => enemy:octo2.bx[3]
bx[4] => enemy:smol.bx[4]
bx[4] => enemy:bird1.bx[4]
bx[4] => enemy:bird2.bx[4]
bx[4] => enemy:octo1.bx[4]
bx[4] => enemy:octo2.bx[4]
bx[5] => enemy:smol.bx[5]
bx[5] => enemy:bird1.bx[5]
bx[5] => enemy:bird2.bx[5]
bx[5] => enemy:octo1.bx[5]
bx[5] => enemy:octo2.bx[5]
bx[6] => enemy:smol.bx[6]
bx[6] => enemy:bird1.bx[6]
bx[6] => enemy:bird2.bx[6]
bx[6] => enemy:octo1.bx[6]
bx[6] => enemy:octo2.bx[6]
bx[7] => enemy:smol.bx[7]
bx[7] => enemy:bird1.bx[7]
bx[7] => enemy:bird2.bx[7]
bx[7] => enemy:octo1.bx[7]
bx[7] => enemy:octo2.bx[7]
bx[8] => enemy:smol.bx[8]
bx[8] => enemy:bird1.bx[8]
bx[8] => enemy:bird2.bx[8]
bx[8] => enemy:octo1.bx[8]
bx[8] => enemy:octo2.bx[8]
bx[9] => enemy:smol.bx[9]
bx[9] => enemy:bird1.bx[9]
bx[9] => enemy:bird2.bx[9]
bx[9] => enemy:octo1.bx[9]
bx[9] => enemy:octo2.bx[9]
by[0] => enemy:smol.by[0]
by[0] => enemy:bird1.by[0]
by[0] => enemy:bird2.by[0]
by[0] => enemy:octo1.by[0]
by[0] => enemy:octo2.by[0]
by[1] => enemy:smol.by[1]
by[1] => enemy:bird1.by[1]
by[1] => enemy:bird2.by[1]
by[1] => enemy:octo1.by[1]
by[1] => enemy:octo2.by[1]
by[2] => enemy:smol.by[2]
by[2] => enemy:bird1.by[2]
by[2] => enemy:bird2.by[2]
by[2] => enemy:octo1.by[2]
by[2] => enemy:octo2.by[2]
by[3] => enemy:smol.by[3]
by[3] => enemy:bird1.by[3]
by[3] => enemy:bird2.by[3]
by[3] => enemy:octo1.by[3]
by[3] => enemy:octo2.by[3]
by[4] => enemy:smol.by[4]
by[4] => enemy:bird1.by[4]
by[4] => enemy:bird2.by[4]
by[4] => enemy:octo1.by[4]
by[4] => enemy:octo2.by[4]
by[5] => enemy:smol.by[5]
by[5] => enemy:bird1.by[5]
by[5] => enemy:bird2.by[5]
by[5] => enemy:octo1.by[5]
by[5] => enemy:octo2.by[5]
by[6] => enemy:smol.by[6]
by[6] => enemy:bird1.by[6]
by[6] => enemy:bird2.by[6]
by[6] => enemy:octo1.by[6]
by[6] => enemy:octo2.by[6]
by[7] => enemy:smol.by[7]
by[7] => enemy:bird1.by[7]
by[7] => enemy:bird2.by[7]
by[7] => enemy:octo1.by[7]
by[7] => enemy:octo2.by[7]
by[8] => enemy:smol.by[8]
by[8] => enemy:bird1.by[8]
by[8] => enemy:bird2.by[8]
by[8] => enemy:octo1.by[8]
by[8] => enemy:octo2.by[8]
left <= left.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
b_hit <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= <GND>
score[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= <GND>
score[10] <= <GND>


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col|enemy:smol
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][5]
frame => sprite:s.data[7][2]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][6]
frame => sprite:s.data[6][4]
frame => sprite:s.data[6][3]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][5]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][1]
frame => sprite:s.data[6][7]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][6]
frame => sprite:s.data[5][4]
frame => sprite:s.data[5][3]
frame => sprite:s.data[5][1]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col|enemy:smol|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add1.IN20
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN14
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN13
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN12
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN11
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN10
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN9
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN8
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN10
data[0][1] => Mux7.IN9
data[0][2] => Mux7.IN8
data[0][3] => Mux7.IN7
data[0][4] => Mux7.IN6
data[0][5] => Mux7.IN5
data[0][6] => Mux7.IN4
data[0][7] => Mux7.IN3
data[1][0] => Mux6.IN10
data[1][1] => Mux6.IN9
data[1][2] => Mux6.IN8
data[1][3] => Mux6.IN7
data[1][4] => Mux6.IN6
data[1][5] => Mux6.IN5
data[1][6] => Mux6.IN4
data[1][7] => Mux6.IN3
data[2][0] => Mux5.IN10
data[2][1] => Mux5.IN9
data[2][2] => Mux5.IN8
data[2][3] => Mux5.IN7
data[2][4] => Mux5.IN6
data[2][5] => Mux5.IN5
data[2][6] => Mux5.IN4
data[2][7] => Mux5.IN3
data[3][0] => Mux4.IN10
data[3][1] => Mux4.IN9
data[3][2] => Mux4.IN8
data[3][3] => Mux4.IN7
data[3][4] => Mux4.IN6
data[3][5] => Mux4.IN5
data[3][6] => Mux4.IN4
data[3][7] => Mux4.IN3
data[4][0] => Mux3.IN10
data[4][1] => Mux3.IN9
data[4][2] => Mux3.IN8
data[4][3] => Mux3.IN7
data[4][4] => Mux3.IN6
data[4][5] => Mux3.IN5
data[4][6] => Mux3.IN4
data[4][7] => Mux3.IN3
data[5][0] => Mux2.IN10
data[5][1] => Mux2.IN9
data[5][2] => Mux2.IN8
data[5][3] => Mux2.IN7
data[5][4] => Mux2.IN6
data[5][5] => Mux2.IN5
data[5][6] => Mux2.IN4
data[5][7] => Mux2.IN3
data[6][0] => Mux1.IN10
data[6][1] => Mux1.IN9
data[6][2] => Mux1.IN8
data[6][3] => Mux1.IN7
data[6][4] => Mux1.IN6
data[6][5] => Mux1.IN5
data[6][6] => Mux1.IN4
data[6][7] => Mux1.IN3
data[7][0] => Mux0.IN10
data[7][1] => Mux0.IN9
data[7][2] => Mux0.IN8
data[7][3] => Mux0.IN7
data[7][4] => Mux0.IN6
data[7][5] => Mux0.IN5
data[7][6] => Mux0.IN4
data[7][7] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col|enemy:bird1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col|enemy:bird1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col|enemy:bird2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][1]
frame => sprite:s.data[3][10]
frame => sprite:s.data[3][0]
frame => sprite:s.data[2][10]
frame => sprite:s.data[2][0]
frame => sprite:s.data[1][10]
frame => sprite:s.data[1][0]
frame => sprite:s.data[7][7]
frame => sprite:s.data[7][6]
frame => sprite:s.data[7][4]
frame => sprite:s.data[7][3]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][0]
frame => sprite:s.data[5][10]
frame => sprite:s.data[5][0]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col|enemy:bird2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col|enemy:octo1
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col|enemy:octo1|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col|enemy:octo2
clk => sprite:s.clk
clk => b_hit~reg0.CLK
clk => dead~reg0.CLK
reset => sprite:s.reset
reset => dead.OUTPUTSELECT
reset => b_hit.OUTPUTSELECT
frame => sprite:s.data[7][9]
frame => sprite:s.data[7][8]
frame => sprite:s.data[7][3]
frame => sprite:s.data[7][2]
frame => sprite:s.data[6][10]
frame => sprite:s.data[6][1]
frame => sprite:s.data[5][9]
frame => sprite:s.data[5][2]
frame => sprite:s.data[7][10]
frame => sprite:s.data[7][1]
frame => sprite:s.data[7][0]
frame => sprite:s.data[6][8]
frame => sprite:s.data[6][3]
frame => sprite:s.data[7][11]
sx[0] => Add0.IN10
sx[1] => Add0.IN9
sx[2] => Add0.IN8
sx[3] => Add0.IN7
sx[4] => Add0.IN6
sx[5] => Add0.IN5
sx[6] => Add0.IN4
sx[7] => Add0.IN3
sx[8] => Add0.IN2
sx[9] => Add0.IN1
sy[0] => Add1.IN9
sy[1] => Add1.IN8
sy[2] => Add1.IN7
sy[3] => Add1.IN6
sy[4] => Add1.IN5
sy[5] => Add1.IN4
sy[6] => Add1.IN3
sy[7] => Add1.IN2
sy[8] => Add1.IN1
grid_x[0] => Add0.IN20
grid_x[1] => Add0.IN19
grid_x[2] => Add0.IN18
grid_x[3] => Add0.IN17
grid_x[4] => Add0.IN16
grid_x[5] => Add0.IN15
grid_x[6] => Add0.IN14
grid_x[7] => Add0.IN13
grid_x[8] => Add0.IN12
grid_x[9] => Add0.IN11
grid_y[0] => Add1.IN18
grid_y[1] => Add1.IN17
grid_y[2] => Add1.IN16
grid_y[3] => Add1.IN15
grid_y[4] => Add1.IN14
grid_y[5] => Add1.IN13
grid_y[6] => Add1.IN12
grid_y[7] => Add1.IN11
grid_y[8] => Add1.IN10
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => Equal0.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => Equal0.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => Equal0.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => Equal0.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => Equal0.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => Equal0.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => Equal0.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => Equal0.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => Equal0.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => Equal0.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => Equal1.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => Equal1.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => Equal1.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => Equal1.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => Equal1.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => Equal1.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => Equal1.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => Equal1.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => Equal1.IN27
bx[0] => LessThan0.IN10
bx[0] => LessThan1.IN64
bx[1] => LessThan0.IN9
bx[1] => LessThan1.IN63
bx[2] => LessThan0.IN8
bx[2] => LessThan1.IN62
bx[3] => LessThan0.IN7
bx[3] => LessThan1.IN61
bx[4] => LessThan0.IN6
bx[4] => LessThan1.IN60
bx[5] => LessThan0.IN5
bx[5] => LessThan1.IN59
bx[6] => LessThan0.IN4
bx[6] => LessThan1.IN58
bx[7] => LessThan0.IN3
bx[7] => LessThan1.IN57
bx[8] => LessThan0.IN2
bx[8] => LessThan1.IN56
bx[9] => LessThan0.IN1
bx[9] => LessThan1.IN55
by[0] => LessThan2.IN9
by[0] => LessThan3.IN64
by[1] => LessThan2.IN8
by[1] => LessThan3.IN63
by[2] => LessThan2.IN7
by[2] => LessThan3.IN62
by[3] => LessThan2.IN6
by[3] => LessThan3.IN61
by[4] => LessThan2.IN5
by[4] => LessThan3.IN60
by[5] => LessThan2.IN4
by[5] => LessThan3.IN59
by[6] => LessThan2.IN3
by[6] => LessThan3.IN58
by[7] => LessThan2.IN2
by[7] => LessThan3.IN57
by[8] => LessThan2.IN1
by[8] => LessThan3.IN56
b_hit <= b_hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
gg <= gg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|enemy_grid:eg|enemy_col:cols[10].e_col|enemy:octo2|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add1.IN22
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add1.IN21
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN16
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN15
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN14
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN13
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN12
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN11
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN10
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN9
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[0][11] => Mux7.IN8
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[1][11] => Mux6.IN8
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[2][11] => Mux5.IN8
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[3][11] => Mux4.IN8
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[4][11] => Mux3.IN8
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[5][11] => Mux2.IN8
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[6][11] => Mux1.IN8
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
data[7][11] => Mux0.IN8
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|player:p
clk => sprite:s.clk
clk => sprite:bs.clk
clk => by[0]~reg0.CLK
clk => by[1]~reg0.CLK
clk => by[2]~reg0.CLK
clk => by[3]~reg0.CLK
clk => by[4]~reg0.CLK
clk => by[5]~reg0.CLK
clk => by[6]~reg0.CLK
clk => by[7]~reg0.CLK
clk => by[8]~reg0.CLK
clk => bx[0]~reg0.CLK
clk => bx[1]~reg0.CLK
clk => bx[2]~reg0.CLK
clk => bx[3]~reg0.CLK
clk => bx[4]~reg0.CLK
clk => bx[5]~reg0.CLK
clk => bx[6]~reg0.CLK
clk => bx[7]~reg0.CLK
clk => bx[8]~reg0.CLK
clk => bx[9]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => delay.CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => sprite:s.reset
reset => sprite:bs.reset
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => bx.OUTPUTSELECT
reset => bx.OUTPUTSELECT
reset => bx.OUTPUTSELECT
reset => bx.OUTPUTSELECT
reset => bx.OUTPUTSELECT
reset => bx.OUTPUTSELECT
reset => bx.OUTPUTSELECT
reset => bx.OUTPUTSELECT
reset => bx.OUTPUTSELECT
reset => bx.OUTPUTSELECT
reset => by.OUTPUTSELECT
reset => by.OUTPUTSELECT
reset => by.OUTPUTSELECT
reset => by.OUTPUTSELECT
reset => by.OUTPUTSELECT
reset => by.OUTPUTSELECT
reset => by.OUTPUTSELECT
reset => by.OUTPUTSELECT
reset => by.OUTPUTSELECT
reset => y[0].ENA
reset => y[1].ENA
reset => y[2].ENA
reset => y[3].ENA
reset => y[4].ENA
reset => y[5].ENA
reset => y[6].ENA
reset => y[7].ENA
reset => y[8].ENA
left => always1.IN0
left => always1.IN0
right => always1.IN1
right => always1.IN1
shoot => ns[0].DATAB
b_hit => always0.IN1
vga_x[0] => sprite:s.vga_x[0]
vga_x[0] => sprite:bs.vga_x[0]
vga_x[0] => Equal5.IN31
vga_x[1] => sprite:s.vga_x[1]
vga_x[1] => sprite:bs.vga_x[1]
vga_x[1] => Equal5.IN30
vga_x[2] => sprite:s.vga_x[2]
vga_x[2] => sprite:bs.vga_x[2]
vga_x[2] => Equal5.IN29
vga_x[3] => sprite:s.vga_x[3]
vga_x[3] => sprite:bs.vga_x[3]
vga_x[3] => Equal5.IN28
vga_x[4] => sprite:s.vga_x[4]
vga_x[4] => sprite:bs.vga_x[4]
vga_x[4] => Equal5.IN3
vga_x[5] => sprite:s.vga_x[5]
vga_x[5] => sprite:bs.vga_x[5]
vga_x[5] => Equal5.IN2
vga_x[6] => sprite:s.vga_x[6]
vga_x[6] => sprite:bs.vga_x[6]
vga_x[6] => Equal5.IN1
vga_x[7] => sprite:s.vga_x[7]
vga_x[7] => sprite:bs.vga_x[7]
vga_x[7] => Equal5.IN0
vga_x[8] => sprite:s.vga_x[8]
vga_x[8] => sprite:bs.vga_x[8]
vga_x[8] => Equal5.IN27
vga_x[9] => sprite:s.vga_x[9]
vga_x[9] => sprite:bs.vga_x[9]
vga_x[9] => Equal5.IN26
vga_y[0] => sprite:s.vga_y[0]
vga_y[0] => sprite:bs.vga_y[0]
vga_y[0] => Equal6.IN31
vga_y[1] => sprite:s.vga_y[1]
vga_y[1] => sprite:bs.vga_y[1]
vga_y[1] => Equal6.IN30
vga_y[2] => sprite:s.vga_y[2]
vga_y[2] => sprite:bs.vga_y[2]
vga_y[2] => Equal6.IN3
vga_y[3] => sprite:s.vga_y[3]
vga_y[3] => sprite:bs.vga_y[3]
vga_y[3] => Equal6.IN29
vga_y[4] => sprite:s.vga_y[4]
vga_y[4] => sprite:bs.vga_y[4]
vga_y[4] => Equal6.IN2
vga_y[5] => sprite:s.vga_y[5]
vga_y[5] => sprite:bs.vga_y[5]
vga_y[5] => Equal6.IN1
vga_y[6] => sprite:s.vga_y[6]
vga_y[6] => sprite:bs.vga_y[6]
vga_y[6] => Equal6.IN28
vga_y[7] => sprite:s.vga_y[7]
vga_y[7] => sprite:bs.vga_y[7]
vga_y[7] => Equal6.IN0
vga_y[8] => sprite:s.vga_y[8]
vga_y[8] => sprite:bs.vga_y[8]
vga_y[8] => Equal6.IN27
r[0] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE
bx[0] <= bx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[1] <= bx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[2] <= bx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[3] <= bx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[4] <= bx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[5] <= bx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[6] <= bx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[7] <= bx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[8] <= bx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[9] <= bx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
by[0] <= by[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
by[1] <= by[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
by[2] <= by[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
by[3] <= by[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
by[4] <= by[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
by[5] <= by[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
by[6] <= by[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
by[7] <= by[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
by[8] <= by[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|player:p|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add3.IN20
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add3.IN19
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add3.IN18
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN12
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN11
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN10
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN9
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN8
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN7
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux7.IN19
data[0][1] => Mux7.IN18
data[0][2] => Mux7.IN17
data[0][3] => Mux7.IN16
data[0][4] => Mux7.IN15
data[0][5] => Mux7.IN14
data[0][6] => Mux7.IN13
data[0][7] => Mux7.IN12
data[0][8] => Mux7.IN11
data[0][9] => Mux7.IN10
data[0][10] => Mux7.IN9
data[1][0] => Mux6.IN19
data[1][1] => Mux6.IN18
data[1][2] => Mux6.IN17
data[1][3] => Mux6.IN16
data[1][4] => Mux6.IN15
data[1][5] => Mux6.IN14
data[1][6] => Mux6.IN13
data[1][7] => Mux6.IN12
data[1][8] => Mux6.IN11
data[1][9] => Mux6.IN10
data[1][10] => Mux6.IN9
data[2][0] => Mux5.IN19
data[2][1] => Mux5.IN18
data[2][2] => Mux5.IN17
data[2][3] => Mux5.IN16
data[2][4] => Mux5.IN15
data[2][5] => Mux5.IN14
data[2][6] => Mux5.IN13
data[2][7] => Mux5.IN12
data[2][8] => Mux5.IN11
data[2][9] => Mux5.IN10
data[2][10] => Mux5.IN9
data[3][0] => Mux4.IN19
data[3][1] => Mux4.IN18
data[3][2] => Mux4.IN17
data[3][3] => Mux4.IN16
data[3][4] => Mux4.IN15
data[3][5] => Mux4.IN14
data[3][6] => Mux4.IN13
data[3][7] => Mux4.IN12
data[3][8] => Mux4.IN11
data[3][9] => Mux4.IN10
data[3][10] => Mux4.IN9
data[4][0] => Mux3.IN19
data[4][1] => Mux3.IN18
data[4][2] => Mux3.IN17
data[4][3] => Mux3.IN16
data[4][4] => Mux3.IN15
data[4][5] => Mux3.IN14
data[4][6] => Mux3.IN13
data[4][7] => Mux3.IN12
data[4][8] => Mux3.IN11
data[4][9] => Mux3.IN10
data[4][10] => Mux3.IN9
data[5][0] => Mux2.IN19
data[5][1] => Mux2.IN18
data[5][2] => Mux2.IN17
data[5][3] => Mux2.IN16
data[5][4] => Mux2.IN15
data[5][5] => Mux2.IN14
data[5][6] => Mux2.IN13
data[5][7] => Mux2.IN12
data[5][8] => Mux2.IN11
data[5][9] => Mux2.IN10
data[5][10] => Mux2.IN9
data[6][0] => Mux1.IN19
data[6][1] => Mux1.IN18
data[6][2] => Mux1.IN17
data[6][3] => Mux1.IN16
data[6][4] => Mux1.IN15
data[6][5] => Mux1.IN14
data[6][6] => Mux1.IN13
data[6][7] => Mux1.IN12
data[6][8] => Mux1.IN11
data[6][9] => Mux1.IN10
data[6][10] => Mux1.IN9
data[7][0] => Mux0.IN19
data[7][1] => Mux0.IN18
data[7][2] => Mux0.IN17
data[7][3] => Mux0.IN16
data[7][4] => Mux0.IN15
data[7][5] => Mux0.IN14
data[7][6] => Mux0.IN13
data[7][7] => Mux0.IN12
data[7][8] => Mux0.IN11
data[7][9] => Mux0.IN10
data[7][10] => Mux0.IN9
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|player:p|sprite:bs
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[9] => LessThan0.IN1
x[9] => Add0.IN11
y[0] => LessThan2.IN9
y[0] => Add2.IN18
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add2.IN17
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add2.IN16
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN15
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN14
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN13
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN12
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN11
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN10
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux0.IN5
data[1][0] => Mux0.IN4
data[2][0] => Mux0.IN3
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|music:m
clk => move_next.CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => delay[7].CLK
clk => delay[8].CLK
clk => delay[9].CLK
clk => delay[10].CLK
clk => delay[11].CLK
clk => delay[12].CLK
clk => delay[13].CLK
clk => delay[14].CLK
clk => delay[15].CLK
clk => delay[16].CLK
clk => delay[17].CLK
clk => delay[18].CLK
clk => delay[19].CLK
clk => delay[20].CLK
clk => delay[21].CLK
clk => delay[22].CLK
clk => freq[0].CLK
clk => freq[1].CLK
clk => freq[2].CLK
clk => freq[3].CLK
clk => freq[4].CLK
clk => freq[5].CLK
clk => freq[6].CLK
clk => freq[7].CLK
clk => freq[8].CLK
clk => freq[9].CLK
clk => freq[10].CLK
clk => freq[11].CLK
clk => freq[12].CLK
clk => freq[13].CLK
clk => freq[14].CLK
clk => freq[15].CLK
clk => freq[16].CLK
clk => freq[17].CLK
clk => freq[18].CLK
clk => cur_note[0].CLK
clk => cur_note[1].CLK
clk => cur_note[2].CLK
clk => cur_note[3].CLK
clk => cur_note[4].CLK
clk => cur_note[5].CLK
clk => cur_note[6].CLK
clk => cur_note[7].CLK
clk => cur_note[8].CLK
clk => cur_note[9].CLK
clk => cur_note[10].CLK
clk => cur_note[11].CLK
clk => cur_note[12].CLK
clk => cur_note[13].CLK
clk => cur_note[14].CLK
clk => cur_note[15].CLK
clk => cur_note[16].CLK
clk => cur_note[17].CLK
clk => cur_note[18].CLK
clk => cur_note[19].CLK
clk => cur_note[20].CLK
clk => cur_note[21].CLK
clk => cur_note[22].CLK
clk => cur_note[23].CLK
clk => note[0]~reg0.CLK
clk => note[1]~reg0.CLK
clk => note[2]~reg0.CLK
clk => note[3]~reg0.CLK
clk => note[4]~reg0.CLK
clk => note[5]~reg0.CLK
clk => note[6]~reg0.CLK
clk => note[7]~reg0.CLK
clk => note[8]~reg0.CLK
clk => note[9]~reg0.CLK
clk => note[10]~reg0.CLK
clk => note[11]~reg0.CLK
clk => note[12]~reg0.CLK
clk => note[13]~reg0.CLK
clk => note[14]~reg0.CLK
clk => note[15]~reg0.CLK
clk => note[16]~reg0.CLK
clk => note[17]~reg0.CLK
clk => note[18]~reg0.CLK
clk => note[19]~reg0.CLK
clk => note[20]~reg0.CLK
clk => note[21]~reg0.CLK
clk => note[22]~reg0.CLK
clk => note[23]~reg0.CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => cur_note.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => freq.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => delay.OUTPUTSELECT
reset => move_next.ENA
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
en => note.OUTPUTSELECT
move => next.IN1
move => move_next.DATAIN
note[0] <= note[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[1] <= note[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[2] <= note[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[3] <= note[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[4] <= note[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[5] <= note[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[6] <= note[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[7] <= note[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[8] <= note[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[9] <= note[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[10] <= note[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[11] <= note[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[12] <= note[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[13] <= note[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[14] <= note[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[15] <= note[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[16] <= note[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[17] <= note[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[18] <= note[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[19] <= note[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[20] <= note[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[21] <= note[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[22] <= note[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[23] <= note[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|score:s
clk => bcd:converter.clk
clk => score_disp:ones.clk
clk => score_disp:tens.clk
clk => score_disp:thous.clk
clk => score_disp:tenthous.clk
clk => score_disp:hunthous.clk
clk => total_score[0].CLK
clk => total_score[1].CLK
clk => total_score[2].CLK
clk => total_score[3].CLK
clk => total_score[4].CLK
clk => total_score[5].CLK
clk => total_score[6].CLK
clk => total_score[7].CLK
clk => total_score[8].CLK
clk => total_score[9].CLK
clk => total_score[10].CLK
clk => total_score[11].CLK
clk => total_score[12].CLK
clk => total_score[13].CLK
clk => total_score[14].CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
reset => bcd:converter.reset
reset => score_disp:ones.reset
reset => score_disp:tens.reset
reset => score_disp:thous.reset
reset => score_disp:tenthous.reset
reset => score_disp:hunthous.reset
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => total_score.OUTPUTSELECT
reset => y[0].ENA
reset => y[1].ENA
reset => y[2].ENA
reset => y[3].ENA
reset => y[4].ENA
reset => y[5].ENA
reset => y[6].ENA
reset => y[7].ENA
reset => y[8].ENA
reset => x[0].ENA
reset => x[1].ENA
reset => x[2].ENA
reset => x[3].ENA
reset => x[4].ENA
reset => x[5].ENA
reset => x[6].ENA
reset => x[7].ENA
reset => x[8].ENA
reset => x[9].ENA
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
win => total_score.OUTPUTSELECT
vga_x[0] => score_disp:ones.vga_x[0]
vga_x[0] => score_disp:tens.vga_x[0]
vga_x[0] => score_disp:thous.vga_x[0]
vga_x[0] => score_disp:tenthous.vga_x[0]
vga_x[0] => score_disp:hunthous.vga_x[0]
vga_x[1] => score_disp:ones.vga_x[1]
vga_x[1] => score_disp:tens.vga_x[1]
vga_x[1] => score_disp:thous.vga_x[1]
vga_x[1] => score_disp:tenthous.vga_x[1]
vga_x[1] => score_disp:hunthous.vga_x[1]
vga_x[2] => score_disp:ones.vga_x[2]
vga_x[2] => score_disp:tens.vga_x[2]
vga_x[2] => score_disp:thous.vga_x[2]
vga_x[2] => score_disp:tenthous.vga_x[2]
vga_x[2] => score_disp:hunthous.vga_x[2]
vga_x[3] => score_disp:ones.vga_x[3]
vga_x[3] => score_disp:tens.vga_x[3]
vga_x[3] => score_disp:thous.vga_x[3]
vga_x[3] => score_disp:tenthous.vga_x[3]
vga_x[3] => score_disp:hunthous.vga_x[3]
vga_x[4] => score_disp:ones.vga_x[4]
vga_x[4] => score_disp:tens.vga_x[4]
vga_x[4] => score_disp:thous.vga_x[4]
vga_x[4] => score_disp:tenthous.vga_x[4]
vga_x[4] => score_disp:hunthous.vga_x[4]
vga_x[5] => score_disp:ones.vga_x[5]
vga_x[5] => score_disp:tens.vga_x[5]
vga_x[5] => score_disp:thous.vga_x[5]
vga_x[5] => score_disp:tenthous.vga_x[5]
vga_x[5] => score_disp:hunthous.vga_x[5]
vga_x[6] => score_disp:ones.vga_x[6]
vga_x[6] => score_disp:tens.vga_x[6]
vga_x[6] => score_disp:thous.vga_x[6]
vga_x[6] => score_disp:tenthous.vga_x[6]
vga_x[6] => score_disp:hunthous.vga_x[6]
vga_x[7] => score_disp:ones.vga_x[7]
vga_x[7] => score_disp:tens.vga_x[7]
vga_x[7] => score_disp:thous.vga_x[7]
vga_x[7] => score_disp:tenthous.vga_x[7]
vga_x[7] => score_disp:hunthous.vga_x[7]
vga_x[8] => score_disp:ones.vga_x[8]
vga_x[8] => score_disp:tens.vga_x[8]
vga_x[8] => score_disp:thous.vga_x[8]
vga_x[8] => score_disp:tenthous.vga_x[8]
vga_x[8] => score_disp:hunthous.vga_x[8]
vga_x[9] => score_disp:ones.vga_x[9]
vga_x[9] => score_disp:tens.vga_x[9]
vga_x[9] => score_disp:thous.vga_x[9]
vga_x[9] => score_disp:tenthous.vga_x[9]
vga_x[9] => score_disp:hunthous.vga_x[9]
vga_y[0] => score_disp:ones.vga_y[0]
vga_y[0] => score_disp:tens.vga_y[0]
vga_y[0] => score_disp:thous.vga_y[0]
vga_y[0] => score_disp:tenthous.vga_y[0]
vga_y[0] => score_disp:hunthous.vga_y[0]
vga_y[1] => score_disp:ones.vga_y[1]
vga_y[1] => score_disp:tens.vga_y[1]
vga_y[1] => score_disp:thous.vga_y[1]
vga_y[1] => score_disp:tenthous.vga_y[1]
vga_y[1] => score_disp:hunthous.vga_y[1]
vga_y[2] => score_disp:ones.vga_y[2]
vga_y[2] => score_disp:tens.vga_y[2]
vga_y[2] => score_disp:thous.vga_y[2]
vga_y[2] => score_disp:tenthous.vga_y[2]
vga_y[2] => score_disp:hunthous.vga_y[2]
vga_y[3] => score_disp:ones.vga_y[3]
vga_y[3] => score_disp:tens.vga_y[3]
vga_y[3] => score_disp:thous.vga_y[3]
vga_y[3] => score_disp:tenthous.vga_y[3]
vga_y[3] => score_disp:hunthous.vga_y[3]
vga_y[4] => score_disp:ones.vga_y[4]
vga_y[4] => score_disp:tens.vga_y[4]
vga_y[4] => score_disp:thous.vga_y[4]
vga_y[4] => score_disp:tenthous.vga_y[4]
vga_y[4] => score_disp:hunthous.vga_y[4]
vga_y[5] => score_disp:ones.vga_y[5]
vga_y[5] => score_disp:tens.vga_y[5]
vga_y[5] => score_disp:thous.vga_y[5]
vga_y[5] => score_disp:tenthous.vga_y[5]
vga_y[5] => score_disp:hunthous.vga_y[5]
vga_y[6] => score_disp:ones.vga_y[6]
vga_y[6] => score_disp:tens.vga_y[6]
vga_y[6] => score_disp:thous.vga_y[6]
vga_y[6] => score_disp:tenthous.vga_y[6]
vga_y[6] => score_disp:hunthous.vga_y[6]
vga_y[7] => score_disp:ones.vga_y[7]
vga_y[7] => score_disp:tens.vga_y[7]
vga_y[7] => score_disp:thous.vga_y[7]
vga_y[7] => score_disp:tenthous.vga_y[7]
vga_y[7] => score_disp:hunthous.vga_y[7]
vga_y[8] => score_disp:ones.vga_y[8]
vga_y[8] => score_disp:tens.vga_y[8]
vga_y[8] => score_disp:thous.vga_y[8]
vga_y[8] => score_disp:tenthous.vga_y[8]
vga_y[8] => score_disp:hunthous.vga_y[8]
wave_score[0] => Add4.IN15
wave_score[0] => Add5.IN15
wave_score[1] => Add4.IN14
wave_score[1] => Add5.IN14
wave_score[2] => Add4.IN13
wave_score[2] => Add5.IN13
wave_score[3] => Add4.IN12
wave_score[3] => Add5.IN12
wave_score[4] => Add4.IN11
wave_score[4] => Add5.IN11
wave_score[5] => Add4.IN10
wave_score[5] => Add5.IN10
wave_score[6] => Add4.IN9
wave_score[6] => Add5.IN9
wave_score[7] => Add4.IN8
wave_score[7] => Add5.IN8
wave_score[8] => Add4.IN7
wave_score[8] => Add5.IN7
wave_score[9] => Add4.IN6
wave_score[9] => Add5.IN6
wave_score[10] => Add4.IN5
wave_score[10] => Add5.IN5
r[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|score:s|bcd:converter
clk => done[0].CLK
clk => done[1].CLK
clk => done[2].CLK
clk => done[3].CLK
clk => tenthous[0].CLK
clk => tenthous[1].CLK
clk => tenthous[2].CLK
clk => tenthous[3].CLK
clk => thous[0].CLK
clk => thous[1].CLK
clk => thous[2].CLK
clk => thous[3].CLK
clk => huns[0].CLK
clk => huns[1].CLK
clk => huns[2].CLK
clk => huns[3].CLK
clk => tens[0].CLK
clk => tens[1].CLK
clk => tens[2].CLK
clk => tens[3].CLK
clk => ones[0].CLK
clk => ones[1].CLK
clk => ones[2].CLK
clk => ones[3].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => bin[0].CLK
clk => bin[1].CLK
clk => bin[2].CLK
clk => bin[3].CLK
clk => bin[4].CLK
clk => bin[5].CLK
clk => bin[6].CLK
clk => bin[7].CLK
clk => bin[8].CLK
clk => bin[9].CLK
clk => bin[10].CLK
clk => bin[11].CLK
clk => bin[12].CLK
clk => bin[13].CLK
clk => bin[14].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => ps[8].CLK
clk => ps[9].CLK
clk => ps[10].CLK
clk => ps[11].CLK
clk => ps[12].CLK
clk => ps[13].CLK
clk => ps[14].CLK
clk => ps[15].CLK
clk => ps[16].CLK
clk => ps[17].CLK
clk => ps[18].CLK
clk => ps[19].CLK
clk => ps[20].CLK
clk => ps[21].CLK
clk => ps[22].CLK
clk => ps[23].CLK
clk => ps[24].CLK
clk => ps[25].CLK
clk => ps[26].CLK
clk => ps[27].CLK
clk => ps[28].CLK
clk => ps[29].CLK
clk => ps[30].CLK
clk => ps[31].CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => bin.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => ones.OUTPUTSELECT
reset => ones.OUTPUTSELECT
reset => ones.OUTPUTSELECT
reset => ones.OUTPUTSELECT
reset => tens.OUTPUTSELECT
reset => tens.OUTPUTSELECT
reset => tens.OUTPUTSELECT
reset => tens.OUTPUTSELECT
reset => huns.OUTPUTSELECT
reset => huns.OUTPUTSELECT
reset => huns.OUTPUTSELECT
reset => huns.OUTPUTSELECT
reset => thous.OUTPUTSELECT
reset => thous.OUTPUTSELECT
reset => thous.OUTPUTSELECT
reset => thous.OUTPUTSELECT
reset => tenthous.OUTPUTSELECT
reset => tenthous.OUTPUTSELECT
reset => tenthous.OUTPUTSELECT
reset => tenthous.OUTPUTSELECT
reset => done.OUTPUTSELECT
reset => done.OUTPUTSELECT
reset => done.OUTPUTSELECT
reset => done.OUTPUTSELECT
in[0] => bin.DATAB
in[1] => bin.DATAB
in[2] => bin.DATAB
in[3] => bin.DATAB
in[4] => bin.DATAB
in[5] => bin.DATAB
in[6] => bin.DATAB
in[7] => bin.DATAB
in[8] => bin.DATAB
in[9] => bin.DATAB
in[10] => bin.DATAB
in[11] => bin.DATAB
in[12] => bin.DATAB
in[13] => bin.DATAB
in[14] => bin.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|score:s|score_disp:ones
clk => sprite:s.clk
reset => sprite:s.reset
x[0] => sprite:s.x[0]
x[1] => sprite:s.x[1]
x[2] => sprite:s.x[2]
x[3] => sprite:s.x[3]
x[4] => sprite:s.x[4]
x[5] => sprite:s.x[5]
x[6] => sprite:s.x[6]
x[7] => sprite:s.x[7]
x[8] => sprite:s.x[8]
x[9] => sprite:s.x[9]
y[0] => sprite:s.y[0]
y[1] => sprite:s.y[1]
y[2] => sprite:s.y[2]
y[3] => sprite:s.y[3]
y[4] => sprite:s.y[4]
y[5] => sprite:s.y[5]
y[6] => sprite:s.y[6]
y[7] => sprite:s.y[7]
y[8] => sprite:s.y[8]
vga_x[0] => sprite:s.vga_x[0]
vga_x[1] => sprite:s.vga_x[1]
vga_x[2] => sprite:s.vga_x[2]
vga_x[3] => sprite:s.vga_x[3]
vga_x[4] => sprite:s.vga_x[4]
vga_x[5] => sprite:s.vga_x[5]
vga_x[6] => sprite:s.vga_x[6]
vga_x[7] => sprite:s.vga_x[7]
vga_x[8] => sprite:s.vga_x[8]
vga_x[9] => sprite:s.vga_x[9]
vga_y[0] => sprite:s.vga_y[0]
vga_y[1] => sprite:s.vga_y[1]
vga_y[2] => sprite:s.vga_y[2]
vga_y[3] => sprite:s.vga_y[3]
vga_y[4] => sprite:s.vga_y[4]
vga_y[5] => sprite:s.vga_y[5]
vga_y[6] => sprite:s.vga_y[6]
vga_y[7] => sprite:s.vga_y[7]
vga_y[8] => sprite:s.vga_y[8]
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[0] => Mux6.IN19
num[0] => Mux7.IN19
num[0] => Mux8.IN19
num[0] => Mux9.IN19
num[0] => Mux10.IN19
num[0] => Mux11.IN19
num[0] => Mux12.IN19
num[0] => Mux13.IN19
num[0] => Mux14.IN19
num[0] => Mux15.IN19
num[0] => Mux16.IN19
num[0] => Mux17.IN19
num[0] => Mux18.IN19
num[0] => Mux19.IN19
num[0] => Mux20.IN19
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[1] => Mux6.IN18
num[1] => Mux7.IN18
num[1] => Mux8.IN18
num[1] => Mux9.IN18
num[1] => Mux10.IN18
num[1] => Mux11.IN18
num[1] => Mux12.IN18
num[1] => Mux13.IN18
num[1] => Mux14.IN18
num[1] => Mux15.IN18
num[1] => Mux16.IN18
num[1] => Mux17.IN18
num[1] => Mux18.IN18
num[1] => Mux19.IN18
num[1] => Mux20.IN18
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[2] => Mux6.IN17
num[2] => Mux7.IN17
num[2] => Mux8.IN17
num[2] => Mux9.IN17
num[2] => Mux10.IN17
num[2] => Mux11.IN17
num[2] => Mux12.IN17
num[2] => Mux13.IN17
num[2] => Mux14.IN17
num[2] => Mux15.IN17
num[2] => Mux16.IN17
num[2] => Mux17.IN17
num[2] => Mux18.IN17
num[2] => Mux19.IN17
num[2] => Mux20.IN17
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
num[3] => Mux6.IN16
num[3] => Mux7.IN16
num[3] => Mux8.IN16
num[3] => Mux9.IN16
num[3] => Mux10.IN16
num[3] => Mux11.IN16
num[3] => Mux12.IN16
num[3] => Mux13.IN16
num[3] => Mux14.IN16
num[3] => Mux15.IN16
num[3] => Mux16.IN16
num[3] => Mux17.IN16
num[3] => Mux18.IN16
num[3] => Mux19.IN16
num[3] => Mux20.IN16
pixel <= sprite:s.color


|DE1_SoC|score:s|score_disp:ones|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add2.IN18
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add2.IN17
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add2.IN16
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN15
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN14
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN13
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN12
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN11
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN10
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux4.IN10
data[0][1] => Mux4.IN9
data[0][2] => Mux4.IN8
data[0][3] => Mux4.IN7
data[0][4] => Mux4.IN6
data[1][0] => Mux3.IN10
data[1][1] => Mux3.IN9
data[1][2] => Mux3.IN8
data[1][3] => Mux3.IN7
data[1][4] => Mux3.IN6
data[2][0] => Mux2.IN10
data[2][1] => Mux2.IN9
data[2][2] => Mux2.IN8
data[2][3] => Mux2.IN7
data[2][4] => Mux2.IN6
data[3][0] => Mux1.IN10
data[3][1] => Mux1.IN9
data[3][2] => Mux1.IN8
data[3][3] => Mux1.IN7
data[3][4] => Mux1.IN6
data[4][0] => Mux0.IN10
data[4][1] => Mux0.IN9
data[4][2] => Mux0.IN8
data[4][3] => Mux0.IN7
data[4][4] => Mux0.IN6
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|score:s|score_disp:tens
clk => sprite:s.clk
reset => sprite:s.reset
x[0] => sprite:s.x[0]
x[1] => sprite:s.x[1]
x[2] => sprite:s.x[2]
x[3] => sprite:s.x[3]
x[4] => sprite:s.x[4]
x[5] => sprite:s.x[5]
x[6] => sprite:s.x[6]
x[7] => sprite:s.x[7]
x[8] => sprite:s.x[8]
x[9] => sprite:s.x[9]
y[0] => sprite:s.y[0]
y[1] => sprite:s.y[1]
y[2] => sprite:s.y[2]
y[3] => sprite:s.y[3]
y[4] => sprite:s.y[4]
y[5] => sprite:s.y[5]
y[6] => sprite:s.y[6]
y[7] => sprite:s.y[7]
y[8] => sprite:s.y[8]
vga_x[0] => sprite:s.vga_x[0]
vga_x[1] => sprite:s.vga_x[1]
vga_x[2] => sprite:s.vga_x[2]
vga_x[3] => sprite:s.vga_x[3]
vga_x[4] => sprite:s.vga_x[4]
vga_x[5] => sprite:s.vga_x[5]
vga_x[6] => sprite:s.vga_x[6]
vga_x[7] => sprite:s.vga_x[7]
vga_x[8] => sprite:s.vga_x[8]
vga_x[9] => sprite:s.vga_x[9]
vga_y[0] => sprite:s.vga_y[0]
vga_y[1] => sprite:s.vga_y[1]
vga_y[2] => sprite:s.vga_y[2]
vga_y[3] => sprite:s.vga_y[3]
vga_y[4] => sprite:s.vga_y[4]
vga_y[5] => sprite:s.vga_y[5]
vga_y[6] => sprite:s.vga_y[6]
vga_y[7] => sprite:s.vga_y[7]
vga_y[8] => sprite:s.vga_y[8]
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[0] => Mux6.IN19
num[0] => Mux7.IN19
num[0] => Mux8.IN19
num[0] => Mux9.IN19
num[0] => Mux10.IN19
num[0] => Mux11.IN19
num[0] => Mux12.IN19
num[0] => Mux13.IN19
num[0] => Mux14.IN19
num[0] => Mux15.IN19
num[0] => Mux16.IN19
num[0] => Mux17.IN19
num[0] => Mux18.IN19
num[0] => Mux19.IN19
num[0] => Mux20.IN19
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[1] => Mux6.IN18
num[1] => Mux7.IN18
num[1] => Mux8.IN18
num[1] => Mux9.IN18
num[1] => Mux10.IN18
num[1] => Mux11.IN18
num[1] => Mux12.IN18
num[1] => Mux13.IN18
num[1] => Mux14.IN18
num[1] => Mux15.IN18
num[1] => Mux16.IN18
num[1] => Mux17.IN18
num[1] => Mux18.IN18
num[1] => Mux19.IN18
num[1] => Mux20.IN18
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[2] => Mux6.IN17
num[2] => Mux7.IN17
num[2] => Mux8.IN17
num[2] => Mux9.IN17
num[2] => Mux10.IN17
num[2] => Mux11.IN17
num[2] => Mux12.IN17
num[2] => Mux13.IN17
num[2] => Mux14.IN17
num[2] => Mux15.IN17
num[2] => Mux16.IN17
num[2] => Mux17.IN17
num[2] => Mux18.IN17
num[2] => Mux19.IN17
num[2] => Mux20.IN17
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
num[3] => Mux6.IN16
num[3] => Mux7.IN16
num[3] => Mux8.IN16
num[3] => Mux9.IN16
num[3] => Mux10.IN16
num[3] => Mux11.IN16
num[3] => Mux12.IN16
num[3] => Mux13.IN16
num[3] => Mux14.IN16
num[3] => Mux15.IN16
num[3] => Mux16.IN16
num[3] => Mux17.IN16
num[3] => Mux18.IN16
num[3] => Mux19.IN16
num[3] => Mux20.IN16
pixel <= sprite:s.color


|DE1_SoC|score:s|score_disp:tens|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add2.IN18
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add2.IN17
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add2.IN16
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN15
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN14
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN13
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN12
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN11
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN10
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux4.IN10
data[0][1] => Mux4.IN9
data[0][2] => Mux4.IN8
data[0][3] => Mux4.IN7
data[0][4] => Mux4.IN6
data[1][0] => Mux3.IN10
data[1][1] => Mux3.IN9
data[1][2] => Mux3.IN8
data[1][3] => Mux3.IN7
data[1][4] => Mux3.IN6
data[2][0] => Mux2.IN10
data[2][1] => Mux2.IN9
data[2][2] => Mux2.IN8
data[2][3] => Mux2.IN7
data[2][4] => Mux2.IN6
data[3][0] => Mux1.IN10
data[3][1] => Mux1.IN9
data[3][2] => Mux1.IN8
data[3][3] => Mux1.IN7
data[3][4] => Mux1.IN6
data[4][0] => Mux0.IN10
data[4][1] => Mux0.IN9
data[4][2] => Mux0.IN8
data[4][3] => Mux0.IN7
data[4][4] => Mux0.IN6
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|score:s|score_disp:thous
clk => sprite:s.clk
reset => sprite:s.reset
x[0] => sprite:s.x[0]
x[1] => sprite:s.x[1]
x[2] => sprite:s.x[2]
x[3] => sprite:s.x[3]
x[4] => sprite:s.x[4]
x[5] => sprite:s.x[5]
x[6] => sprite:s.x[6]
x[7] => sprite:s.x[7]
x[8] => sprite:s.x[8]
x[9] => sprite:s.x[9]
y[0] => sprite:s.y[0]
y[1] => sprite:s.y[1]
y[2] => sprite:s.y[2]
y[3] => sprite:s.y[3]
y[4] => sprite:s.y[4]
y[5] => sprite:s.y[5]
y[6] => sprite:s.y[6]
y[7] => sprite:s.y[7]
y[8] => sprite:s.y[8]
vga_x[0] => sprite:s.vga_x[0]
vga_x[1] => sprite:s.vga_x[1]
vga_x[2] => sprite:s.vga_x[2]
vga_x[3] => sprite:s.vga_x[3]
vga_x[4] => sprite:s.vga_x[4]
vga_x[5] => sprite:s.vga_x[5]
vga_x[6] => sprite:s.vga_x[6]
vga_x[7] => sprite:s.vga_x[7]
vga_x[8] => sprite:s.vga_x[8]
vga_x[9] => sprite:s.vga_x[9]
vga_y[0] => sprite:s.vga_y[0]
vga_y[1] => sprite:s.vga_y[1]
vga_y[2] => sprite:s.vga_y[2]
vga_y[3] => sprite:s.vga_y[3]
vga_y[4] => sprite:s.vga_y[4]
vga_y[5] => sprite:s.vga_y[5]
vga_y[6] => sprite:s.vga_y[6]
vga_y[7] => sprite:s.vga_y[7]
vga_y[8] => sprite:s.vga_y[8]
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[0] => Mux6.IN19
num[0] => Mux7.IN19
num[0] => Mux8.IN19
num[0] => Mux9.IN19
num[0] => Mux10.IN19
num[0] => Mux11.IN19
num[0] => Mux12.IN19
num[0] => Mux13.IN19
num[0] => Mux14.IN19
num[0] => Mux15.IN19
num[0] => Mux16.IN19
num[0] => Mux17.IN19
num[0] => Mux18.IN19
num[0] => Mux19.IN19
num[0] => Mux20.IN19
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[1] => Mux6.IN18
num[1] => Mux7.IN18
num[1] => Mux8.IN18
num[1] => Mux9.IN18
num[1] => Mux10.IN18
num[1] => Mux11.IN18
num[1] => Mux12.IN18
num[1] => Mux13.IN18
num[1] => Mux14.IN18
num[1] => Mux15.IN18
num[1] => Mux16.IN18
num[1] => Mux17.IN18
num[1] => Mux18.IN18
num[1] => Mux19.IN18
num[1] => Mux20.IN18
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[2] => Mux6.IN17
num[2] => Mux7.IN17
num[2] => Mux8.IN17
num[2] => Mux9.IN17
num[2] => Mux10.IN17
num[2] => Mux11.IN17
num[2] => Mux12.IN17
num[2] => Mux13.IN17
num[2] => Mux14.IN17
num[2] => Mux15.IN17
num[2] => Mux16.IN17
num[2] => Mux17.IN17
num[2] => Mux18.IN17
num[2] => Mux19.IN17
num[2] => Mux20.IN17
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
num[3] => Mux6.IN16
num[3] => Mux7.IN16
num[3] => Mux8.IN16
num[3] => Mux9.IN16
num[3] => Mux10.IN16
num[3] => Mux11.IN16
num[3] => Mux12.IN16
num[3] => Mux13.IN16
num[3] => Mux14.IN16
num[3] => Mux15.IN16
num[3] => Mux16.IN16
num[3] => Mux17.IN16
num[3] => Mux18.IN16
num[3] => Mux19.IN16
num[3] => Mux20.IN16
pixel <= sprite:s.color


|DE1_SoC|score:s|score_disp:thous|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add2.IN18
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add2.IN17
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add2.IN16
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN15
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN14
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN13
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN12
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN11
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN10
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux4.IN10
data[0][1] => Mux4.IN9
data[0][2] => Mux4.IN8
data[0][3] => Mux4.IN7
data[0][4] => Mux4.IN6
data[1][0] => Mux3.IN10
data[1][1] => Mux3.IN9
data[1][2] => Mux3.IN8
data[1][3] => Mux3.IN7
data[1][4] => Mux3.IN6
data[2][0] => Mux2.IN10
data[2][1] => Mux2.IN9
data[2][2] => Mux2.IN8
data[2][3] => Mux2.IN7
data[2][4] => Mux2.IN6
data[3][0] => Mux1.IN10
data[3][1] => Mux1.IN9
data[3][2] => Mux1.IN8
data[3][3] => Mux1.IN7
data[3][4] => Mux1.IN6
data[4][0] => Mux0.IN10
data[4][1] => Mux0.IN9
data[4][2] => Mux0.IN8
data[4][3] => Mux0.IN7
data[4][4] => Mux0.IN6
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|score:s|score_disp:tenthous
clk => sprite:s.clk
reset => sprite:s.reset
x[0] => sprite:s.x[0]
x[1] => sprite:s.x[1]
x[2] => sprite:s.x[2]
x[3] => sprite:s.x[3]
x[4] => sprite:s.x[4]
x[5] => sprite:s.x[5]
x[6] => sprite:s.x[6]
x[7] => sprite:s.x[7]
x[8] => sprite:s.x[8]
x[9] => sprite:s.x[9]
y[0] => sprite:s.y[0]
y[1] => sprite:s.y[1]
y[2] => sprite:s.y[2]
y[3] => sprite:s.y[3]
y[4] => sprite:s.y[4]
y[5] => sprite:s.y[5]
y[6] => sprite:s.y[6]
y[7] => sprite:s.y[7]
y[8] => sprite:s.y[8]
vga_x[0] => sprite:s.vga_x[0]
vga_x[1] => sprite:s.vga_x[1]
vga_x[2] => sprite:s.vga_x[2]
vga_x[3] => sprite:s.vga_x[3]
vga_x[4] => sprite:s.vga_x[4]
vga_x[5] => sprite:s.vga_x[5]
vga_x[6] => sprite:s.vga_x[6]
vga_x[7] => sprite:s.vga_x[7]
vga_x[8] => sprite:s.vga_x[8]
vga_x[9] => sprite:s.vga_x[9]
vga_y[0] => sprite:s.vga_y[0]
vga_y[1] => sprite:s.vga_y[1]
vga_y[2] => sprite:s.vga_y[2]
vga_y[3] => sprite:s.vga_y[3]
vga_y[4] => sprite:s.vga_y[4]
vga_y[5] => sprite:s.vga_y[5]
vga_y[6] => sprite:s.vga_y[6]
vga_y[7] => sprite:s.vga_y[7]
vga_y[8] => sprite:s.vga_y[8]
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[0] => Mux6.IN19
num[0] => Mux7.IN19
num[0] => Mux8.IN19
num[0] => Mux9.IN19
num[0] => Mux10.IN19
num[0] => Mux11.IN19
num[0] => Mux12.IN19
num[0] => Mux13.IN19
num[0] => Mux14.IN19
num[0] => Mux15.IN19
num[0] => Mux16.IN19
num[0] => Mux17.IN19
num[0] => Mux18.IN19
num[0] => Mux19.IN19
num[0] => Mux20.IN19
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[1] => Mux6.IN18
num[1] => Mux7.IN18
num[1] => Mux8.IN18
num[1] => Mux9.IN18
num[1] => Mux10.IN18
num[1] => Mux11.IN18
num[1] => Mux12.IN18
num[1] => Mux13.IN18
num[1] => Mux14.IN18
num[1] => Mux15.IN18
num[1] => Mux16.IN18
num[1] => Mux17.IN18
num[1] => Mux18.IN18
num[1] => Mux19.IN18
num[1] => Mux20.IN18
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[2] => Mux6.IN17
num[2] => Mux7.IN17
num[2] => Mux8.IN17
num[2] => Mux9.IN17
num[2] => Mux10.IN17
num[2] => Mux11.IN17
num[2] => Mux12.IN17
num[2] => Mux13.IN17
num[2] => Mux14.IN17
num[2] => Mux15.IN17
num[2] => Mux16.IN17
num[2] => Mux17.IN17
num[2] => Mux18.IN17
num[2] => Mux19.IN17
num[2] => Mux20.IN17
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
num[3] => Mux6.IN16
num[3] => Mux7.IN16
num[3] => Mux8.IN16
num[3] => Mux9.IN16
num[3] => Mux10.IN16
num[3] => Mux11.IN16
num[3] => Mux12.IN16
num[3] => Mux13.IN16
num[3] => Mux14.IN16
num[3] => Mux15.IN16
num[3] => Mux16.IN16
num[3] => Mux17.IN16
num[3] => Mux18.IN16
num[3] => Mux19.IN16
num[3] => Mux20.IN16
pixel <= sprite:s.color


|DE1_SoC|score:s|score_disp:tenthous|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add2.IN18
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add2.IN17
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add2.IN16
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN15
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN14
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN13
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN12
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN11
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN10
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux4.IN10
data[0][1] => Mux4.IN9
data[0][2] => Mux4.IN8
data[0][3] => Mux4.IN7
data[0][4] => Mux4.IN6
data[1][0] => Mux3.IN10
data[1][1] => Mux3.IN9
data[1][2] => Mux3.IN8
data[1][3] => Mux3.IN7
data[1][4] => Mux3.IN6
data[2][0] => Mux2.IN10
data[2][1] => Mux2.IN9
data[2][2] => Mux2.IN8
data[2][3] => Mux2.IN7
data[2][4] => Mux2.IN6
data[3][0] => Mux1.IN10
data[3][1] => Mux1.IN9
data[3][2] => Mux1.IN8
data[3][3] => Mux1.IN7
data[3][4] => Mux1.IN6
data[4][0] => Mux0.IN10
data[4][1] => Mux0.IN9
data[4][2] => Mux0.IN8
data[4][3] => Mux0.IN7
data[4][4] => Mux0.IN6
color <= color.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|score:s|score_disp:hunthous
clk => sprite:s.clk
reset => sprite:s.reset
x[0] => sprite:s.x[0]
x[1] => sprite:s.x[1]
x[2] => sprite:s.x[2]
x[3] => sprite:s.x[3]
x[4] => sprite:s.x[4]
x[5] => sprite:s.x[5]
x[6] => sprite:s.x[6]
x[7] => sprite:s.x[7]
x[8] => sprite:s.x[8]
x[9] => sprite:s.x[9]
y[0] => sprite:s.y[0]
y[1] => sprite:s.y[1]
y[2] => sprite:s.y[2]
y[3] => sprite:s.y[3]
y[4] => sprite:s.y[4]
y[5] => sprite:s.y[5]
y[6] => sprite:s.y[6]
y[7] => sprite:s.y[7]
y[8] => sprite:s.y[8]
vga_x[0] => sprite:s.vga_x[0]
vga_x[1] => sprite:s.vga_x[1]
vga_x[2] => sprite:s.vga_x[2]
vga_x[3] => sprite:s.vga_x[3]
vga_x[4] => sprite:s.vga_x[4]
vga_x[5] => sprite:s.vga_x[5]
vga_x[6] => sprite:s.vga_x[6]
vga_x[7] => sprite:s.vga_x[7]
vga_x[8] => sprite:s.vga_x[8]
vga_x[9] => sprite:s.vga_x[9]
vga_y[0] => sprite:s.vga_y[0]
vga_y[1] => sprite:s.vga_y[1]
vga_y[2] => sprite:s.vga_y[2]
vga_y[3] => sprite:s.vga_y[3]
vga_y[4] => sprite:s.vga_y[4]
vga_y[5] => sprite:s.vga_y[5]
vga_y[6] => sprite:s.vga_y[6]
vga_y[7] => sprite:s.vga_y[7]
vga_y[8] => sprite:s.vga_y[8]
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[0] => Mux6.IN19
num[0] => Mux7.IN19
num[0] => Mux8.IN19
num[0] => Mux9.IN19
num[0] => Mux10.IN19
num[0] => Mux11.IN19
num[0] => Mux12.IN19
num[0] => Mux13.IN19
num[0] => Mux14.IN19
num[0] => Mux15.IN19
num[0] => Mux16.IN19
num[0] => Mux17.IN19
num[0] => Mux18.IN19
num[0] => Mux19.IN19
num[0] => Mux20.IN19
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[1] => Mux6.IN18
num[1] => Mux7.IN18
num[1] => Mux8.IN18
num[1] => Mux9.IN18
num[1] => Mux10.IN18
num[1] => Mux11.IN18
num[1] => Mux12.IN18
num[1] => Mux13.IN18
num[1] => Mux14.IN18
num[1] => Mux15.IN18
num[1] => Mux16.IN18
num[1] => Mux17.IN18
num[1] => Mux18.IN18
num[1] => Mux19.IN18
num[1] => Mux20.IN18
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[2] => Mux6.IN17
num[2] => Mux7.IN17
num[2] => Mux8.IN17
num[2] => Mux9.IN17
num[2] => Mux10.IN17
num[2] => Mux11.IN17
num[2] => Mux12.IN17
num[2] => Mux13.IN17
num[2] => Mux14.IN17
num[2] => Mux15.IN17
num[2] => Mux16.IN17
num[2] => Mux17.IN17
num[2] => Mux18.IN17
num[2] => Mux19.IN17
num[2] => Mux20.IN17
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
num[3] => Mux6.IN16
num[3] => Mux7.IN16
num[3] => Mux8.IN16
num[3] => Mux9.IN16
num[3] => Mux10.IN16
num[3] => Mux11.IN16
num[3] => Mux12.IN16
num[3] => Mux13.IN16
num[3] => Mux14.IN16
num[3] => Mux15.IN16
num[3] => Mux16.IN16
num[3] => Mux17.IN16
num[3] => Mux18.IN16
num[3] => Mux19.IN16
num[3] => Mux20.IN16
pixel <= sprite:s.color


|DE1_SoC|score:s|score_disp:hunthous|sprite:s
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
x[0] => LessThan0.IN10
x[0] => Add0.IN20
x[0] => Add5.IN10
x[1] => LessThan0.IN9
x[1] => Add0.IN19
x[1] => Add5.IN9
x[2] => LessThan0.IN8
x[2] => Add0.IN18
x[2] => Add5.IN8
x[3] => LessThan0.IN7
x[3] => Add0.IN17
x[3] => Add5.IN7
x[4] => LessThan0.IN6
x[4] => Add0.IN16
x[4] => Add5.IN6
x[5] => LessThan0.IN5
x[5] => Add0.IN15
x[5] => Add5.IN5
x[6] => LessThan0.IN4
x[6] => Add0.IN14
x[6] => Add5.IN4
x[7] => LessThan0.IN3
x[7] => Add0.IN13
x[7] => Add5.IN3
x[8] => LessThan0.IN2
x[8] => Add0.IN12
x[8] => Add5.IN2
x[9] => LessThan0.IN1
x[9] => Add0.IN11
x[9] => Add5.IN1
y[0] => LessThan2.IN9
y[0] => Add2.IN18
y[0] => Add4.IN9
y[1] => LessThan2.IN8
y[1] => Add2.IN17
y[1] => Add4.IN8
y[2] => LessThan2.IN7
y[2] => Add2.IN16
y[2] => Add4.IN7
y[3] => LessThan2.IN6
y[3] => Add2.IN15
y[3] => Add4.IN6
y[4] => LessThan2.IN5
y[4] => Add2.IN14
y[4] => Add4.IN5
y[5] => LessThan2.IN4
y[5] => Add2.IN13
y[5] => Add4.IN4
y[6] => LessThan2.IN3
y[6] => Add2.IN12
y[6] => Add4.IN3
y[7] => LessThan2.IN2
y[7] => Add2.IN11
y[7] => Add4.IN2
y[8] => LessThan2.IN1
y[8] => Add2.IN10
y[8] => Add4.IN1
vga_x[0] => LessThan0.IN20
vga_x[0] => LessThan1.IN64
vga_x[0] => Add5.IN20
vga_x[1] => LessThan0.IN19
vga_x[1] => LessThan1.IN63
vga_x[1] => Add5.IN19
vga_x[2] => LessThan0.IN18
vga_x[2] => LessThan1.IN62
vga_x[2] => Add5.IN18
vga_x[3] => LessThan0.IN17
vga_x[3] => LessThan1.IN61
vga_x[3] => Add5.IN17
vga_x[4] => LessThan0.IN16
vga_x[4] => LessThan1.IN60
vga_x[4] => Add5.IN16
vga_x[5] => LessThan0.IN15
vga_x[5] => LessThan1.IN59
vga_x[5] => Add5.IN15
vga_x[6] => LessThan0.IN14
vga_x[6] => LessThan1.IN58
vga_x[6] => Add5.IN14
vga_x[7] => LessThan0.IN13
vga_x[7] => LessThan1.IN57
vga_x[7] => Add5.IN13
vga_x[8] => LessThan0.IN12
vga_x[8] => LessThan1.IN56
vga_x[8] => Add5.IN12
vga_x[9] => LessThan0.IN11
vga_x[9] => LessThan1.IN55
vga_x[9] => Add5.IN11
vga_y[0] => LessThan2.IN18
vga_y[0] => LessThan3.IN64
vga_y[0] => Add4.IN18
vga_y[1] => LessThan2.IN17
vga_y[1] => LessThan3.IN63
vga_y[1] => Add4.IN17
vga_y[2] => LessThan2.IN16
vga_y[2] => LessThan3.IN62
vga_y[2] => Add4.IN16
vga_y[3] => LessThan2.IN15
vga_y[3] => LessThan3.IN61
vga_y[3] => Add4.IN15
vga_y[4] => LessThan2.IN14
vga_y[4] => LessThan3.IN60
vga_y[4] => Add4.IN14
vga_y[5] => LessThan2.IN13
vga_y[5] => LessThan3.IN59
vga_y[5] => Add4.IN13
vga_y[6] => LessThan2.IN12
vga_y[6] => LessThan3.IN58
vga_y[6] => Add4.IN12
vga_y[7] => LessThan2.IN11
vga_y[7] => LessThan3.IN57
vga_y[7] => Add4.IN11
vga_y[8] => LessThan2.IN10
vga_y[8] => LessThan3.IN56
vga_y[8] => Add4.IN10
data[0][0] => Mux4.IN10
data[0][1] => Mux4.IN9
data[0][2] => Mux4.IN8
data[0][3] => Mux4.IN7
data[0][4] => Mux4.IN6
data[1][0] => Mux3.IN10
data[1][1] => Mux3.IN9
data[1][2] => Mux3.IN8
data[1][3] => Mux3.IN7
data[1][4] => Mux3.IN6
data[2][0] => Mux2.IN10
data[2][1] => Mux2.IN9
data[2][2] => Mux2.IN8
data[2][3] => Mux2.IN7
data[2][4] => Mux2.IN6
data[3][0] => Mux1.IN10
data[3][1] => Mux1.IN9
data[3][2] => Mux1.IN8
data[3][3] => Mux1.IN7
data[3][4] => Mux1.IN6
data[4][0] => Mux0.IN10
data[4][1] => Mux0.IN9
data[4][2] => Mux0.IN8
data[4][3] => Mux0.IN7
data[4][4] => Mux0.IN6
color <= color.DB_MAX_OUTPUT_PORT_TYPE


