// Seed: 979662963
module module_0 (
    output supply0 id_0,
    output tri id_1
);
  integer id_3 = id_3;
  assign id_1 = id_3;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    input  logic id_2,
    output uwire id_3,
    input  tri1  id_4
    , id_7,
    output wand  id_5
);
  supply1 id_8, id_9, id_10, id_11;
  assign id_10 = 1;
  assign id_0  = 1;
  wire id_12;
  module_0(
      id_3, id_3
  );
  final begin
    id_0 <= id_2;
    id_5 = 1;
  end
endmodule
