
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
Pass Arguments:  -targetlibinfo -datalayout -jump-instr-table-info -notti -basictti -targetpassconfig -no-aa -tbaa -basicaa -collector-metadata -machinemoduleinfo -machine-branch-prob -jump-instr-tables -verify -verify-di -domtree -loops -loop-simplify -scalar-evolution -iv-users -loop-reduce -gc-lowering -unreachableblockelim -consthoist -codegenprepare -verify-di -stack-protector -verify -domtree -loops -branch-prob -expand-isel-pseudos -tailduplication -opt-phis -machinedomtree -slotindexes -stack-coloring -localstackalloc -dead-mi-elimination -machinedomtree -machine-loops -machinelicm -machine-cse -machine-sink -peephole-opts -machinedomtree -machine-loops -hwloops -processimpdefs -unreachable-mbb-elimination -livevars -machinedomtree -machine-loops -phi-node-elimination -twoaddressinstruction -slotindexes -liveintervals -simple-register-coalescing -machine-block-freq -livedebugvars -livestacks -virtregmap -liveregmatrix -edge-bundles -spill-code-placement -virtregrewriter -stack-slot-coloring -machinelicm -prologepilog -branch-folder -tailduplication -machine-cp -postrapseudos -machinedomtree -machine-loops -post-RA-sched -gc-analysis -machine-block-freq -block-placement2 -machinedomtree -machine-loops -packets -hwloopsfixup -stackmap-liveness
Target Library Information
Data Layout
Jump-Instruction Table Info
No target information
Target independent code generator's TTI
Target Pass Configuration
No Alias Analysis (always returns 'may' alias)
Type-Based Alias Analysis
Basic Alias Analysis (stateless AA impl)
Create Garbage Collector Module Metadata
Machine Module Information
Machine Branch Probability Analysis
  ModulePass Manager
    Jump-Instruction Tables
    FunctionPass Manager
      Module Verifier
    Debug Info Verifier
    FunctionPass Manager
      Dominator Tree Construction
      Natural Loop Information
      Canonicalize natural loops
      Scalar Evolution Analysis
      Loop Pass Manager
        Induction Variable Users
        Loop Strength Reduction
      Lower Garbage Collection Instructions
      Remove unreachable blocks from the CFG
      Constant Hoisting
      CodeGen Prepare
      Exception handling preparation
    Debug Info Verifier
    FunctionPass Manager
      Insert stack protectors
      Module Verifier
      Machine Function Analysis
      Dominator Tree Construction
      Natural Loop Information
      Branch Probability Analysis
      DSP DAG->DAG Pattern Instruction Selection
      Expand ISel Pseudo-instructions
      Tail Duplication
      Optimize machine instruction PHIs
      MachineDominator Tree Construction
      Slot index numbering
      Merge disjoint stack slots
      Local Stack Slot Allocation
      Remove dead machine instructions
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Machine Loop Invariant Code Motion
      Machine Common Subexpression Elimination
      Machine code sinking
      Peephole Optimizations
      DSP handle CC
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Hardware Loops
      Process Implicit Definitions
      Remove unreachable machine basic blocks
      Live Variable Analysis
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Eliminate PHI nodes for register allocation
      Two-Address instruction pass
      Slot index numbering
      Live Interval Analysis
      Simple Register Coalescing
      Machine Block Frequency Analysis
      Debug Variable Analysis
      Live Stack Slot Analysis
      Virtual Register Map
      Live Register Matrix
      Bundle Machine CFG Edges
      Spill Code Placement Analysis
      Greedy Register Allocator
      Virtual Register Rewriter
      Stack Slot Coloring
      Machine Loop Invariant Code Motion
      Prologue/Epilogue Insertion & Frame Finalization
      Control Flow Optimizer
      Tail Duplication
      Machine Copy Propagation Pass
      Post-RA pseudo instruction expansion pass
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Post RA top-down list latency scheduler
      Analyze Machine Code For Garbage Collection
      Machine Block Frequency Analysis
      Branch Probability Basic Block Placement
      DSP Del Useless jmp
      DSP Delay Slot Filler
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Packetizer
      DSP VLIWBundlerDrive
      DSP Hardware Loop Fixup
      StackMap Liveness Analysis
      dsp assembly printer
# Machine code for function __dsp_i32sdiv: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=4, align=4, at location [SP]
  fi#6: size=4, align=4, at location [SP]
  fi#7: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg9, %A1 in %vreg10

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg10<def> = COPY %A1; CPURegs:%vreg10
	%vreg9<def> = COPY %A0; CPURegs:%vreg9
	ST %vreg9, <fi#1>, 0; mem:ST4[%dividend.addr] CPURegs:%vreg9
	ST %vreg10, <fi#2>, 0; mem:ST4[%divisor.addr] CPURegs:%vreg10
	%vreg11<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg11
	%vreg12<def> = NEQI %vreg11<kill>, 0; CPURegs:%vreg12,%vreg11
	JC %vreg12<kill>, <BB#2>; CPURegs:%vreg12
	Jmp <BB#1>
    Successors according to CFG: BB#1(12) BB#2(20)

BB#1: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#0
	%vreg64<def> = MovGR %ZERO, 0; CPURegs:%vreg64
	ST %vreg64<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg64
	Jmp <BB#22>
    Successors according to CFG: BB#22

BB#2: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#0
	%vreg13<def> = MovGR %ZERO, -2147483648; CPURegs:%vreg13
	%vreg14<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg14
	%vreg15<def> = NEQ %vreg14<kill>, %vreg13; CPURegs:%vreg15,%vreg14,%vreg13
	JC %vreg15<kill>, <BB#5>; CPURegs:%vreg15
	Jmp <BB#3>
    Successors according to CFG: BB#3(16) BB#5(16)

BB#3: derived from LLVM BB %land.lhs.true
    Predecessors according to CFG: BB#2
	%vreg16<def> = LD <fi#2>, 0; mem:LD4[%divisor.addr] CPURegs:%vreg16
	%vreg17<def> = NEQI %vreg16<kill>, -1; CPURegs:%vreg17,%vreg16
	JC %vreg17<kill>, <BB#5>; CPURegs:%vreg17
	Jmp <BB#4>
    Successors according to CFG: BB#4(12) BB#5(20)

BB#4: derived from LLVM BB %if.then3
    Predecessors according to CFG: BB#3
	%vreg63<def> = MovGR %ZERO, 2147483647; CPURegs:%vreg63
	ST %vreg63<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg63
	Jmp <BB#22>
    Successors according to CFG: BB#22

BB#5: derived from LLVM BB %if.end4
    Predecessors according to CFG: BB#2 BB#3
	%vreg18<def> = LD <fi#2>, 0; mem:LD4[%divisor.addr] CPURegs:%vreg18
	%vreg19<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg19
	%vreg20<def> = XORu %vreg19<kill>, %vreg18<kill>; CPURegs:%vreg20,%vreg19,%vreg18
	%vreg21<def> = MovGR %ZERO, 31; CPURegs:%vreg21
	%vreg22<def> = SRL %vreg20<kill>, %vreg21; CPURegs:%vreg22,%vreg20,%vreg21
	ST %vreg22<kill>, <fi#4>, 0; mem:ST4[%negtive] CPURegs:%vreg22
	%vreg23<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg23
	%vreg24<def> = LTI %vreg23<kill>, 0; CPURegs:%vreg24,%vreg23
	JNC %vreg24<kill>, <BB#7>; CPURegs:%vreg24
	Jmp <BB#6>
    Successors according to CFG: BB#6(12) BB#7(20)

BB#6: derived from LLVM BB %cond.true
    Predecessors according to CFG: BB#5
	%vreg25<def> = MovGR %ZERO, -1; CPURegs:%vreg25
	%vreg26<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg26
	%vreg27<def> = XORu %vreg26<kill>, %vreg25<kill>; CPURegs:%vreg27,%vreg26,%vreg25
	%vreg0<def> = ADDiu %vreg27<kill>, 1; CPURegs:%vreg0,%vreg27
	Jmp <BB#8>
    Successors according to CFG: BB#8

BB#7: derived from LLVM BB %cond.false
    Predecessors according to CFG: BB#5
	%vreg1<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg1
    Successors according to CFG: BB#8

BB#8: derived from LLVM BB %cond.end
    Predecessors according to CFG: BB#7 BB#6
	%vreg2<def> = PHI %vreg1, <BB#7>, %vreg0, <BB#6>; CPURegs:%vreg2,%vreg1,%vreg0
	ST %vreg2, <fi#5>, 0; mem:ST4[%udividend] CPURegs:%vreg2
	%vreg28<def> = LD <fi#2>, 0; mem:LD4[%divisor.addr] CPURegs:%vreg28
	%vreg29<def> = LTI %vreg28<kill>, 0; CPURegs:%vreg29,%vreg28
	JNC %vreg29<kill>, <BB#10>; CPURegs:%vreg29
	Jmp <BB#9>
    Successors according to CFG: BB#9(12) BB#10(20)

BB#9: derived from LLVM BB %cond.true10
    Predecessors according to CFG: BB#8
	%vreg30<def> = MovGR %ZERO, -1; CPURegs:%vreg30
	%vreg31<def> = LD <fi#2>, 0; mem:LD4[%divisor.addr] CPURegs:%vreg31
	%vreg32<def> = XORu %vreg31<kill>, %vreg30<kill>; CPURegs:%vreg32,%vreg31,%vreg30
	%vreg3<def> = ADDiu %vreg32<kill>, 1; CPURegs:%vreg3,%vreg32
	Jmp <BB#11>
    Successors according to CFG: BB#11

BB#10: derived from LLVM BB %cond.false13
    Predecessors according to CFG: BB#8
	%vreg4<def> = LD <fi#2>, 0; mem:LD4[%divisor.addr] CPURegs:%vreg4
    Successors according to CFG: BB#11

BB#11: derived from LLVM BB %cond.end14
    Predecessors according to CFG: BB#10 BB#9
	%vreg5<def> = PHI %vreg4, <BB#10>, %vreg3, <BB#9>; CPURegs:%vreg5,%vreg4,%vreg3
	ST %vreg5, <fi#6>, 0; mem:ST4[%udivisor] CPURegs:%vreg5
	%vreg33<def> = MovGR %ZERO, 0; CPURegs:%vreg33
	ST %vreg33, <fi#7>, 0; mem:ST4[%res] CPURegs:%vreg33
	ST %vreg21, <fi#3>, 0; mem:ST4[%i] CPURegs:%vreg21
    Successors according to CFG: BB#12

BB#12: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#11 BB#15
	%vreg36<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg36
	%vreg37<def> = LT %vreg36<kill>, %vreg33; CPURegs:%vreg37,%vreg36,%vreg33
	JC %vreg37<kill>, <BB#16>; CPURegs:%vreg37
	Jmp <BB#13>
    Successors according to CFG: BB#13(124) BB#16(4)

BB#13: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#12
	%vreg46<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg46
	%vreg47<def> = LD <fi#5>, 0; mem:LD4[%udividend] CPURegs:%vreg47
	%vreg48<def> = SRL %vreg47<kill>, %vreg46<kill>; CPURegs:%vreg48,%vreg47,%vreg46
	%vreg49<def> = LD <fi#6>, 0; mem:LD4[%udivisor] CPURegs:%vreg49
	%vreg50<def> = LTU %vreg48<kill>, %vreg49<kill>; CPURegs:%vreg50,%vreg48,%vreg49
	JC %vreg50<kill>, <BB#15>; CPURegs:%vreg50
	Jmp <BB#14>
    Successors according to CFG: BB#14(16) BB#15(16)

BB#14: derived from LLVM BB %if.then20
    Predecessors according to CFG: BB#13
	%vreg51<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg51
	%vreg52<def> = MovGR %ZERO, 1; CPURegs:%vreg52
	%vreg53<def> = SHL %vreg52<kill>, %vreg51<kill>; CPURegs:%vreg53,%vreg52,%vreg51
	%vreg54<def> = LD <fi#7>, 0; mem:LD4[%res] CPURegs:%vreg54
	%vreg55<def> = ORu %vreg54<kill>, %vreg53<kill>; CPURegs:%vreg55,%vreg54,%vreg53
	ST %vreg55<kill>, <fi#7>, 0; mem:ST4[%res] CPURegs:%vreg55
	%vreg56<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg56
	%vreg57<def> = LD <fi#6>, 0; mem:LD4[%udivisor] CPURegs:%vreg57
	%vreg58<def> = SHL %vreg57<kill>, %vreg56<kill>; CPURegs:%vreg58,%vreg57,%vreg56
	%vreg59<def> = LD <fi#5>, 0; mem:LD4[%udividend] CPURegs:%vreg59
	%vreg60<def> = SUBu %vreg59<kill>, %vreg58<kill>; CPURegs:%vreg60,%vreg59,%vreg58
	ST %vreg60<kill>, <fi#5>, 0; mem:ST4[%udividend] CPURegs:%vreg60
    Successors according to CFG: BB#15

BB#15: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#13 BB#14
	%vreg61<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg61
	%vreg62<def> = ADDiu %vreg61<kill>, -1; CPURegs:%vreg62,%vreg61
	ST %vreg62<kill>, <fi#3>, 0; mem:ST4[%i] CPURegs:%vreg62
	Jmp <BB#12>
    Successors according to CFG: BB#12

BB#16: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#12
	%vreg39<def> = LD <fi#7>, 0; mem:LD4[%res] CPURegs:%vreg39
	%vreg40<def> = NEQ %vreg39<kill>, %vreg13; CPURegs:%vreg40,%vreg39,%vreg13
	JC %vreg40<kill>, <BB#18>; CPURegs:%vreg40
	Jmp <BB#17>
    Successors according to CFG: BB#17(16) BB#18(16)

BB#17: derived from LLVM BB %if.then25
    Predecessors according to CFG: BB#16
	ST %vreg13, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg13
	Jmp <BB#22>
    Successors according to CFG: BB#22

BB#18: derived from LLVM BB %if.else
    Predecessors according to CFG: BB#16
	%vreg41<def> = LD <fi#4>, 0; mem:LD4[%negtive] CPURegs:%vreg41
	%vreg42<def> = EQI %vreg41<kill>, 0; CPURegs:%vreg42,%vreg41
	JC %vreg42<kill>, <BB#20>; CPURegs:%vreg42
	Jmp <BB#19>
    Successors according to CFG: BB#19(20) BB#20(12)

BB#19: derived from LLVM BB %cond.true26
    Predecessors according to CFG: BB#18
	%vreg43<def> = LD <fi#7>, 0; mem:LD4[%res] CPURegs:%vreg43
	%vreg6<def> = SUBu %vreg33, %vreg43<kill>; CPURegs:%vreg6,%vreg33,%vreg43
	Jmp <BB#21>
    Successors according to CFG: BB#21

BB#20: derived from LLVM BB %cond.false28
    Predecessors according to CFG: BB#18
	%vreg7<def> = LD <fi#7>, 0; mem:LD4[%res] CPURegs:%vreg7
    Successors according to CFG: BB#21

BB#21: derived from LLVM BB %cond.end29
    Predecessors according to CFG: BB#20 BB#19
	%vreg8<def> = PHI %vreg7, <BB#20>, %vreg6, <BB#19>; CPURegs:%vreg8,%vreg7,%vreg6
	ST %vreg8, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg8
    Successors according to CFG: BB#22

BB#22: derived from LLVM BB %return
    Predecessors according to CFG: BB#21 BB#17 BB#4 BB#1
	%vreg65<def> = LD <fi#0>, 0; mem:LD4[%retval] CPURegs:%vreg65
	%V0<def> = COPY %vreg65; CPURegs:%vreg65
	RetLR %V0<imp-use>

# End machine code for function __dsp_i32sdiv.


#####==========stderr_obj==========#####:
Pass Arguments:  -targetlibinfo -datalayout -jump-instr-table-info -notti -basictti -targetpassconfig -no-aa -tbaa -basicaa -collector-metadata -machinemoduleinfo -machine-branch-prob -jump-instr-tables -verify -verify-di -domtree -loops -loop-simplify -scalar-evolution -iv-users -loop-reduce -gc-lowering -unreachableblockelim -consthoist -codegenprepare -verify-di -stack-protector -verify -domtree -loops -branch-prob -expand-isel-pseudos -tailduplication -opt-phis -machinedomtree -slotindexes -stack-coloring -localstackalloc -dead-mi-elimination -machinedomtree -machine-loops -machinelicm -machine-cse -machine-sink -peephole-opts -machinedomtree -machine-loops -hwloops -processimpdefs -unreachable-mbb-elimination -livevars -machinedomtree -machine-loops -phi-node-elimination -twoaddressinstruction -slotindexes -liveintervals -simple-register-coalescing -machine-block-freq -livedebugvars -livestacks -virtregmap -liveregmatrix -edge-bundles -spill-code-placement -virtregrewriter -stack-slot-coloring -machinelicm -prologepilog -branch-folder -tailduplication -machine-cp -postrapseudos -machinedomtree -machine-loops -post-RA-sched -gc-analysis -machine-block-freq -block-placement2 -machinedomtree -machine-loops -packets -hwloopsfixup -stackmap-liveness
Target Library Information
Data Layout
Jump-Instruction Table Info
No target information
Target independent code generator's TTI
Target Pass Configuration
No Alias Analysis (always returns 'may' alias)
Type-Based Alias Analysis
Basic Alias Analysis (stateless AA impl)
Create Garbage Collector Module Metadata
Machine Module Information
Machine Branch Probability Analysis
  ModulePass Manager
    Jump-Instruction Tables
    FunctionPass Manager
      Module Verifier
    Debug Info Verifier
    FunctionPass Manager
      Dominator Tree Construction
      Natural Loop Information
      Canonicalize natural loops
      Scalar Evolution Analysis
      Loop Pass Manager
        Induction Variable Users
        Loop Strength Reduction
      Lower Garbage Collection Instructions
      Remove unreachable blocks from the CFG
      Constant Hoisting
      CodeGen Prepare
      Exception handling preparation
    Debug Info Verifier
    FunctionPass Manager
      Insert stack protectors
      Module Verifier
      Machine Function Analysis
      Dominator Tree Construction
      Natural Loop Information
      Branch Probability Analysis
      DSP DAG->DAG Pattern Instruction Selection
      Expand ISel Pseudo-instructions
      Tail Duplication
      Optimize machine instruction PHIs
      MachineDominator Tree Construction
      Slot index numbering
      Merge disjoint stack slots
      Local Stack Slot Allocation
      Remove dead machine instructions
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Machine Loop Invariant Code Motion
      Machine Common Subexpression Elimination
      Machine code sinking
      Peephole Optimizations
      DSP handle CC
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Hardware Loops
      Process Implicit Definitions
      Remove unreachable machine basic blocks
      Live Variable Analysis
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Eliminate PHI nodes for register allocation
      Two-Address instruction pass
      Slot index numbering
      Live Interval Analysis
      Simple Register Coalescing
      Machine Block Frequency Analysis
      Debug Variable Analysis
      Live Stack Slot Analysis
      Virtual Register Map
      Live Register Matrix
      Bundle Machine CFG Edges
      Spill Code Placement Analysis
      Greedy Register Allocator
      Virtual Register Rewriter
      Stack Slot Coloring
      Machine Loop Invariant Code Motion
      Prologue/Epilogue Insertion & Frame Finalization
      Control Flow Optimizer
      Tail Duplication
      Machine Copy Propagation Pass
      Post-RA pseudo instruction expansion pass
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Post RA top-down list latency scheduler
      Analyze Machine Code For Garbage Collection
      Machine Block Frequency Analysis
      Branch Probability Basic Block Placement
      DSP Del Useless jmp
      DSP Delay Slot Filler
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Packetizer
      DSP VLIWBundlerDrive
      DSP Hardware Loop Fixup
      StackMap Liveness Analysis
      dsp assembly printer
# Machine code for function __dsp_i32sdiv: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=4, align=4, at location [SP]
  fi#6: size=4, align=4, at location [SP]
  fi#7: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg9, %A1 in %vreg10

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg10<def> = COPY %A1; CPURegs:%vreg10
	%vreg9<def> = COPY %A0; CPURegs:%vreg9
	ST %vreg9, <fi#1>, 0; mem:ST4[%dividend.addr] CPURegs:%vreg9
	ST %vreg10, <fi#2>, 0; mem:ST4[%divisor.addr] CPURegs:%vreg10
	%vreg11<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg11
	%vreg12<def> = NEQI %vreg11<kill>, 0; CPURegs:%vreg12,%vreg11
	JC %vreg12<kill>, <BB#2>; CPURegs:%vreg12
	Jmp <BB#1>
    Successors according to CFG: BB#1(12) BB#2(20)

BB#1: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#0
	%vreg64<def> = MovGR %ZERO, 0; CPURegs:%vreg64
	ST %vreg64<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg64
	Jmp <BB#22>
    Successors according to CFG: BB#22

BB#2: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#0
	%vreg13<def> = MovGR %ZERO, -2147483648; CPURegs:%vreg13
	%vreg14<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg14
	%vreg15<def> = NEQ %vreg14<kill>, %vreg13; CPURegs:%vreg15,%vreg14,%vreg13
	JC %vreg15<kill>, <BB#5>; CPURegs:%vreg15
	Jmp <BB#3>
    Successors according to CFG: BB#3(16) BB#5(16)

BB#3: derived from LLVM BB %land.lhs.true
    Predecessors according to CFG: BB#2
	%vreg16<def> = LD <fi#2>, 0; mem:LD4[%divisor.addr] CPURegs:%vreg16
	%vreg17<def> = NEQI %vreg16<kill>, -1; CPURegs:%vreg17,%vreg16
	JC %vreg17<kill>, <BB#5>; CPURegs:%vreg17
	Jmp <BB#4>
    Successors according to CFG: BB#4(12) BB#5(20)

BB#4: derived from LLVM BB %if.then3
    Predecessors according to CFG: BB#3
	%vreg63<def> = MovGR %ZERO, 2147483647; CPURegs:%vreg63
	ST %vreg63<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg63
	Jmp <BB#22>
    Successors according to CFG: BB#22

BB#5: derived from LLVM BB %if.end4
    Predecessors according to CFG: BB#2 BB#3
	%vreg18<def> = LD <fi#2>, 0; mem:LD4[%divisor.addr] CPURegs:%vreg18
	%vreg19<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg19
	%vreg20<def> = XORu %vreg19<kill>, %vreg18<kill>; CPURegs:%vreg20,%vreg19,%vreg18
	%vreg21<def> = MovGR %ZERO, 31; CPURegs:%vreg21
	%vreg22<def> = SRL %vreg20<kill>, %vreg21; CPURegs:%vreg22,%vreg20,%vreg21
	ST %vreg22<kill>, <fi#4>, 0; mem:ST4[%negtive] CPURegs:%vreg22
	%vreg23<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg23
	%vreg24<def> = LTI %vreg23<kill>, 0; CPURegs:%vreg24,%vreg23
	JNC %vreg24<kill>, <BB#7>; CPURegs:%vreg24
	Jmp <BB#6>
    Successors according to CFG: BB#6(12) BB#7(20)

BB#6: derived from LLVM BB %cond.true
    Predecessors according to CFG: BB#5
	%vreg25<def> = MovGR %ZERO, -1; CPURegs:%vreg25
	%vreg26<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg26
	%vreg27<def> = XORu %vreg26<kill>, %vreg25<kill>; CPURegs:%vreg27,%vreg26,%vreg25
	%vreg0<def> = ADDiu %vreg27<kill>, 1; CPURegs:%vreg0,%vreg27
	Jmp <BB#8>
    Successors according to CFG: BB#8

BB#7: derived from LLVM BB %cond.false
    Predecessors according to CFG: BB#5
	%vreg1<def> = LD <fi#1>, 0; mem:LD4[%dividend.addr] CPURegs:%vreg1
    Successors according to CFG: BB#8

BB#8: derived from LLVM BB %cond.end
    Predecessors according to CFG: BB#7 BB#6
	%vreg2<def> = PHI %vreg1, <BB#7>, %vreg0, <BB#6>; CPURegs:%vreg2,%vreg1,%vreg0
	ST %vreg2, <fi#5>, 0; mem:ST4[%udividend] CPURegs:%vreg2
	%vreg28<def> = LD <fi#2>, 0; mem:LD4[%divisor.addr] CPURegs:%vreg28
	%vreg29<def> = LTI %vreg28<kill>, 0; CPURegs:%vreg29,%vreg28
	JNC %vreg29<kill>, <BB#10>; CPURegs:%vreg29
	Jmp <BB#9>
    Successors according to CFG: BB#9(12) BB#10(20)

BB#9: derived from LLVM BB %cond.true10
    Predecessors according to CFG: BB#8
	%vreg30<def> = MovGR %ZERO, -1; CPURegs:%vreg30
	%vreg31<def> = LD <fi#2>, 0; mem:LD4[%divisor.addr] CPURegs:%vreg31
	%vreg32<def> = XORu %vreg31<kill>, %vreg30<kill>; CPURegs:%vreg32,%vreg31,%vreg30
	%vreg3<def> = ADDiu %vreg32<kill>, 1; CPURegs:%vreg3,%vreg32
	Jmp <BB#11>
    Successors according to CFG: BB#11

BB#10: derived from LLVM BB %cond.false13
    Predecessors according to CFG: BB#8
	%vreg4<def> = LD <fi#2>, 0; mem:LD4[%divisor.addr] CPURegs:%vreg4
    Successors according to CFG: BB#11

BB#11: derived from LLVM BB %cond.end14
    Predecessors according to CFG: BB#10 BB#9
	%vreg5<def> = PHI %vreg4, <BB#10>, %vreg3, <BB#9>; CPURegs:%vreg5,%vreg4,%vreg3
	ST %vreg5, <fi#6>, 0; mem:ST4[%udivisor] CPURegs:%vreg5
	%vreg33<def> = MovGR %ZERO, 0; CPURegs:%vreg33
	ST %vreg33, <fi#7>, 0; mem:ST4[%res] CPURegs:%vreg33
	ST %vreg21, <fi#3>, 0; mem:ST4[%i] CPURegs:%vreg21
    Successors according to CFG: BB#12

BB#12: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#11 BB#15
	%vreg36<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg36
	%vreg37<def> = LT %vreg36<kill>, %vreg33; CPURegs:%vreg37,%vreg36,%vreg33
	JC %vreg37<kill>, <BB#16>; CPURegs:%vreg37
	Jmp <BB#13>
    Successors according to CFG: BB#13(124) BB#16(4)

BB#13: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#12
	%vreg46<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg46
	%vreg47<def> = LD <fi#5>, 0; mem:LD4[%udividend] CPURegs:%vreg47
	%vreg48<def> = SRL %vreg47<kill>, %vreg46<kill>; CPURegs:%vreg48,%vreg47,%vreg46
	%vreg49<def> = LD <fi#6>, 0; mem:LD4[%udivisor] CPURegs:%vreg49
	%vreg50<def> = LTU %vreg48<kill>, %vreg49<kill>; CPURegs:%vreg50,%vreg48,%vreg49
	JC %vreg50<kill>, <BB#15>; CPURegs:%vreg50
	Jmp <BB#14>
    Successors according to CFG: BB#14(16) BB#15(16)

BB#14: derived from LLVM BB %if.then20
    Predecessors according to CFG: BB#13
	%vreg51<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg51
	%vreg52<def> = MovGR %ZERO, 1; CPURegs:%vreg52
	%vreg53<def> = SHL %vreg52<kill>, %vreg51<kill>; CPURegs:%vreg53,%vreg52,%vreg51
	%vreg54<def> = LD <fi#7>, 0; mem:LD4[%res] CPURegs:%vreg54
	%vreg55<def> = ORu %vreg54<kill>, %vreg53<kill>; CPURegs:%vreg55,%vreg54,%vreg53
	ST %vreg55<kill>, <fi#7>, 0; mem:ST4[%res] CPURegs:%vreg55
	%vreg56<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg56
	%vreg57<def> = LD <fi#6>, 0; mem:LD4[%udivisor] CPURegs:%vreg57
	%vreg58<def> = SHL %vreg57<kill>, %vreg56<kill>; CPURegs:%vreg58,%vreg57,%vreg56
	%vreg59<def> = LD <fi#5>, 0; mem:LD4[%udividend] CPURegs:%vreg59
	%vreg60<def> = SUBu %vreg59<kill>, %vreg58<kill>; CPURegs:%vreg60,%vreg59,%vreg58
	ST %vreg60<kill>, <fi#5>, 0; mem:ST4[%udividend] CPURegs:%vreg60
    Successors according to CFG: BB#15

BB#15: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#13 BB#14
	%vreg61<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg61
	%vreg62<def> = ADDiu %vreg61<kill>, -1; CPURegs:%vreg62,%vreg61
	ST %vreg62<kill>, <fi#3>, 0; mem:ST4[%i] CPURegs:%vreg62
	Jmp <BB#12>
    Successors according to CFG: BB#12

BB#16: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#12
	%vreg39<def> = LD <fi#7>, 0; mem:LD4[%res] CPURegs:%vreg39
	%vreg40<def> = NEQ %vreg39<kill>, %vreg13; CPURegs:%vreg40,%vreg39,%vreg13
	JC %vreg40<kill>, <BB#18>; CPURegs:%vreg40
	Jmp <BB#17>
    Successors according to CFG: BB#17(16) BB#18(16)

BB#17: derived from LLVM BB %if.then25
    Predecessors according to CFG: BB#16
	ST %vreg13, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg13
	Jmp <BB#22>
    Successors according to CFG: BB#22

BB#18: derived from LLVM BB %if.else
    Predecessors according to CFG: BB#16
	%vreg41<def> = LD <fi#4>, 0; mem:LD4[%negtive] CPURegs:%vreg41
	%vreg42<def> = EQI %vreg41<kill>, 0; CPURegs:%vreg42,%vreg41
	JC %vreg42<kill>, <BB#20>; CPURegs:%vreg42
	Jmp <BB#19>
    Successors according to CFG: BB#19(20) BB#20(12)

BB#19: derived from LLVM BB %cond.true26
    Predecessors according to CFG: BB#18
	%vreg43<def> = LD <fi#7>, 0; mem:LD4[%res] CPURegs:%vreg43
	%vreg6<def> = SUBu %vreg33, %vreg43<kill>; CPURegs:%vreg6,%vreg33,%vreg43
	Jmp <BB#21>
    Successors according to CFG: BB#21

BB#20: derived from LLVM BB %cond.false28
    Predecessors according to CFG: BB#18
	%vreg7<def> = LD <fi#7>, 0; mem:LD4[%res] CPURegs:%vreg7
    Successors according to CFG: BB#21

BB#21: derived from LLVM BB %cond.end29
    Predecessors according to CFG: BB#20 BB#19
	%vreg8<def> = PHI %vreg7, <BB#20>, %vreg6, <BB#19>; CPURegs:%vreg8,%vreg7,%vreg6
	ST %vreg8, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg8
    Successors according to CFG: BB#22

BB#22: derived from LLVM BB %return
    Predecessors according to CFG: BB#21 BB#17 BB#4 BB#1
	%vreg65<def> = LD <fi#0>, 0; mem:LD4[%retval] CPURegs:%vreg65
	%V0<def> = COPY %vreg65; CPURegs:%vreg65
	RetLR %V0<imp-use>

# End machine code for function __dsp_i32sdiv.

