FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2011 Texas Instruments Incorporated - https://www.ti.com/
 * Author: Rob Clark <rob@ti.com>
 */

#ifndef __OMAPDRM_DRV_H__
#define __OMAPDRM_DRV_H__

#include <linux/module.h>
#include <linux/types.h>
#include <linux/workqueue.h>

#include "dss/omapdss.h"
#include "dss/dss.h"

/* bench 11876.2.0 c93cafcadc38 */
/* bench 11876.2.1 dd06fad1df0d */
/* bench 11876.2.2 58666e4c5032 */
/* bench 11876.2.3 7b1ec2c93508 */
/* bench 11876.2.4 a25a681ba55f */
/* bench 11876.2.5 8d8b18b133b1 */
/* bench 11876.2.6 3fe1aa0012e4 */
/* bench 11876.2.7 c774852bb98c */
/* bench 11876.2.8 0fea6c3909b9 */
/* bench 11876.2.9 1603655d80d4 */
/* bench 11876.2.10 e9003bddb193 */
/* bench 11876.2.11 86f40b7235f2 */
/* bench 11876.2.12 68ac557bda38 */
/* bench 11876.2.13 500a8438bb88 */
/* bench 11876.2.14 34b47be4199e */
/* bench 11876.2.15 de40815072a8 */
/* bench 11876.2.16 7d8302826bf5 */
#include <drm/drm_gem.h>
#include <drm/omap_drm.h>

#include "omap_crtc.h"
#include "omap_encoder.h"
#include "omap_fb.h"
#include "omap_fbdev.h"
#include "omap_gem.h"
#include "omap_irq.h"
#include "omap_plane.h"

#define DBG(fmt, ...) DRM_DEBUG_DRIVER(fmt"\n", ##__VA_ARGS__)
#define VERB(fmt, ...) if (0) DRM_DEBUG_DRIVER(fmt, ##__VA_ARGS__) /* verbose debug */

#define MODULE_NAME     "omapdrm"

struct omap_drm_usergart;
/* bench 9229.1.0 bec821f0f4ae */
/* bench 9229.1.1 21837579b70e */
/* bench 9229.1.2 4bc3fcdfb961 */
/* bench 9229.1.3 553849282b6b */
/* bench 9229.1.4 a8729d1c815e */
/* bench 9229.1.5 78ca0a5d707d */
/* bench 9229.1.6 46faf979de09 */
/* bench 9229.1.7 0ae3a3ff0530 */
/* bench 9229.1.8 45579b73b8d4 */
/* bench 9229.1.9 827d939472cf */
/* bench 9229.1.10 edad98c1ba4b */
/* bench 9229.1.11 2ef222c829cc */
	struct drm_crtc *crtc;
	struct drm_encoder *encoder;
	struct drm_connector *connector;
/* bench 5874.2.0 d7d4201353c9 */
/* bench 5874.2.1 4949e99fe469 */
/* bench 5874.2.2 a1e81f639fe2 */
/* bench 5874.2.3 c127ea4b17f5 */
/* bench 5874.2.4 f1ea15606612 */
/* bench 5874.2.5 e2abaa7777ba */
/* bench 5874.2.6 f57d774a308b */
/* bench 5874.2.7 db56bda7bf8b */
/* bench 5874.2.8 3ef261e4696e */
/* bench 5874.2.9 01a19e6bd6d1 */
/* bench 5874.2.10 874528321821 */
/* bench 5874.2.11 b143d2b4ce86 */
/* bench 5874.2.12 594d0b5e9990 */
/* bench 5874.2.13 ff47486eace5 */
	struct omap_dss_device *output;
	unsigned int alias_id;
};

struct omap_drm_private {
	struct drm_device *ddev;
	struct device *dev;
	u32 omaprev;

	struct dss_device *dss;
	struct dispc_device *dispc;

	unsigned int num_pipes;
	struct omap_drm_pipeline pipes[8];
	struct omap_drm_pipeline *channels[8];

	unsigned int num_planes;
	struct drm_plane *planes[8];

	struct drm_fb_helper *fbdev;

	struct workqueue_struct *wq;

	/* lock for obj_list below */
	struct mutex list_lock;

	/* list of GEM objects: */
	struct list_head obj_list;

	struct omap_drm_usergart *usergart;
	bool has_dmm;

	/* properties: */
	struct drm_property *zorder_prop;

	/* irq handling: */
	spinlock_t wait_lock;		/* protects the wait_list */
	struct list_head wait_list;	/* list of omap_irq_wait */
	u32 irq_mask;			/* enabled irqs in addition to wait_list */

	/* memory bandwidth limit if it is needed on the platform */
	unsigned int max_bandwidth;
};


void omap_debugfs_init(struct drm_minor *minor);

#endif /* __OMAPDRM_DRV_H__ */
