# RISC-V-


DAY 3:

We were trained on transcation level verilog and asked us to implement different logic gates and build a calculator with validty recall and memory.




Calculator logic

<img width="1470" alt="Synthesized RTL" src="/Combinational%20scriucits/Calculator/Code.png">
<img width="1470" alt="Synthesized RTL" src="/Combinational%20scriucits/Calculator/Waveform.png">


Sequential Logic

<img width="1470" alt="Synthesized RTL" src="/Seqlogic/SeqCalcultor.png">
<img width="1470" alt="Synthesized RTL" src="/Seqlogic/Waveform.png">
