\hypertarget{rv5s__id__vm_8h}{}\doxysection{include/vm/rv5s/rv5s\+\_\+id\+\_\+vm.h File Reference}
\label{rv5s__id__vm_8h}\index{include/vm/rv5s/rv5s\_id\_vm.h@{include/vm/rv5s/rv5s\_id\_vm.h}}


Definition of the 5-\/stage pipelined RISC-\/V VM where Branch Comparison happens in the ID stage.  


{\ttfamily \#include \char`\"{}vm/vm\+\_\+base.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}vm/rv5s/btb.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}vm/rv5s/pipeline\+\_\+registers.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}vm/rv5s/rv5s\+\_\+control\+\_\+unit.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}vm/rv5s/rv5s\+\_\+hazard\+\_\+unit.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}vm/rv5s/rv5s\+\_\+forwarding\+\_\+unit.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}vm/rv5s/branch\+\_\+prediction/i\+\_\+branch\+\_\+predictor.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}config.\+h\char`\"{}}\newline
{\ttfamily \#include $<$cstdint$>$}\newline
{\ttfamily \#include $<$iostream$>$}\newline
{\ttfamily \#include $<$string$>$}\newline
Include dependency graph for rv5s\+\_\+id\+\_\+vm.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{rv5s__id__vm_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{rv5s__id__vm_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classRV5SIDVM}{RV5\+SIDVM}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Definition of the 5-\/stage pipelined RISC-\/V VM where Branch Comparison happens in the ID stage. 

