$date
  Fri Mar 24 11:42:47 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module alu_tb $end
$var reg 16 ! a[15:0] $end
$var reg 16 " b[15:0] $end
$var reg 16 # ans[15:0] $end
$var reg 1 $ s0 $end
$var reg 1 % s1 $end
$var reg 1 & rp_zero $end
$scope module alu_0 $end
$var reg 16 ' a[15:0] $end
$var reg 16 ( b[15:0] $end
$var reg 1 ) s0 $end
$var reg 1 * s1 $end
$var reg 1 + rp_zero $end
$var reg 16 , ans[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
b0000000000000000 "
b0000000000000000 #
0$
1%
1&
b0000000000000000 '
b0000000000000000 (
0)
1*
1+
b0000000000000000 ,
#20000
b0000000000000100 !
b0000000000000010 "
b0000000000000110 #
1$
0%
0&
b0000000000000100 '
b0000000000000010 (
1)
0*
0+
b0000000000000110 ,
