

================================================================
== Vivado HLS Report for 'data_redir_m'
================================================================
* Date:           Sun Dec 20 18:50:40 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        rendering
* Solution:       data_redir_m
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.295|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:911]   --->   Operation 9 'read' 'tmp_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:912]   --->   Operation 10 'read' 'tmp_V_9' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.18>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_V_10 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:913]   --->   Operation 11 'read' 'tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (8.18ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8 } @projection_odd_m(i32 %tmp_V, i32 %tmp_V_9, i32 %tmp_V_10)" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 12 'call' 'call_ret' <Predicate = true> <Delay = 8.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%triangle_2ds_1_x0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 13 'extractvalue' 'triangle_2ds_1_x0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%triangle_2ds_1_y0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 14 'extractvalue' 'triangle_2ds_1_y0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%triangle_2ds_1_x1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 15 'extractvalue' 'triangle_2ds_1_x1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%triangle_2ds_1_y1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 16 'extractvalue' 'triangle_2ds_1_y1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%triangle_2ds_1_x2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 17 'extractvalue' 'triangle_2ds_1_x2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%triangle_2ds_1_y2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 18 'extractvalue' 'triangle_2ds_1_y2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%triangle_2ds_1_z_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 19 'extractvalue' 'triangle_2ds_1_z_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V_11 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:930]   --->   Operation 20 'read' 'tmp_V_11' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_V_12 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:931]   --->   Operation 21 'read' 'tmp_V_12' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.18>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_V_13 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:932]   --->   Operation 22 'read' 'tmp_V_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (8.18ns)   --->   "%call_ret1 = call fastcc { i8, i8, i8, i8, i8, i8, i8 } @projection_even_m(i32 %tmp_V_11, i32 %tmp_V_12, i32 %tmp_V_13)" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 23 'call' 'call_ret1' <Predicate = true> <Delay = 8.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%triangle_2ds_2_x0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 0" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 24 'extractvalue' 'triangle_2ds_2_x0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%triangle_2ds_2_y0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 1" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 25 'extractvalue' 'triangle_2ds_2_y0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%triangle_2ds_2_x1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 2" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 26 'extractvalue' 'triangle_2ds_2_x1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%triangle_2ds_2_y1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 3" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 27 'extractvalue' 'triangle_2ds_2_y1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%triangle_2ds_2_x2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 4" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 28 'extractvalue' 'triangle_2ds_2_x2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%triangle_2ds_2_y2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 5" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 29 'extractvalue' 'triangle_2ds_2_y2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%triangle_2ds_2_z_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 6" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 30 'extractvalue' 'triangle_2ds_2_z_V' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.29>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%data_redir_m_in_1_lo = load i32* @data_redir_m_in_1, align 4" [../c_src/sdsoc/rendering.cpp:907]   --->   Operation 31 'load' 'data_redir_m_in_1_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (2.55ns)   --->   "%data_redir_m_in_1_lo_1 = add nsw i32 %data_redir_m_in_1_lo, 3" [../c_src/sdsoc/rendering.cpp:907]   --->   Operation 32 'add' 'data_redir_m_in_1_lo_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 33 [1/1] (1.76ns)   --->   "store i32 %data_redir_m_in_1_lo_1, i32* @data_redir_m_in_1, align 4" [../c_src/sdsoc/rendering.cpp:907]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.76>
ST_7 : Operation 34 [2/2] (8.29ns)   --->   "call fastcc void @rasterization1_odd_m(i8 %triangle_2ds_1_x0_V, i8 %triangle_2ds_1_y0_V, i8 %triangle_2ds_1_x1_V, i8 %triangle_2ds_1_y1_V, i8 %triangle_2ds_1_x2_V, i8 %triangle_2ds_1_y2_V, i8 %triangle_2ds_1_z_V, i32* %Output_1_V_V)" [../c_src/sdsoc/rendering.cpp:920]   --->   Operation 34 'call' <Predicate = true> <Delay = 8.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 35 [2/2] (8.29ns)   --->   "call fastcc void @rasterization1_even_(i8 %triangle_2ds_2_x0_V, i8 %triangle_2ds_2_y0_V, i8 %triangle_2ds_2_x1_V, i8 %triangle_2ds_2_y1_V, i8 %triangle_2ds_2_x2_V, i8 %triangle_2ds_2_y2_V, i8 %triangle_2ds_2_z_V, i32* %Output_2_V_V)" [../c_src/sdsoc/rendering.cpp:940]   --->   Operation 35 'call' <Predicate = true> <Delay = 8.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.29>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Input_1_V_V), !map !332"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_1_V_V), !map !336"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_2_V_V), !map !340"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @data_redir_m_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:891]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:892]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_2_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:893]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/2] (8.29ns)   --->   "call fastcc void @rasterization1_odd_m(i8 %triangle_2ds_1_x0_V, i8 %triangle_2ds_1_y0_V, i8 %triangle_2ds_1_x1_V, i8 %triangle_2ds_1_y1_V, i8 %triangle_2ds_1_x2_V, i8 %triangle_2ds_1_y2_V, i8 %triangle_2ds_1_z_V, i32* %Output_1_V_V)" [../c_src/sdsoc/rendering.cpp:920]   --->   Operation 43 'call' <Predicate = true> <Delay = 8.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 44 [1/1] (2.55ns)   --->   "%data_redir_m_in_1_as = add nsw i32 %data_redir_m_in_1_lo, 6" [../c_src/sdsoc/rendering.cpp:927]   --->   Operation 44 'add' 'data_redir_m_in_1_as' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (1.76ns)   --->   "store i32 %data_redir_m_in_1_as, i32* @data_redir_m_in_1, align 4" [../c_src/sdsoc/rendering.cpp:927]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 46 [1/2] (8.29ns)   --->   "call fastcc void @rasterization1_even_(i8 %triangle_2ds_2_x0_V, i8 %triangle_2ds_2_y0_V, i8 %triangle_2ds_2_x1_V, i8 %triangle_2ds_2_y1_V, i8 %triangle_2ds_2_x2_V, i8 %triangle_2ds_2_y2_V, i8 %triangle_2ds_2_z_V, i32* %Output_2_V_V)" [../c_src/sdsoc/rendering.cpp:940]   --->   Operation 46 'call' <Predicate = true> <Delay = 8.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [../c_src/sdsoc/rendering.cpp:943]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 8.19ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (../c_src/sdsoc/rendering.cpp:913) [31]  (0 ns)
	'call' operation ('call_ret', ../c_src/sdsoc/rendering.cpp:914) to 'projection_odd_m' [32]  (8.19 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 8.19ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (../c_src/sdsoc/rendering.cpp:932) [45]  (0 ns)
	'call' operation ('call_ret1', ../c_src/sdsoc/rendering.cpp:933) to 'projection_even_m' [46]  (8.19 ns)

 <State 7>: 8.29ns
The critical path consists of the following:
	'call' operation (../c_src/sdsoc/rendering.cpp:920) to 'rasterization1_odd_m' [40]  (8.29 ns)

 <State 8>: 8.29ns
The critical path consists of the following:
	'call' operation (../c_src/sdsoc/rendering.cpp:920) to 'rasterization1_odd_m' [40]  (8.29 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
