<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3770" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3770{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3770{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3770{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3770{left:69px;bottom:1084px;}
#t5_3770{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3770{left:95px;bottom:1071px;letter-spacing:-0.32px;word-spacing:0.37px;}
#t7_3770{left:69px;bottom:1045px;}
#t8_3770{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_3770{left:69px;bottom:1024px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3770{left:69px;bottom:999px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tb_3770{left:69px;bottom:496px;letter-spacing:-0.2px;word-spacing:-0.31px;}
#tc_3770{left:69px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_3770{left:69px;bottom:259px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#te_3770{left:69px;bottom:242px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tf_3770{left:69px;bottom:216px;}
#tg_3770{left:95px;bottom:219px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#th_3770{left:95px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ti_3770{left:69px;bottom:176px;}
#tj_3770{left:95px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_3770{left:95px;bottom:163px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tl_3770{left:69px;bottom:136px;}
#tm_3770{left:95px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_3770{left:95px;bottom:123px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_3770{left:120px;bottom:955px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tp_3770{left:216px;bottom:955px;letter-spacing:0.14px;}
#tq_3770{left:75px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tr_3770{left:212px;bottom:932px;letter-spacing:-0.14px;}
#ts_3770{left:273px;bottom:932px;letter-spacing:-0.13px;}
#tt_3770{left:75px;bottom:907px;letter-spacing:-0.14px;}
#tu_3770{left:212px;bottom:907px;letter-spacing:-0.18px;}
#tv_3770{left:273px;bottom:907px;letter-spacing:-0.12px;}
#tw_3770{left:75px;bottom:883px;letter-spacing:-0.14px;}
#tx_3770{left:212px;bottom:883px;letter-spacing:-0.18px;}
#ty_3770{left:273px;bottom:883px;letter-spacing:-0.11px;}
#tz_3770{left:75px;bottom:859px;letter-spacing:-0.12px;}
#t10_3770{left:212px;bottom:859px;letter-spacing:-0.17px;}
#t11_3770{left:273px;bottom:859px;letter-spacing:-0.11px;}
#t12_3770{left:752px;bottom:865px;}
#t13_3770{left:758px;bottom:859px;letter-spacing:-0.1px;}
#t14_3770{left:273px;bottom:842px;letter-spacing:-0.11px;}
#t15_3770{left:70px;bottom:556px;letter-spacing:-0.14px;}
#t16_3770{left:69px;bottom:537px;letter-spacing:-0.11px;}
#t17_3770{left:75px;bottom:817px;letter-spacing:-0.13px;}
#t18_3770{left:212px;bottom:817px;letter-spacing:-0.17px;}
#t19_3770{left:273px;bottom:817px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1a_3770{left:273px;bottom:800px;letter-spacing:-0.11px;}
#t1b_3770{left:75px;bottom:776px;letter-spacing:-0.13px;}
#t1c_3770{left:212px;bottom:776px;letter-spacing:-0.15px;}
#t1d_3770{left:273px;bottom:776px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t1e_3770{left:273px;bottom:759px;letter-spacing:-0.11px;}
#t1f_3770{left:75px;bottom:735px;letter-spacing:-0.13px;}
#t1g_3770{left:212px;bottom:735px;letter-spacing:-0.15px;}
#t1h_3770{left:273px;bottom:735px;letter-spacing:-0.11px;}
#t1i_3770{left:273px;bottom:718px;letter-spacing:-0.11px;}
#t1j_3770{left:75px;bottom:694px;letter-spacing:-0.14px;}
#t1k_3770{left:212px;bottom:694px;letter-spacing:-0.14px;}
#t1l_3770{left:273px;bottom:694px;letter-spacing:-0.11px;}
#t1m_3770{left:273px;bottom:677px;letter-spacing:-0.11px;}
#t1n_3770{left:273px;bottom:660px;letter-spacing:-0.12px;}
#t1o_3770{left:273px;bottom:639px;letter-spacing:-0.11px;}
#t1p_3770{left:273px;bottom:622px;letter-spacing:-0.11px;}
#t1q_3770{left:273px;bottom:600px;letter-spacing:-0.11px;}
#t1r_3770{left:273px;bottom:584px;letter-spacing:-0.12px;}
#t1s_3770{left:308px;bottom:451px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1t_3770{left:403px;bottom:451px;letter-spacing:0.15px;word-spacing:0.02px;}
#t1u_3770{left:77px;bottom:429px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1v_3770{left:235px;bottom:429px;letter-spacing:-0.12px;}
#t1w_3770{left:289px;bottom:429px;letter-spacing:-0.12px;}
#t1x_3770{left:77px;bottom:404px;letter-spacing:-0.15px;}
#t1y_3770{left:235px;bottom:404px;letter-spacing:-0.1px;}
#t1z_3770{left:289px;bottom:404px;letter-spacing:-0.11px;}
#t20_3770{left:750px;bottom:404px;letter-spacing:-0.32px;word-spacing:0.37px;}
#t21_3770{left:77px;bottom:380px;letter-spacing:-0.13px;}
#t22_3770{left:235px;bottom:380px;letter-spacing:-0.14px;}
#t23_3770{left:288px;bottom:380px;letter-spacing:-0.11px;}
#t24_3770{left:289px;bottom:363px;letter-spacing:-0.13px;}
#t25_3770{left:77px;bottom:338px;letter-spacing:-0.14px;}
#t26_3770{left:235px;bottom:338px;letter-spacing:-0.14px;}
#t27_3770{left:288px;bottom:338px;letter-spacing:-0.12px;}
#t28_3770{left:77px;bottom:314px;letter-spacing:-0.13px;}
#t29_3770{left:235px;bottom:314px;letter-spacing:-0.11px;}
#t2a_3770{left:289px;bottom:314px;letter-spacing:-0.12px;}

.s1_3770{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3770{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3770{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3770{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3770{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3770{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3770{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3770{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3770{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3770" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3770Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3770" style="-webkit-user-select: none;"><object width="935" height="1210" data="3770/3770.svg" type="image/svg+xml" id="pdf3770" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3770" class="t s1_3770">20-62 </span><span id="t2_3770" class="t s1_3770">Vol. 3B </span>
<span id="t3_3770" class="t s2_3770">PERFORMANCE MONITORING </span>
<span id="t4_3770" class="t s3_3770">• </span><span id="t5_3770" class="t s4_3770">This event employs a new MSR, MSR_PEBS_FRONTEND, to specify the supported frontend event details, see </span>
<span id="t6_3770" class="t s4_3770">Table 20-38. </span>
<span id="t7_3770" class="t s3_3770">• </span><span id="t8_3770" class="t s4_3770">If precise information is desired, program the PEBS_EN_PMCx field of IA32_PEBS_ENABLE MSR as required. </span>
<span id="t9_3770" class="t s4_3770">Note the AnyThread field of IA32_PERFEVTSELx is ignored by the processor for the “FRONTEND_RETIRED” event. </span>
<span id="ta_3770" class="t s4_3770">The sub-event encodings supported by MSR_PEBS_FRONTEND.EVTSEL is given in Table 20-38. </span>
<span id="tb_3770" class="t s4_3770">The layout of MSR_PEBS_FRONTEND is given in Table 20-39. </span>
<span id="tc_3770" class="t s4_3770">The FRONTEND_RETIRED event is designed to help software developers identify exact instructions that caused </span>
<span id="td_3770" class="t s4_3770">front-end issues. There are some instances in which the event will, by design, the under-counting scenarios include </span>
<span id="te_3770" class="t s4_3770">the following: </span>
<span id="tf_3770" class="t s3_3770">• </span><span id="tg_3770" class="t s4_3770">The event counts only retired (non-speculative) front-end events, i.e., events from just true program execution </span>
<span id="th_3770" class="t s4_3770">path are counted. </span>
<span id="ti_3770" class="t s3_3770">• </span><span id="tj_3770" class="t s4_3770">The event will count once per cacheline (at most). If a cacheline contains multiple instructions which caused </span>
<span id="tk_3770" class="t s4_3770">front-end misses, the count will be only 1 for that line. </span>
<span id="tl_3770" class="t s3_3770">• </span><span id="tm_3770" class="t s4_3770">If the multibyte sequence of an instruction spans across two cachelines and causes a miss it will be recorded </span>
<span id="tn_3770" class="t s4_3770">once. If there were additional misses in the second cacheline, they will not be counted separately. </span>
<span id="to_3770" class="t s5_3770">Table 20-38. </span><span id="tp_3770" class="t s5_3770">FrontEnd_Retired Sub-Event Encodings Supported by MSR_PEBS_FRONTEND.EVTSEL </span>
<span id="tq_3770" class="t s6_3770">Sub-Event Name </span><span id="tr_3770" class="t s6_3770">EVTSEL </span><span id="ts_3770" class="t s6_3770">Description </span>
<span id="tt_3770" class="t s7_3770">ANY_DSB_MISS </span><span id="tu_3770" class="t s7_3770">1H </span><span id="tv_3770" class="t s7_3770">Retired Instructions which experienced any decode stream buffer (DSB) miss. </span>
<span id="tw_3770" class="t s7_3770">DSB_MISS </span><span id="tx_3770" class="t s7_3770">11H </span><span id="ty_3770" class="t s7_3770">Retired Instructions which experienced a DSB miss that caused a fetch starvation cycle. </span>
<span id="tz_3770" class="t s7_3770">L1I_MISS </span><span id="t10_3770" class="t s7_3770">12H </span><span id="t11_3770" class="t s7_3770">The fetch of retired Instructions which experienced Instruction L1 Cache true miss </span>
<span id="t12_3770" class="t s8_3770">1 </span>
<span id="t13_3770" class="t s7_3770">. Additional </span>
<span id="t14_3770" class="t s7_3770">requests to the same cache line as an in-flight L1I cache miss will not be counted. </span>
<span id="t15_3770" class="t s9_3770">NOTES: </span>
<span id="t16_3770" class="t s7_3770">1. A true miss is the first miss for a cacheline/page (excluding secondary misses that fall into same cacheline/page). </span>
<span id="t17_3770" class="t s7_3770">L2_MISS </span><span id="t18_3770" class="t s7_3770">13H </span><span id="t19_3770" class="t s7_3770">The fetch of retired Instructions which experienced L2 Cache true miss. Additional requests to the </span>
<span id="t1a_3770" class="t s7_3770">same cache line as an in-flight MLC cache miss will not be counted. </span>
<span id="t1b_3770" class="t s7_3770">ITLB_MISS </span><span id="t1c_3770" class="t s7_3770">14H </span><span id="t1d_3770" class="t s7_3770">The fetch of retired Instructions which experienced ITLB true miss. Additional requests to the same </span>
<span id="t1e_3770" class="t s7_3770">cache line as an in-flight ITLB miss will not be counted. </span>
<span id="t1f_3770" class="t s7_3770">STLB_MISS </span><span id="t1g_3770" class="t s7_3770">15H </span><span id="t1h_3770" class="t s7_3770">The fetch of retired Instructions which experienced STLB true miss. Additional requests to the </span>
<span id="t1i_3770" class="t s7_3770">same cache line as an in-flight STLB miss will not be counted. </span>
<span id="t1j_3770" class="t s7_3770">IDQ_READ_BUBBLES </span><span id="t1k_3770" class="t s7_3770">6H </span><span id="t1l_3770" class="t s7_3770">An IDQ read bubble is defined as any one of the 4 allocation slots of IDQ that is not filled by the </span>
<span id="t1m_3770" class="t s7_3770">front-end on any cycle where there is no back end stall. Using the threshold and latency fields in </span>
<span id="t1n_3770" class="t s7_3770">MSR_PEBS_FRONTEND allows counting of IDQ read bubbles of various magnitude and duration. </span>
<span id="t1o_3770" class="t s7_3770">Latency controls the number of cycles and Threshold controls the number of allocation slots that </span>
<span id="t1p_3770" class="t s7_3770">contain bubbles. </span>
<span id="t1q_3770" class="t s7_3770">The event counts if and only if a sequence of at least FE_LATENCY consecutive cycles contain at </span>
<span id="t1r_3770" class="t s7_3770">least FE_TRESHOLD number of bubbles each. </span>
<span id="t1s_3770" class="t s5_3770">Table 20-39. </span><span id="t1t_3770" class="t s5_3770">MSR_PEBS_FRONTEND Layout </span>
<span id="t1u_3770" class="t s6_3770">Bit Name </span><span id="t1v_3770" class="t s6_3770">Offset </span><span id="t1w_3770" class="t s6_3770">Description </span>
<span id="t1x_3770" class="t s7_3770">EVTSEL </span><span id="t1y_3770" class="t s7_3770">7:0 </span><span id="t1z_3770" class="t s7_3770">Encodes the sub-event within FrontEnd_Retired that can use PEBS facility, see </span><span id="t20_3770" class="t s4_3770">Table 20-38. </span>
<span id="t21_3770" class="t s7_3770">IDQ_Bubble_Length </span><span id="t22_3770" class="t s7_3770">19:8 </span><span id="t23_3770" class="t s7_3770">Specifies the threshold of continuously elapsed cycles for the specified width of bubbles when </span>
<span id="t24_3770" class="t s7_3770">counting IDQ_READ_BUBBLES event. </span>
<span id="t25_3770" class="t s7_3770">IDQ_Bubble_Width </span><span id="t26_3770" class="t s7_3770">22:20 </span><span id="t27_3770" class="t s7_3770">Specifies the threshold of simultaneous bubbles when counting IDQ_READ_BUBBLES event. </span>
<span id="t28_3770" class="t s7_3770">Reserved </span><span id="t29_3770" class="t s7_3770">63:23 </span><span id="t2a_3770" class="t s7_3770">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
