Simulator report for SIFL4
Tue Oct 17 13:14:27 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|ALTSYNCRAM
  6. |SIFL4|lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_7a31:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 233 nodes    ;
; Simulation Coverage         ;      72.08 % ;
; Total Number of Transitions ; 29039        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; SIFL4.vwf  ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------+
; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+------------------------------------------------------------------------------------------------+
; |SIFL4|lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_7a31:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.08 % ;
; Total nodes checked                                 ; 233          ;
; Total output ports checked                          ; 240          ;
; Total output ports with complete 1/0-value coverage ; 173          ;
; Total output ports with no 1/0-value coverage       ; 62           ;
; Total output ports with no 1-value coverage         ; 62           ;
; Total output ports with no 0-value coverage         ; 67           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                                ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; |SIFL4|jump                                                                                                                ; |SIFL4|jump                                                                                                                     ; pin_out          ;
; |SIFL4|C                                                                                                                   ; |SIFL4|C                                                                                                                        ; out              ;
; |SIFL4|inst18                                                                                                              ; |SIFL4|inst18                                                                                                                   ; out0             ;
; |SIFL4|Res[14]                                                                                                             ; |SIFL4|Res[14]                                                                                                                  ; pin_out          ;
; |SIFL4|Res[13]                                                                                                             ; |SIFL4|Res[13]                                                                                                                  ; pin_out          ;
; |SIFL4|Res[12]                                                                                                             ; |SIFL4|Res[12]                                                                                                                  ; pin_out          ;
; |SIFL4|Res[11]                                                                                                             ; |SIFL4|Res[11]                                                                                                                  ; pin_out          ;
; |SIFL4|Res[10]                                                                                                             ; |SIFL4|Res[10]                                                                                                                  ; pin_out          ;
; |SIFL4|Res[9]                                                                                                              ; |SIFL4|Res[9]                                                                                                                   ; pin_out          ;
; |SIFL4|Res[8]                                                                                                              ; |SIFL4|Res[8]                                                                                                                   ; pin_out          ;
; |SIFL4|Res[7]                                                                                                              ; |SIFL4|Res[7]                                                                                                                   ; pin_out          ;
; |SIFL4|Res[6]                                                                                                              ; |SIFL4|Res[6]                                                                                                                   ; pin_out          ;
; |SIFL4|Res[5]                                                                                                              ; |SIFL4|Res[5]                                                                                                                   ; pin_out          ;
; |SIFL4|Res[4]                                                                                                              ; |SIFL4|Res[4]                                                                                                                   ; pin_out          ;
; |SIFL4|Res[3]                                                                                                              ; |SIFL4|Res[3]                                                                                                                   ; pin_out          ;
; |SIFL4|Res[2]                                                                                                              ; |SIFL4|Res[2]                                                                                                                   ; pin_out          ;
; |SIFL4|Res[1]                                                                                                              ; |SIFL4|Res[1]                                                                                                                   ; pin_out          ;
; |SIFL4|Res[0]                                                                                                              ; |SIFL4|Res[0]                                                                                                                   ; pin_out          ;
; |SIFL4|inst7                                                                                                               ; |SIFL4|inst7                                                                                                                    ; out0             ;
; |SIFL4|inst13                                                                                                              ; |SIFL4|inst13                                                                                                                   ; out0             ;
; |SIFL4|inst20                                                                                                              ; |SIFL4|inst20                                                                                                                   ; out0             ;
; |SIFL4|inst10                                                                                                              ; |SIFL4|inst10                                                                                                                   ; out0             ;
; |SIFL4|inst6                                                                                                               ; |SIFL4|inst6                                                                                                                    ; out0             ;
; |SIFL4|inst5                                                                                                               ; |SIFL4|inst5                                                                                                                    ; out0             ;
; |SIFL4|mov                                                                                                                 ; |SIFL4|mov                                                                                                                      ; pin_out          ;
; |SIFL4|readRam                                                                                                             ; |SIFL4|readRam                                                                                                                  ; pin_out          ;
; |SIFL4|SFLAG                                                                                                               ; |SIFL4|SFLAG                                                                                                                    ; pin_out          ;
; |SIFL4|ROMClock                                                                                                            ; |SIFL4|ROMClock                                                                                                                 ; pin_out          ;
; |SIFL4|ADRESBUS[6]                                                                                                         ; |SIFL4|ADRESBUS[6]                                                                                                              ; pin_out          ;
; |SIFL4|ADRESBUS[5]                                                                                                         ; |SIFL4|ADRESBUS[5]                                                                                                              ; pin_out          ;
; |SIFL4|ADRESBUS[4]                                                                                                         ; |SIFL4|ADRESBUS[4]                                                                                                              ; pin_out          ;
; |SIFL4|ADRESBUS[3]                                                                                                         ; |SIFL4|ADRESBUS[3]                                                                                                              ; pin_out          ;
; |SIFL4|ADRESBUS[2]                                                                                                         ; |SIFL4|ADRESBUS[2]                                                                                                              ; pin_out          ;
; |SIFL4|ADRESBUS[1]                                                                                                         ; |SIFL4|ADRESBUS[1]                                                                                                              ; pin_out          ;
; |SIFL4|ADRESBUS[0]                                                                                                         ; |SIFL4|ADRESBUS[0]                                                                                                              ; pin_out          ;
; |SIFL4|CR[3]                                                                                                               ; |SIFL4|CR[3]                                                                                                                    ; pin_out          ;
; |SIFL4|CR[1]                                                                                                               ; |SIFL4|CR[1]                                                                                                                    ; pin_out          ;
; |SIFL4|CR[0]                                                                                                               ; |SIFL4|CR[0]                                                                                                                    ; pin_out          ;
; |SIFL4|data[3]                                                                                                             ; |SIFL4|data[3]                                                                                                                  ; pin_out          ;
; |SIFL4|data[2]                                                                                                             ; |SIFL4|data[2]                                                                                                                  ; pin_out          ;
; |SIFL4|data[1]                                                                                                             ; |SIFL4|data[1]                                                                                                                  ; pin_out          ;
; |SIFL4|data[0]                                                                                                             ; |SIFL4|data[0]                                                                                                                  ; pin_out          ;
; |SIFL4|IP[4]                                                                                                               ; |SIFL4|IP[4]                                                                                                                    ; pin_out          ;
; |SIFL4|IP[3]                                                                                                               ; |SIFL4|IP[3]                                                                                                                    ; pin_out          ;
; |SIFL4|IP[2]                                                                                                               ; |SIFL4|IP[2]                                                                                                                    ; pin_out          ;
; |SIFL4|IP[1]                                                                                                               ; |SIFL4|IP[1]                                                                                                                    ; pin_out          ;
; |SIFL4|IP[0]                                                                                                               ; |SIFL4|IP[0]                                                                                                                    ; pin_out          ;
; |SIFL4|manageData[3]                                                                                                       ; |SIFL4|manageData[3]                                                                                                            ; pin_out          ;
; |SIFL4|manageData[2]                                                                                                       ; |SIFL4|manageData[2]                                                                                                            ; pin_out          ;
; |SIFL4|manageData[1]                                                                                                       ; |SIFL4|manageData[1]                                                                                                            ; pin_out          ;
; |SIFL4|manageData[0]                                                                                                       ; |SIFL4|manageData[0]                                                                                                            ; pin_out          ;
; |SIFL4|RAMDATA[3]                                                                                                          ; |SIFL4|RAMDATA[3]                                                                                                               ; pin_out          ;
; |SIFL4|RAMDATA[1]                                                                                                          ; |SIFL4|RAMDATA[1]                                                                                                               ; pin_out          ;
; |SIFL4|RAMDATA[0]                                                                                                          ; |SIFL4|RAMDATA[0]                                                                                                               ; pin_out          ;
; |SIFL4|readCommand[3]                                                                                                      ; |SIFL4|readCommand[3]                                                                                                           ; pin_out          ;
; |SIFL4|readCommand[2]                                                                                                      ; |SIFL4|readCommand[2]                                                                                                           ; pin_out          ;
; |SIFL4|readCommand[1]                                                                                                      ; |SIFL4|readCommand[1]                                                                                                           ; pin_out          ;
; |SIFL4|readCommand[0]                                                                                                      ; |SIFL4|readCommand[0]                                                                                                           ; pin_out          ;
; |SIFL4|RONWren:inst8|inst3                                                                                                 ; |SIFL4|RONWren:inst8|inst3                                                                                                      ; out0             ;
; |SIFL4|RONWren:inst8|inst4                                                                                                 ; |SIFL4|RONWren:inst8|inst4                                                                                                      ; out0             ;
; |SIFL4|RONWren:inst8|Decoder:inst|16dmux:inst|31                                                                           ; |SIFL4|RONWren:inst8|Decoder:inst|16dmux:inst|31                                                                                ; out0             ;
; |SIFL4|RONWren:inst8|Decoder:inst|16dmux:inst|32                                                                           ; |SIFL4|RONWren:inst8|Decoder:inst|16dmux:inst|32                                                                                ; out0             ;
; |SIFL4|RONWren:inst8|Decoder:inst|16dmux:inst|33                                                                           ; |SIFL4|RONWren:inst8|Decoder:inst|16dmux:inst|33                                                                                ; out0             ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                   ; regout           ;
; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|ram_block1a0                       ; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|q_a[0]                                  ; portadataout0    ;
; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|ram_block1a1                       ; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|q_a[1]                                  ; portadataout0    ;
; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|ram_block1a3                       ; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|q_a[3]                                  ; portadataout0    ;
; |SIFL4|BusEnable:inst1|inst17                                                                                              ; |SIFL4|BusEnable:inst1|inst17                                                                                                   ; out0             ;
; |SIFL4|BusEnable:inst1|inst16                                                                                              ; |SIFL4|BusEnable:inst1|inst16                                                                                                   ; out0             ;
; |SIFL4|BusEnable:inst1|inst14                                                                                              ; |SIFL4|BusEnable:inst1|inst14                                                                                                   ; out0             ;
; |SIFL4|BusEnable7:inst15|inst19                                                                                            ; |SIFL4|BusEnable7:inst15|inst19                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst15|inst18                                                                                            ; |SIFL4|BusEnable7:inst15|inst18                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst15|inst15                                                                                            ; |SIFL4|BusEnable7:inst15|inst15                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst15|inst16                                                                                            ; |SIFL4|BusEnable7:inst15|inst16                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst15|inst17                                                                                            ; |SIFL4|BusEnable7:inst15|inst17                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst14|inst19                                                                                            ; |SIFL4|BusEnable7:inst14|inst19                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst14|inst18                                                                                            ; |SIFL4|BusEnable7:inst14|inst18                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst14|inst13                                                                                            ; |SIFL4|BusEnable7:inst14|inst13                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst14|inst14                                                                                            ; |SIFL4|BusEnable7:inst14|inst14                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst14|inst15                                                                                            ; |SIFL4|BusEnable7:inst14|inst15                                                                                                 ; out0             ;
; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[6][1]                                                                ; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[6][1]                                                                     ; out0             ;
; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[5][1]                                                                ; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[5][1]                                                                     ; out0             ;
; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[4][1]                                                                ; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[4][1]                                                                     ; out0             ;
; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[3][1]                                                                ; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[3][1]                                                                     ; out0             ;
; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[2][1]                                                                ; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[2][1]                                                                     ; out0             ;
; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[1][1]                                                                ; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[1][1]                                                                     ; out0             ;
; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[0][1]                                                                ; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[0][1]                                                                     ; out0             ;
; |SIFL4|lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_7a31:auto_generated|ram_block1a0                           ; |SIFL4|lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_7a31:auto_generated|q_a[0]                                      ; portadataout0    ;
; |SIFL4|lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_7a31:auto_generated|ram_block1a1                           ; |SIFL4|lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_7a31:auto_generated|q_a[1]                                      ; portadataout0    ;
; |SIFL4|lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_7a31:auto_generated|ram_block1a2                           ; |SIFL4|lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_7a31:auto_generated|q_a[2]                                      ; portadataout0    ;
; |SIFL4|lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_7a31:auto_generated|ram_block1a3                           ; |SIFL4|lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_7a31:auto_generated|q_a[3]                                      ; portadataout0    ;
; |SIFL4|BusEnable:inst9|inst17                                                                                              ; |SIFL4|BusEnable:inst9|inst17                                                                                                   ; out0             ;
; |SIFL4|BusEnable:inst9|inst16                                                                                              ; |SIFL4|BusEnable:inst9|inst16                                                                                                   ; out0             ;
; |SIFL4|BusEnable:inst9|inst15                                                                                              ; |SIFL4|BusEnable:inst9|inst15                                                                                                   ; out0             ;
; |SIFL4|BusEnable:inst9|inst14                                                                                              ; |SIFL4|BusEnable:inst9|inst14                                                                                                   ; out0             ;
; |SIFL4|lpm_or3:inst11|lpm_or:lpm_or_component|or_node[3][1]                                                                ; |SIFL4|lpm_or3:inst11|lpm_or:lpm_or_component|or_node[3][1]                                                                     ; out0             ;
; |SIFL4|lpm_or3:inst11|lpm_or:lpm_or_component|or_node[2][1]                                                                ; |SIFL4|lpm_or3:inst11|lpm_or:lpm_or_component|or_node[2][1]                                                                     ; out0             ;
; |SIFL4|lpm_or3:inst11|lpm_or:lpm_or_component|or_node[1][1]                                                                ; |SIFL4|lpm_or3:inst11|lpm_or:lpm_or_component|or_node[1][1]                                                                     ; out0             ;
; |SIFL4|lpm_or3:inst11|lpm_or:lpm_or_component|or_node[0][1]                                                                ; |SIFL4|lpm_or3:inst11|lpm_or:lpm_or_component|or_node[0][1]                                                                     ; out0             ;
; |SIFL4|Manage:inst12|inst2                                                                                                 ; |SIFL4|Manage:inst12|inst2                                                                                                      ; out0             ;
; |SIFL4|Manage:inst12|inst                                                                                                  ; |SIFL4|Manage:inst12|inst                                                                                                       ; out0             ;
; |SIFL4|Manage:inst12|inst6                                                                                                 ; |SIFL4|Manage:inst12|inst6                                                                                                      ; out0             ;
; |SIFL4|Manage:inst12|FlagsRegister:inst3|inst2                                                                             ; |SIFL4|Manage:inst12|FlagsRegister:inst3|inst2                                                                                  ; regout           ;
; |SIFL4|Manage:inst12|FlagsRegister:inst3|inst8                                                                             ; |SIFL4|Manage:inst12|FlagsRegister:inst3|inst8                                                                                  ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|inst10                                                                                       ; |SIFL4|Manage:inst12|IP:inst8|inst10                                                                                            ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[4]~7                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[4]~7                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[4]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[4]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~9                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~9                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[2]~11                         ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[2]~11                              ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[2]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[2]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[1]~12                         ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[1]~12                              ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[1]~13                         ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[1]~13                              ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[1]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[1]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[0]~14                         ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[0]~14                              ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[0]~15                         ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[0]~15                              ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[0]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[0]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella0 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[0]           ; regout           ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella0 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella0~COUT ; cout             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella1 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[1]           ; regout           ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella1 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella1~COUT ; cout             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella2 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[2]           ; regout           ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella2 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella2~COUT ; cout             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella3 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[3]           ; regout           ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella3 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella3~COUT ; cout             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella4 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[4]           ; regout           ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella4 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella4~COUT ; cout             ;
; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                       ; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                            ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                            ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                        ; |SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                             ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                        ; |SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                             ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                        ; |SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                             ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                        ; |SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                             ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                        ; |SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                             ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                        ; |SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                             ; regout           ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|134                                                      ; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|134                                                           ; regout           ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|131                                                      ; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|131                                                           ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|117                                                      ; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|117                                                           ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|122                                                      ; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|122                                                           ; regout           ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|120                                                      ; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|120                                                           ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|106                                                      ; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|106                                                           ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|111                                                      ; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|111                                                           ; regout           ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|109                                                      ; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|109                                                           ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|74                                                       ; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|74                                                            ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|34                                                       ; |SIFL4|Manage:inst12|DivergentBlock:inst15|74163:inst1|f74163:sub|34                                                            ; regout           ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|24                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|24                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|22                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|22                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|20                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|20                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|14                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|14                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|13                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|13                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|12                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|12                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|11                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|11                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|10                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|10                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|26                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|26                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|27                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|27                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|28                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|28                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|29                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|29                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|30                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|30                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|31                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|31                                                                       ; out0             ;
; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|32                                                                  ; |SIFL4|Manage:inst12|DivergentBlock:inst15|16dmux:inst|32                                                                       ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst                                                                             ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst                                                                                  ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst4                                                                            ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst4                                                                                 ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst5                                                                            ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst5                                                                                 ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst6                                                                            ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst6                                                                                 ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst8                                                                            ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst8                                                                                 ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst9                                                                            ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst9                                                                                 ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst10                                                                           ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst10                                                                                ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst13                                                                           ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst13                                                                                ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst14                                                                           ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst14                                                                                ; out0             ;
; |SIFL4|Manage:inst12|commandDecoder:inst5|inst2                                                                            ; |SIFL4|Manage:inst12|commandDecoder:inst5|inst2                                                                                 ; out0             ;
; |SIFL4|Manage:inst12|commandDecoder:inst5|inst                                                                             ; |SIFL4|Manage:inst12|commandDecoder:inst5|inst                                                                                  ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                                ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; |SIFL4|ADRESBUS[7]                                                                                                         ; |SIFL4|ADRESBUS[7]                                                                                                              ; pin_out          ;
; |SIFL4|AR[3]                                                                                                               ; |SIFL4|AR[3]                                                                                                                    ; pin_out          ;
; |SIFL4|AR[2]                                                                                                               ; |SIFL4|AR[2]                                                                                                                    ; pin_out          ;
; |SIFL4|AR[1]                                                                                                               ; |SIFL4|AR[1]                                                                                                                    ; pin_out          ;
; |SIFL4|AR[0]                                                                                                               ; |SIFL4|AR[0]                                                                                                                    ; pin_out          ;
; |SIFL4|BR[3]                                                                                                               ; |SIFL4|BR[3]                                                                                                                    ; pin_out          ;
; |SIFL4|BR[2]                                                                                                               ; |SIFL4|BR[2]                                                                                                                    ; pin_out          ;
; |SIFL4|CR[2]                                                                                                               ; |SIFL4|CR[2]                                                                                                                    ; pin_out          ;
; |SIFL4|DR[3]                                                                                                               ; |SIFL4|DR[3]                                                                                                                    ; pin_out          ;
; |SIFL4|DR[2]                                                                                                               ; |SIFL4|DR[2]                                                                                                                    ; pin_out          ;
; |SIFL4|DR[1]                                                                                                               ; |SIFL4|DR[1]                                                                                                                    ; pin_out          ;
; |SIFL4|DR[0]                                                                                                               ; |SIFL4|DR[0]                                                                                                                    ; pin_out          ;
; |SIFL4|IP[7]                                                                                                               ; |SIFL4|IP[7]                                                                                                                    ; pin_out          ;
; |SIFL4|IP[6]                                                                                                               ; |SIFL4|IP[6]                                                                                                                    ; pin_out          ;
; |SIFL4|IP[5]                                                                                                               ; |SIFL4|IP[5]                                                                                                                    ; pin_out          ;
; |SIFL4|RAMDATA[2]                                                                                                          ; |SIFL4|RAMDATA[2]                                                                                                               ; pin_out          ;
; |SIFL4|RONWren:inst8|inst2                                                                                                 ; |SIFL4|RONWren:inst8|inst2                                                                                                      ; out0             ;
; |SIFL4|RONWren:inst8|inst5                                                                                                 ; |SIFL4|RONWren:inst8|inst5                                                                                                      ; out0             ;
; |SIFL4|RONWren:inst8|Decoder:inst|16dmux:inst|30                                                                           ; |SIFL4|RONWren:inst8|Decoder:inst|16dmux:inst|30                                                                                ; out0             ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[3]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[2]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[3]                                               ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                    ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[2]                                               ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                    ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[1]                                               ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                    ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                                               ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                    ; regout           ;
; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|ram_block1a2                       ; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|q_a[2]                                  ; portadataout0    ;
; |SIFL4|BusEnable:inst1|inst15                                                                                              ; |SIFL4|BusEnable:inst1|inst15                                                                                                   ; out0             ;
; |SIFL4|BusEnable7:inst15|inst                                                                                              ; |SIFL4|BusEnable7:inst15|inst                                                                                                   ; out0             ;
; |SIFL4|BusEnable7:inst15|inst13                                                                                            ; |SIFL4|BusEnable7:inst15|inst13                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst15|inst14                                                                                            ; |SIFL4|BusEnable7:inst15|inst14                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst14|inst                                                                                              ; |SIFL4|BusEnable7:inst14|inst                                                                                                   ; out0             ;
; |SIFL4|BusEnable7:inst14|inst16                                                                                            ; |SIFL4|BusEnable7:inst14|inst16                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst14|inst17                                                                                            ; |SIFL4|BusEnable7:inst14|inst17                                                                                                 ; out0             ;
; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[7][1]                                                                ; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[7][1]                                                                     ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]~0                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]~0                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]~1                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]~1                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]~2                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]~2                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]~3                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]~3                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]~4                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]~4                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]~5                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]~5                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[4]~6                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[4]~6                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~8                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~8                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[2]~10                         ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[2]~10                              ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella5 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[5]           ; regout           ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella5 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella5~COUT ; cout             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella6 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[6]           ; regout           ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella6 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella6~COUT ; cout             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella7 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[7]           ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                            ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                       ; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                            ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                             ; regout           ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst7                                                                            ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst7                                                                                 ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst11                                                                           ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst11                                                                                ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst12                                                                           ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst12                                                                                ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                                ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; |SIFL4|ADRESBUS[7]                                                                                                         ; |SIFL4|ADRESBUS[7]                                                                                                              ; pin_out          ;
; |SIFL4|AR[3]                                                                                                               ; |SIFL4|AR[3]                                                                                                                    ; pin_out          ;
; |SIFL4|AR[2]                                                                                                               ; |SIFL4|AR[2]                                                                                                                    ; pin_out          ;
; |SIFL4|AR[1]                                                                                                               ; |SIFL4|AR[1]                                                                                                                    ; pin_out          ;
; |SIFL4|AR[0]                                                                                                               ; |SIFL4|AR[0]                                                                                                                    ; pin_out          ;
; |SIFL4|BR[3]                                                                                                               ; |SIFL4|BR[3]                                                                                                                    ; pin_out          ;
; |SIFL4|BR[2]                                                                                                               ; |SIFL4|BR[2]                                                                                                                    ; pin_out          ;
; |SIFL4|BR[1]                                                                                                               ; |SIFL4|BR[1]                                                                                                                    ; pin_out          ;
; |SIFL4|BR[0]                                                                                                               ; |SIFL4|BR[0]                                                                                                                    ; pin_out          ;
; |SIFL4|CR[2]                                                                                                               ; |SIFL4|CR[2]                                                                                                                    ; pin_out          ;
; |SIFL4|DR[3]                                                                                                               ; |SIFL4|DR[3]                                                                                                                    ; pin_out          ;
; |SIFL4|DR[2]                                                                                                               ; |SIFL4|DR[2]                                                                                                                    ; pin_out          ;
; |SIFL4|DR[1]                                                                                                               ; |SIFL4|DR[1]                                                                                                                    ; pin_out          ;
; |SIFL4|DR[0]                                                                                                               ; |SIFL4|DR[0]                                                                                                                    ; pin_out          ;
; |SIFL4|IP[7]                                                                                                               ; |SIFL4|IP[7]                                                                                                                    ; pin_out          ;
; |SIFL4|IP[6]                                                                                                               ; |SIFL4|IP[6]                                                                                                                    ; pin_out          ;
; |SIFL4|IP[5]                                                                                                               ; |SIFL4|IP[5]                                                                                                                    ; pin_out          ;
; |SIFL4|RAMDATA[2]                                                                                                          ; |SIFL4|RAMDATA[2]                                                                                                               ; pin_out          ;
; |SIFL4|RONWren:inst8|inst2                                                                                                 ; |SIFL4|RONWren:inst8|inst2                                                                                                      ; out0             ;
; |SIFL4|RONWren:inst8|inst5                                                                                                 ; |SIFL4|RONWren:inst8|inst5                                                                                                      ; out0             ;
; |SIFL4|RONWren:inst8|Decoder:inst|16dmux:inst|30                                                                           ; |SIFL4|RONWren:inst8|Decoder:inst|16dmux:inst|30                                                                                ; out0             ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[3]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[2]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[1]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[0]                                              ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[3]                                               ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                    ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[2]                                               ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                    ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[1]                                               ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                    ; regout           ;
; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                                               ; |SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                    ; regout           ;
; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|ram_block1a2                       ; |SIFL4|lpm_ram_dq3:inst3|altsyncram:altsyncram_component|altsyncram_n0c1:auto_generated|q_a[2]                                  ; portadataout0    ;
; |SIFL4|BusEnable:inst1|inst15                                                                                              ; |SIFL4|BusEnable:inst1|inst15                                                                                                   ; out0             ;
; |SIFL4|BusEnable7:inst15|inst                                                                                              ; |SIFL4|BusEnable7:inst15|inst                                                                                                   ; out0             ;
; |SIFL4|BusEnable7:inst15|inst13                                                                                            ; |SIFL4|BusEnable7:inst15|inst13                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst15|inst14                                                                                            ; |SIFL4|BusEnable7:inst15|inst14                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst14|inst                                                                                              ; |SIFL4|BusEnable7:inst14|inst                                                                                                   ; out0             ;
; |SIFL4|BusEnable7:inst14|inst16                                                                                            ; |SIFL4|BusEnable7:inst14|inst16                                                                                                 ; out0             ;
; |SIFL4|BusEnable7:inst14|inst17                                                                                            ; |SIFL4|BusEnable7:inst14|inst17                                                                                                 ; out0             ;
; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[7][1]                                                                ; |SIFL4|lpm_or4:inst17|lpm_or:lpm_or_component|or_node[7][1]                                                                     ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]~0                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]~0                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]~1                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]~1                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[7]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]~2                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]~2                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]~3                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]~3                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[6]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]~4                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]~4                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]~5                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]~5                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]                            ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[5]                                 ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[4]~6                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[4]~6                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~8                          ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[3]~8                               ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[2]~10                         ; |SIFL4|Manage:inst12|IP:inst8|busmux:inst2|lpm_mux:$00000|mux_cgc:auto_generated|result_node[2]~10                              ; out0             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella5 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[5]           ; regout           ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella5 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella5~COUT ; cout             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella6 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[6]           ; regout           ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella6 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella6~COUT ; cout             ;
; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|counter_cella7 ; |SIFL4|Manage:inst12|IP:inst8|lpm_counter1:inst19|lpm_counter:lpm_counter_component|cntr_kdi:auto_generated|safe_q[7]           ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                            ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                       ; |SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                            ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                             ; regout           ;
; |SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                             ; regout           ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst7                                                                            ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst7                                                                                 ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst11                                                                           ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst11                                                                                ; out0             ;
; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst12                                                                           ; |SIFL4|Manage:inst12|CommandAdapter:inst1|inst12                                                                                ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Oct 17 13:14:26 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off SIFL4 -c SIFL4
Info: Using vector source file "E:/GlebSifo4/SIFL4.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of SIFL4.vwf called SIFL4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 185.0 ns on register "|SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[3]"
Warning: Found clock-sensitive change during active clock edge at time 185.0 ns on register "|SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 225.0 ns on register "|SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 285.0 ns on register "|SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 345.0 ns on register "|SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 425.0 ns on register "|SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 445.0 ns on register "|SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 445.0 ns on register "|SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 545.0 ns on register "|SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 585.0 ns on register "|SIFL4|Manage:inst12|lpm_dff5:inst10|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 605.0 ns on register "|SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 665.0 ns on register "|SIFL4|Manage:inst12|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 865.0 ns on register "|SIFL4|Manage:inst12|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 925.0 ns on register "|SIFL4|RONWren:inst8|RON:inst1|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]"
Warning: Found clock-sensitive change during active clock edge at time 925.0 ns on register "|SIFL4|Manage:inst12|FlagsRegister:inst3|inst2"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      72.08 %
Info: Number of transitions in simulation is 29039
Info: Vector file SIFL4.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Tue Oct 17 13:14:27 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


