fine CLIENT3_OFFSET__RESERVED_MASK 0xffffffff
#define CLIENT3_OFFSET__RESERVED__SHIFT 0x0
#define CLIENT3_STATUS__RESERVED_MASK 0xffffffff
#define CLIENT3_STATUS__RESERVED__SHIFT 0x0
#define CLIENT4_OFFSET_HI__RESERVED_MASK 0xffffffff
#define CLIENT4_OFFSET_HI__RESERVED__SHIFT 0x0
#define CLIENT4_K0__RESERVED_MASK 0xffffffff
#define CLIENT4_K0__RESERVED__SHIFT 0x0
#define CLIENT4_K1__RESERVED_MASK 0xffffffff
#define CLIENT4_K1__RESERVED__SHIFT 0x0
#define CLIENT4_K2__RESERVED_MASK 0xffffffff
#define CLIENT4_K2__RESERVED__SHIFT 0x0
#define CLIENT4_K3__RESERVED_MASK 0xffffffff
#define CLIENT4_K3__RESERVED__SHIFT 0x0
#define CLIENT4_CK0__RESERVED_MASK 0xffffffff
#define CLIENT4_CK0__RESERVED__SHIFT 0x0
#define CLIENT4_CK1__RESERVED_MASK 0xffffffff
#define CLIENT4_CK1__RESERVED__SHIFT 0x0
#define CLIENT4_CK2__RESERVED_MASK 0xffffffff
#define CLIENT4_CK2__RESERVED__SHIFT 0x0
#define CLIENT4_CK3__RESERVED_MASK 0xffffffff
#define CLIENT4_CK3__RESERVED__SHIFT 0x0
#define CLIENT4_CD0__RESERVED_MASK 0xffffffff
#define CLIENT4_CD0__RESERVED__SHIFT 0x0
#define CLIENT4_CD1__RESERVED_MASK 0xffffffff
#define CLIENT4_CD1__RESERVED__SHIFT 0x0
#define CLIENT4_CD2__RESERVED_MASK 0xffffffff
#define CLIENT4_CD2__RESERVED__SHIFT 0x0
#define CLIENT4_CD3__RESERVED_MASK 0xffffffff
#define CLIENT4_CD3__RESERVED__SHIFT 0x0
#define CLIENT4_BM__RESERVED_MASK 0xffffffff
#define CLIENT4_BM__RESERVED__SHIFT 0x0
#define CLIENT4_OFFSET__RESERVED_MASK 0xffffffff
#define CLIENT4_OFFSET__RESERVED__SHIFT 0x0
#define CLIENT4_STATUS__RESERVED_MASK 0xffffffff
#define CLIENT4_STATUS__RESERVED__SHIFT 0x0
#define DC_TEST_DEBUG_INDEX__DC_TEST_DEBUG_INDEX_MASK 0xff
#define DC_TEST_DEBUG_INDEX__DC_TEST_DEBUG_INDEX__SHIFT 0x0
#define DC_TEST_DEBUG_INDEX__DC_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DC_TEST_DEBUG_INDEX__DC_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DC_TEST_DEBUG_DATA__DC_TEST_DEBUG_DATA_MASK 0xffffffff
#define DC_TEST_DEBUG_DATA__DC_TEST_DEBUG_DATA__SHIFT 0x0
#define SDMA0_UCODE_ADDR__VALUE_MASK 0x1fff
#define SDMA0_UCODE_ADDR__VALUE__SHIFT 0x0
#define SDMA0_UCODE_DATA__VALUE_MASK 0xffffffff
#define SDMA0_UCODE_DATA__VALUE__SHIFT 0x0
#define SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK 0x100
#define SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE__SHIFT 0x8
#define SDMA0_POWER_CNTL__MEM_POWER_LS_EN_MASK 0x200
#define SDMA0_POWER_CNTL__MEM_POWER_LS_EN__SHIFT 0x9
#define SDMA0_POWER_CNTL__MEM_POWER_DS_EN_MASK 0x400
#define SDMA0_POWER_CNTL__MEM_POWER_DS_EN__SHIFT 0xa
#define SDMA0_POWER_CNTL__MEM_POWER_SD_EN_MASK 0x800
#define SDMA0_POWER_CNTL__MEM_POWER_SD_EN__SHIFT 0xb
#define SDMA0_POWER_CNTL__MEM_POWER_DELAY_MASK 0x3ff000
#define SDMA0_POWER_CNTL__MEM_POWER_DELAY__SHIFT 0xc
#define SDMA0_CLK_CTRL__ON_DELAY_MASK 0xf
#define SDMA0_CLK_CTRL__ON_DELAY__SHIFT 0x0
#define SDMA0_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0
#define SDMA0_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x2000000
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE6__SHIFT 0x19
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x4000000
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f
#define SDMA0_CNTL__TRAP_ENABLE_MASK 0x1
#define SDMA0_CNTL__TRAP_ENABLE__SHIFT 0x0
#define SDMA0_CNTL__ATC_L1_ENABLE_MASK 0x2
#define SDMA0_CNTL__ATC_L1_ENABLE__SHIFT 0x1
#define SDMA0_CNTL__SEM_WAIT_INT_ENABLE_MASK 0x4
#define SDMA0_CNTL__SEM_WAIT_INT_ENABLE__SHIFT 0x2
#define SDMA0_CNTL__DATA_SWAP_ENABLE_MASK 0x8
#define SDMA0_CNTL__DATA_SWAP_ENABLE__SHIFT 0x3
#define SDMA0_CNTL__FENCE_SWAP_ENABLE_MASK 0x10
#define SDMA0_CNTL__FENCE_SWAP_ENABLE__SHIFT 0x4
#define SDMA0_CNTL__MIDCMD_PREEMPT_ENABLE_MASK 0x20
#define SDMA0_CNTL__MIDCMD_PREEMPT_ENABLE__SHIFT 0x5
#define SDMA0_CNTL__MC_WRREQ_CREDIT_MASK 0x1f800
#define SDMA0_CNTL__MC_WRREQ_CREDIT__SHIFT 0xb
#define SDMA0_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK 0x20000
#define SDMA0_CNTL__MIDCMD_WORLDSWITCH_ENABLE__SHIFT 0x11
#define SDMA0_CNTL__AUTO_CTXSW_ENABLE_MASK 0x40000
#define SDMA0_CNTL__AUTO_CTXSW_ENABLE__SHIFT 0x12
#define SDMA0_CNTL__MC_RDREQ_CREDIT_MASK 0xfc00000
#define SDMA0_CNTL__MC_RDREQ_CREDIT__SHIFT 0x16
#define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK 0x10000000
#define SDMA0_CNTL__CTXEMPTY_INT_ENABLE__SHIFT 0x1c
#define SDMA0_CNTL__FROZEN_INT_ENABLE_MASK 0x20000000
#define SDMA0_CNTL__FROZEN_INT_ENABLE__SHIFT 0x1d
#define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE_MASK 0x40000000
#define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT 0x1e
#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK 0x