--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml led_mover.twx led_mover.ncd -o led_mover.twr led_mover.pcf
-ucf led_mover.ucf

Design file:              led_mover.ncd
Physical constraint file: led_mover.pcf
Device,package,speed:     xc3s2000,fg456,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DIP<0>      |    8.012(R)|   -1.787(R)|clk_BUFGP         |   0.000|
DIP<1>      |    8.290(R)|   -1.516(R)|clk_BUFGP         |   0.000|
power       |    8.596(R)|   -2.254(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    9.424(R)|clk_BUFGP         |   0.000|
LED<1>      |    9.713(R)|clk_BUFGP         |   0.000|
LED<2>      |    9.681(R)|clk_BUFGP         |   0.000|
LED<3>      |   10.027(R)|clk_BUFGP         |   0.000|
LED<4>      |   10.136(R)|clk_BUFGP         |   0.000|
LED<5>      |   12.191(R)|clk_BUFGP         |   0.000|
LED<6>      |   10.077(R)|clk_BUFGP         |   0.000|
LED<7>      |   10.225(R)|clk_BUFGP         |   0.000|
LED<8>      |   16.793(R)|clk_BUFGP         |   0.000|
LED<9>      |   14.622(R)|clk_BUFGP         |   0.000|
LED<10>     |   12.975(R)|clk_BUFGP         |   0.000|
LED<11>     |   13.022(R)|clk_BUFGP         |   0.000|
LED<12>     |   12.176(R)|clk_BUFGP         |   0.000|
LED<13>     |   11.973(R)|clk_BUFGP         |   0.000|
LED<14>     |   12.371(R)|clk_BUFGP         |   0.000|
LED<15>     |   11.725(R)|clk_BUFGP         |   0.000|
LED<16>     |   10.943(R)|clk_BUFGP         |   0.000|
LED<17>     |   10.654(R)|clk_BUFGP         |   0.000|
LED<18>     |   10.123(R)|clk_BUFGP         |   0.000|
LED<19>     |   10.503(R)|clk_BUFGP         |   0.000|
LED<20>     |   10.381(R)|clk_BUFGP         |   0.000|
LED<21>     |   10.167(R)|clk_BUFGP         |   0.000|
LED<22>     |   11.731(R)|clk_BUFGP         |   0.000|
LED<23>     |   11.631(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.357|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 02 01:41:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 187 MB



