Marleen Adé , Rudy Lauwereins , J. A. Peperstraete, Data memory minimisation for synchronous data flow graphs emulated on DSP-FPGA targets, Proceedings of the 34th annual Design Automation Conference, p.64-69, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266036]
Bhattacharyya, S. S., Murthy, P. K., and Lee, E. A. 1995. Optimal Parenthesization of Lexical Orderings for DSP Block Diagrams. In Proceedings of the International Workshop on VLSI Signal Processing, Sakai, Osaka, Japan.
Shuvra S. Battacharyya , Edward A. Lee , Praveen K. Murthy, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, Norwell, MA, 1996
Joseph Buck , Radha Vaidyanathan, Heterogeneous modeling and simulation of embedded systems in El Greco, Proceedings of the eighth international workshop on Hardware/software codesign, p.142-146, May 2000, San Diego, California, USA[doi>10.1145/334012.334042]
Marija Cubric , Prakash Panangaden, Minimal Memory Schedules for Dataflow Networks, Proceedings of the 4th International Conference on Concurrency Theory, p.368-383, August 23-26, 1993
Eker, J., Janneck, J. W., Lee, E. A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S., and Xiong, Y. 2003. Taming heterogeneity---the Ptolemy approach. In Proceedings of the IEEE, Special Issue on Modeling and Design of Embedded Software (Jan.), 91, 1, 127--144.
Michal Karczmarek , William Thies , Saman Amarasinghe, Phased scheduling of stream programs, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780747]
Ko, M., Murthy, P. K., and Bhattacharyya, S. S. 2004. Compact procedural synthesis of DSP software through recursive graph decomposition. Tech. Rep. UMIACS-TR-2004-41, Institute for Advanced Computer Studies, University of Maryland at College Park.
Kumar N. Lalgudi , Marios C. Papaefthymiou , Miodrag Potkonjak, Optimizing computations for effective block-processing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.604-630, July 2000[doi>10.1145/348019.348304]
Rudy Lauwereins , Marc Engels , Marleen Adé , J. a. Peperstraete, Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, v.28 n.2, p.35-43, February 1995[doi>10.1109/2.347998]
Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous dataflow. In Proceedings of IEEE (Sept.), 75, 1235--1245.
Rainer Leupers , Peter Marwedel, Time-constrained code compaction for DSP's, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.112-122, March 1997[doi>10.1109/92.555991]
Praveen K. Murthy , Shuvra S. Bhattacharyya, Buffer merging—a powerful technique for reducing memory requirements of synchronous dataflow specifications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.212-237, April 2004[doi>10.1145/989995.989999]
Praveen K. Murthy , Etan G. Cohen , Steve Rowland, System canvas: a new design environment for embedded DSP and telecommunication systems, Proceedings of the ninth international symposium on Hardware/software codesign, p.54-59, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371675]
P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001[doi>10.1145/375977.375978]
Ritz, S., Pankert, M., Zivojnovic, V., and Meyer, H. 1993. Optimum vectorization of scalable synchronous dataflow graphs. In Proceedings of the International Conference on Application Specific Array Processors (Oct.), 285--296.
Robbins, C. B. 2002. Autocoding Toolset Software Tools for Automatic Generation of Parallel Application Software. Tech. rep., Management, Communications & Control, Inc.
Todor Stefanov , Claudiu Zissulescu , Alexandru Turjan , Bart Kienhuis , Ed Deprettere, System Design Using Kahn Process Networks: The Compaan/Laura Approach, Proceedings of the conference on Design, automation and test in Europe, p.10340, February 16-20, 2004
Wonyong Sung , Soonhoi Ha, Memory efficient software synthesis with mixed coding style from dataflow graphs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.5, p.522-526, Oct., 2000[doi>10.1109/92.894156]
William Thies , Michal Karczmarek , Saman P. Amarasinghe, StreamIt: A Language for Streaming Applications, Proceedings of the 11th International Conference on Compiler Construction, p.179-196, April 08-12, 2002
Eckart Zitzler , Jürgen Teich , Shuvra S. Bhattacharyya, Multidimensional Exploration of Software Implementationsfor DSP Algorithms, Journal of VLSI Signal Processing Systems, v.24 n.1, p.83-98, Feb. 2000[doi>10.1023/A:1008170728742]
