<stg><name>forward_layer<4, 2></name>


<trans_list>

<trans id="870" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="11" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="12" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="40" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln19_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="41" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln19_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="69" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln19_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="70" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln19_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="98" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln19_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="99" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln19_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %x_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_0_val

]]></Node>
<StgValue><ssdm name="x_0_val_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %sub_i = fadd i32 %x_0_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="125" st_id="2" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %sub_i = fadd i32 %x_0_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="126" st_id="3" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %sub_i = fadd i32 %x_0_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="127" st_id="4" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %sub_i = fadd i32 %x_0_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="128" st_id="5" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %sub_i = fadd i32 %x_0_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %t = fmul i32 %sub_i, i32 2.5

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %t = fmul i32 %sub_i, i32 2.5

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %t = fmul i32 %sub_i, i32 2.5

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %t = fmul i32 %sub_i, i32 2.5

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %tmp_36 = fcmp_olt  i32 %t, i32 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %x_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_3_val

]]></Node>
<StgValue><ssdm name="x_3_val_read"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %x_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_2_val

]]></Node>
<StgValue><ssdm name="x_2_val_read"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %x_1_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_1_val

]]></Node>
<StgValue><ssdm name="x_1_val_read"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
entry:42 %bitcast_ln15 = bitcast i32 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="32">
<![CDATA[
entry:44 %trunc_ln15 = trunc i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:45 %icmp_ln15 = icmp_ne  i8 %tmp_35, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:46 %icmp_ln15_1 = icmp_eq  i23 %trunc_ln15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_1"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:47 %or_ln15 = or i1 %icmp_ln15_1, i1 %icmp_ln15

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %tmp_36 = fcmp_olt  i32 %t, i32 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:49 %and_ln15 = and i1 %or_ln15, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:50 %br_ln15 = br i1 %and_ln15, void %if.else.i, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:0 %tmp_37 = fcmp_oge  i32 %t, i32 5

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="183" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:0 %tmp_37 = fcmp_oge  i32 %t, i32 5

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i:1 %and_ln19 = and i1 %or_ln15, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="and_ln19"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:2 %br_ln19 = br i1 %and_ln19, void %if.else3.i, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="186" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:0 %tmp = call i32 @__hls_fptosi_float_i32, i32 %t

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="32">
<![CDATA[
if.else3.i:1 %trunc_ln25 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="188" st_id="14" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i:2 %conv4_i = sitofp i32 %tmp

]]></Node>
<StgValue><ssdm name="conv4_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i:2 %conv4_i = sitofp i32 %tmp

]]></Node>
<StgValue><ssdm name="conv4_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="190" st_id="16" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i:2 %conv4_i = sitofp i32 %tmp

]]></Node>
<StgValue><ssdm name="conv4_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="191" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:3 %u = fsub i32 %t, i32 %conv4_i

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:3 %u = fsub i32 %t, i32 %conv4_i

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="193" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:3 %u = fsub i32 %t, i32 %conv4_i

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:3 %u = fsub i32 %t, i32 %conv4_i

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="195" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:3 %u = fsub i32 %t, i32 %conv4_i

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="196" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:4 %phitmp = fmul i32 %u, i32 255

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="197" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:4 %phitmp = fmul i32 %u, i32 255

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="198" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:4 %phitmp = fmul i32 %u, i32 255

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="199" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:4 %phitmp = fmul i32 %u, i32 255

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="200" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:5 %phitmp1 = fadd i32 %phitmp, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="201" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:5 %phitmp1 = fadd i32 %phitmp, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="202" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:5 %phitmp1 = fadd i32 %phitmp, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="203" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:5 %phitmp1 = fadd i32 %phitmp, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="204" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:5 %phitmp1 = fadd i32 %phitmp, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
if.else3.i:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:7 %sub_i_1 = fadd i32 %x_1_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="207" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:7 %sub_i_1 = fadd i32 %x_1_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="208" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:7 %sub_i_1 = fadd i32 %x_1_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="209" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:7 %sub_i_1 = fadd i32 %x_1_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="210" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:7 %sub_i_1 = fadd i32 %x_1_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="211" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:8 %t_1 = fmul i32 %sub_i_1, i32 2.5

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="212" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:8 %t_1 = fmul i32 %sub_i_1, i32 2.5

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="213" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:8 %t_1 = fmul i32 %sub_i_1, i32 2.5

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="214" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:8 %t_1 = fmul i32 %sub_i_1, i32 2.5

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="215" st_id="39" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:15 %tmp_39 = fcmp_olt  i32 %t_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="216" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
for.inc:0 %k = phi i3 %trunc_ln25, void %if.else3.i, i3 0, void %entry, i3 4, void %if.else.i

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="217" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %phi_ln48 = phi i32 %phitmp1, void %if.else3.i, i32 0.5, void %entry, i32 255.5, void %if.else.i

]]></Node>
<StgValue><ssdm name="phi_ln48"/></StgValue>
</operation>

<operation id="218" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="3">
<![CDATA[
for.inc:2 %trunc_ln46 = trunc i3 %k

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="219" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc:3 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="220" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="1">
<![CDATA[
for.inc:4 %zext_ln46 = zext i1 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="221" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:5 %ui = call i32 @__hls_fptosi_float_i32, i32 %phi_ln48

]]></Node>
<StgValue><ssdm name="ui"/></StgValue>
</operation>

<operation id="222" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32">
<![CDATA[
for.inc:6 %trunc_ln8 = trunc i32 %ui

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="223" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
for.inc:9 %bitcast_ln15_1 = bitcast i32 %t_1

]]></Node>
<StgValue><ssdm name="bitcast_ln15_1"/></StgValue>
</operation>

<operation id="224" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:10 %tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln15_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="225" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="23" op_0_bw="32">
<![CDATA[
for.inc:11 %trunc_ln15_1 = trunc i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_1"/></StgValue>
</operation>

<operation id="226" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:12 %icmp_ln15_2 = icmp_ne  i8 %tmp_38, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln15_2"/></StgValue>
</operation>

<operation id="227" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc:13 %icmp_ln15_3 = icmp_eq  i23 %trunc_ln15_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_3"/></StgValue>
</operation>

<operation id="228" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc:14 %or_ln15_1 = or i1 %icmp_ln15_3, i1 %icmp_ln15_2

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="229" st_id="40" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:15 %tmp_39 = fcmp_olt  i32 %t_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="230" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc:16 %and_ln15_1 = and i1 %or_ln15_1, i1 %tmp_39

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="231" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:17 %br_ln15 = br i1 %and_ln15_1, void %if.else.i.1, void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="232" st_id="40" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i.1:0 %tmp_40 = fcmp_oge  i32 %t_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="233" st_id="41" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i.1:0 %tmp_40 = fcmp_oge  i32 %t_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="234" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i.1:1 %and_ln19_1 = and i1 %or_ln15_1, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln19_1"/></StgValue>
</operation>

<operation id="235" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.1:2 %br_ln19 = br i1 %and_ln19_1, void %if.else3.i.1, void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="236" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:0 %tmp_2 = call i32 @__hls_fptosi_float_i32, i32 %t_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="237" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="32">
<![CDATA[
if.else3.i.1:1 %trunc_ln25_1 = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln25_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="238" st_id="43" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i.1:2 %conv4_i_1 = sitofp i32 %tmp_2

]]></Node>
<StgValue><ssdm name="conv4_i_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="239" st_id="44" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i.1:2 %conv4_i_1 = sitofp i32 %tmp_2

]]></Node>
<StgValue><ssdm name="conv4_i_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="240" st_id="45" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i.1:2 %conv4_i_1 = sitofp i32 %tmp_2

]]></Node>
<StgValue><ssdm name="conv4_i_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="241" st_id="46" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:3 %u_1 = fsub i32 %t_1, i32 %conv4_i_1

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="242" st_id="47" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:3 %u_1 = fsub i32 %t_1, i32 %conv4_i_1

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="243" st_id="48" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:3 %u_1 = fsub i32 %t_1, i32 %conv4_i_1

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="244" st_id="49" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:3 %u_1 = fsub i32 %t_1, i32 %conv4_i_1

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="245" st_id="50" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:3 %u_1 = fsub i32 %t_1, i32 %conv4_i_1

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="246" st_id="51" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:4 %phitmp2 = fmul i32 %u_1, i32 255

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="247" st_id="52" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:4 %phitmp2 = fmul i32 %u_1, i32 255

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="248" st_id="53" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:4 %phitmp2 = fmul i32 %u_1, i32 255

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="249" st_id="54" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:4 %phitmp2 = fmul i32 %u_1, i32 255

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="250" st_id="55" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:5 %phitmp3 = fadd i32 %phitmp2, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="251" st_id="56" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:5 %phitmp3 = fadd i32 %phitmp2, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="252" st_id="57" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:5 %phitmp3 = fadd i32 %phitmp2, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="253" st_id="58" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:5 %phitmp3 = fadd i32 %phitmp2, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="254" st_id="59" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="0"/>
<literal name="and_ln19_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.1:5 %phitmp3 = fadd i32 %phitmp2, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="255" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="0"/>
<literal name="and_ln19_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
if.else3.i.1:6 %br_ln0 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="256" st_id="59" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:7 %sub_i_2 = fadd i32 %x_2_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="257" st_id="60" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:7 %sub_i_2 = fadd i32 %x_2_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="258" st_id="61" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:7 %sub_i_2 = fadd i32 %x_2_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="259" st_id="62" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:7 %sub_i_2 = fadd i32 %x_2_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="260" st_id="63" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:7 %sub_i_2 = fadd i32 %x_2_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="261" st_id="64" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:8 %t_2 = fmul i32 %sub_i_2, i32 2.5

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="262" st_id="65" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:8 %t_2 = fmul i32 %sub_i_2, i32 2.5

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="263" st_id="66" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:8 %t_2 = fmul i32 %sub_i_2, i32 2.5

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="264" st_id="67" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:8 %t_2 = fmul i32 %sub_i_2, i32 2.5

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="265" st_id="68" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:15 %tmp_42 = fcmp_olt  i32 %t_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="266" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
for.inc.1:0 %k_1 = phi i3 %trunc_ln25_1, void %if.else3.i.1, i3 0, void %for.inc, i3 4, void %if.else.i.1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="267" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.1:1 %phi_ln48_1 = phi i32 %phitmp3, void %if.else3.i.1, i32 0.5, void %for.inc, i32 255.5, void %if.else.i.1

]]></Node>
<StgValue><ssdm name="phi_ln48_1"/></StgValue>
</operation>

<operation id="268" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="3">
<![CDATA[
for.inc.1:2 %trunc_ln46_1 = trunc i3 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="269" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.1:3 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="270" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="1">
<![CDATA[
for.inc.1:4 %zext_ln46_1 = zext i1 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="271" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:5 %ui_1 = call i32 @__hls_fptosi_float_i32, i32 %phi_ln48_1

]]></Node>
<StgValue><ssdm name="ui_1"/></StgValue>
</operation>

<operation id="272" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="32">
<![CDATA[
for.inc.1:6 %trunc_ln8_1 = trunc i32 %ui_1

]]></Node>
<StgValue><ssdm name="trunc_ln8_1"/></StgValue>
</operation>

<operation id="273" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1:9 %bitcast_ln15_2 = bitcast i32 %t_2

]]></Node>
<StgValue><ssdm name="bitcast_ln15_2"/></StgValue>
</operation>

<operation id="274" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.1:10 %tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln15_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="275" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="23" op_0_bw="32">
<![CDATA[
for.inc.1:11 %trunc_ln15_2 = trunc i32 %bitcast_ln15_2

]]></Node>
<StgValue><ssdm name="trunc_ln15_2"/></StgValue>
</operation>

<operation id="276" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1:12 %icmp_ln15_4 = icmp_ne  i8 %tmp_41, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln15_4"/></StgValue>
</operation>

<operation id="277" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc.1:13 %icmp_ln15_5 = icmp_eq  i23 %trunc_ln15_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_5"/></StgValue>
</operation>

<operation id="278" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.1:14 %or_ln15_2 = or i1 %icmp_ln15_5, i1 %icmp_ln15_4

]]></Node>
<StgValue><ssdm name="or_ln15_2"/></StgValue>
</operation>

<operation id="279" st_id="69" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:15 %tmp_42 = fcmp_olt  i32 %t_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="280" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.1:16 %and_ln15_2 = and i1 %or_ln15_2, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln15_2"/></StgValue>
</operation>

<operation id="281" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:17 %br_ln15 = br i1 %and_ln15_2, void %if.else.i.2, void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="282" st_id="69" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i.2:0 %tmp_43 = fcmp_oge  i32 %t_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="283" st_id="70" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i.2:0 %tmp_43 = fcmp_oge  i32 %t_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="284" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i.2:1 %and_ln19_2 = and i1 %or_ln15_2, i1 %tmp_43

]]></Node>
<StgValue><ssdm name="and_ln19_2"/></StgValue>
</operation>

<operation id="285" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.2:2 %br_ln19 = br i1 %and_ln19_2, void %if.else3.i.2, void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="286" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:0 %tmp_4 = call i32 @__hls_fptosi_float_i32, i32 %t_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="287" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="32">
<![CDATA[
if.else3.i.2:1 %trunc_ln25_2 = trunc i32 %tmp_4

]]></Node>
<StgValue><ssdm name="trunc_ln25_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="288" st_id="72" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i.2:2 %conv4_i_2 = sitofp i32 %tmp_4

]]></Node>
<StgValue><ssdm name="conv4_i_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="289" st_id="73" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i.2:2 %conv4_i_2 = sitofp i32 %tmp_4

]]></Node>
<StgValue><ssdm name="conv4_i_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="290" st_id="74" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i.2:2 %conv4_i_2 = sitofp i32 %tmp_4

]]></Node>
<StgValue><ssdm name="conv4_i_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="291" st_id="75" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:3 %u_2 = fsub i32 %t_2, i32 %conv4_i_2

]]></Node>
<StgValue><ssdm name="u_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="292" st_id="76" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:3 %u_2 = fsub i32 %t_2, i32 %conv4_i_2

]]></Node>
<StgValue><ssdm name="u_2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="293" st_id="77" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:3 %u_2 = fsub i32 %t_2, i32 %conv4_i_2

]]></Node>
<StgValue><ssdm name="u_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="294" st_id="78" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:3 %u_2 = fsub i32 %t_2, i32 %conv4_i_2

]]></Node>
<StgValue><ssdm name="u_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="295" st_id="79" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:3 %u_2 = fsub i32 %t_2, i32 %conv4_i_2

]]></Node>
<StgValue><ssdm name="u_2"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="296" st_id="80" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:4 %phitmp4 = fmul i32 %u_2, i32 255

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="297" st_id="81" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:4 %phitmp4 = fmul i32 %u_2, i32 255

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="298" st_id="82" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:4 %phitmp4 = fmul i32 %u_2, i32 255

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="299" st_id="83" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:4 %phitmp4 = fmul i32 %u_2, i32 255

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="300" st_id="84" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:5 %phitmp5 = fadd i32 %phitmp4, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="301" st_id="85" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:5 %phitmp5 = fadd i32 %phitmp4, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="302" st_id="86" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:5 %phitmp5 = fadd i32 %phitmp4, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="303" st_id="87" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:5 %phitmp5 = fadd i32 %phitmp4, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="304" st_id="88" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_2" val="0"/>
<literal name="and_ln19_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.2:5 %phitmp5 = fadd i32 %phitmp4, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="305" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_2" val="0"/>
<literal name="and_ln19_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
if.else3.i.2:6 %br_ln0 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="306" st_id="88" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:7 %sub_i_3 = fadd i32 %x_3_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="307" st_id="89" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:7 %sub_i_3 = fadd i32 %x_3_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="308" st_id="90" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:7 %sub_i_3 = fadd i32 %x_3_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="309" st_id="91" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:7 %sub_i_3 = fadd i32 %x_3_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="310" st_id="92" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:7 %sub_i_3 = fadd i32 %x_3_val_read, i32 1

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="311" st_id="93" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:8 %t_3 = fmul i32 %sub_i_3, i32 2.5

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="312" st_id="94" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:8 %t_3 = fmul i32 %sub_i_3, i32 2.5

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="313" st_id="95" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:8 %t_3 = fmul i32 %sub_i_3, i32 2.5

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="314" st_id="96" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:8 %t_3 = fmul i32 %sub_i_3, i32 2.5

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="315" st_id="97" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:15 %tmp_45 = fcmp_olt  i32 %t_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="316" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
for.inc.2:0 %k_2 = phi i3 %trunc_ln25_2, void %if.else3.i.2, i3 0, void %for.inc.1, i3 4, void %if.else.i.2

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="317" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.2:1 %phi_ln48_2 = phi i32 %phitmp5, void %if.else3.i.2, i32 0.5, void %for.inc.1, i32 255.5, void %if.else.i.2

]]></Node>
<StgValue><ssdm name="phi_ln48_2"/></StgValue>
</operation>

<operation id="318" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="3">
<![CDATA[
for.inc.2:2 %trunc_ln46_2 = trunc i3 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln46_2"/></StgValue>
</operation>

<operation id="319" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.2:3 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="320" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="1">
<![CDATA[
for.inc.2:4 %zext_ln46_2 = zext i1 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="321" st_id="98" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:5 %ui_2 = call i32 @__hls_fptosi_float_i32, i32 %phi_ln48_2

]]></Node>
<StgValue><ssdm name="ui_2"/></StgValue>
</operation>

<operation id="322" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32">
<![CDATA[
for.inc.2:6 %trunc_ln8_2 = trunc i32 %ui_2

]]></Node>
<StgValue><ssdm name="trunc_ln8_2"/></StgValue>
</operation>

<operation id="323" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2:9 %bitcast_ln15_3 = bitcast i32 %t_3

]]></Node>
<StgValue><ssdm name="bitcast_ln15_3"/></StgValue>
</operation>

<operation id="324" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.2:10 %tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln15_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="325" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="23" op_0_bw="32">
<![CDATA[
for.inc.2:11 %trunc_ln15_3 = trunc i32 %bitcast_ln15_3

]]></Node>
<StgValue><ssdm name="trunc_ln15_3"/></StgValue>
</operation>

<operation id="326" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2:12 %icmp_ln15_6 = icmp_ne  i8 %tmp_44, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln15_6"/></StgValue>
</operation>

<operation id="327" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc.2:13 %icmp_ln15_7 = icmp_eq  i23 %trunc_ln15_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_7"/></StgValue>
</operation>

<operation id="328" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.2:14 %or_ln15_3 = or i1 %icmp_ln15_7, i1 %icmp_ln15_6

]]></Node>
<StgValue><ssdm name="or_ln15_3"/></StgValue>
</operation>

<operation id="329" st_id="98" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2:15 %tmp_45 = fcmp_olt  i32 %t_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="330" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.2:16 %and_ln15_3 = and i1 %or_ln15_3, i1 %tmp_45

]]></Node>
<StgValue><ssdm name="and_ln15_3"/></StgValue>
</operation>

<operation id="331" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:17 %br_ln15 = br i1 %and_ln15_3, void %if.else.i.3, void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="332" st_id="98" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i.3:0 %tmp_46 = fcmp_oge  i32 %t_3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="333" st_id="99" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i.3:0 %tmp_46 = fcmp_oge  i32 %t_3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="334" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i.3:1 %and_ln19_3 = and i1 %or_ln15_3, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln19_3"/></StgValue>
</operation>

<operation id="335" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.3:2 %br_ln19 = br i1 %and_ln19_3, void %if.else3.i.3, void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="336" st_id="100" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:0 %tmp_6 = call i32 @__hls_fptosi_float_i32, i32 %t_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="337" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="32">
<![CDATA[
if.else3.i.3:1 %trunc_ln25_3 = trunc i32 %tmp_6

]]></Node>
<StgValue><ssdm name="trunc_ln25_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="338" st_id="101" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i.3:2 %conv4_i_3 = sitofp i32 %tmp_6

]]></Node>
<StgValue><ssdm name="conv4_i_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="339" st_id="102" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i.3:2 %conv4_i_3 = sitofp i32 %tmp_6

]]></Node>
<StgValue><ssdm name="conv4_i_3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="340" st_id="103" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
if.else3.i.3:2 %conv4_i_3 = sitofp i32 %tmp_6

]]></Node>
<StgValue><ssdm name="conv4_i_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="341" st_id="104" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:3 %u_3 = fsub i32 %t_3, i32 %conv4_i_3

]]></Node>
<StgValue><ssdm name="u_3"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="342" st_id="105" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:3 %u_3 = fsub i32 %t_3, i32 %conv4_i_3

]]></Node>
<StgValue><ssdm name="u_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="343" st_id="106" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:3 %u_3 = fsub i32 %t_3, i32 %conv4_i_3

]]></Node>
<StgValue><ssdm name="u_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="344" st_id="107" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:3 %u_3 = fsub i32 %t_3, i32 %conv4_i_3

]]></Node>
<StgValue><ssdm name="u_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="345" st_id="108" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:3 %u_3 = fsub i32 %t_3, i32 %conv4_i_3

]]></Node>
<StgValue><ssdm name="u_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="346" st_id="109" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:4 %phitmp6 = fmul i32 %u_3, i32 255

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="347" st_id="110" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:4 %phitmp6 = fmul i32 %u_3, i32 255

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="348" st_id="111" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:4 %phitmp6 = fmul i32 %u_3, i32 255

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="349" st_id="112" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:4 %phitmp6 = fmul i32 %u_3, i32 255

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="350" st_id="113" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:5 %phitmp7 = fadd i32 %phitmp6, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="351" st_id="114" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:5 %phitmp7 = fadd i32 %phitmp6, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="352" st_id="115" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:5 %phitmp7 = fadd i32 %phitmp6, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="353" st_id="116" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:5 %phitmp7 = fadd i32 %phitmp6, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="354" st_id="117" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_3" val="0"/>
<literal name="and_ln19_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i.3:5 %phitmp7 = fadd i32 %phitmp6, i32 0.5

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>

<operation id="355" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_3" val="0"/>
<literal name="and_ln19_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
if.else3.i.3:6 %br_ln0 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="356" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="32">
<![CDATA[
for.inc.3:7 %idxprom27 = zext i32 %ui

]]></Node>
<StgValue><ssdm name="idxprom27"/></StgValue>
</operation>

<operation id="357" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:8 %LUT_B0_addr = getelementptr i32 %LUT_B0, i64 0, i64 %idxprom27

]]></Node>
<StgValue><ssdm name="LUT_B0_addr"/></StgValue>
</operation>

<operation id="358" st_id="117" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:9 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="359" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:10 %LUT_B1_addr = getelementptr i32 %LUT_B1, i64 0, i64 %idxprom27

]]></Node>
<StgValue><ssdm name="LUT_B1_addr"/></StgValue>
</operation>

<operation id="360" st_id="117" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:11 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="361" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:12 %LUT_B2_addr = getelementptr i32 %LUT_B2, i64 0, i64 %idxprom27

]]></Node>
<StgValue><ssdm name="LUT_B2_addr"/></StgValue>
</operation>

<operation id="362" st_id="117" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:13 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="363" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:14 %LUT_B3_addr = getelementptr i32 %LUT_B3, i64 0, i64 %idxprom27

]]></Node>
<StgValue><ssdm name="LUT_B3_addr"/></StgValue>
</operation>

<operation id="364" st_id="117" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:15 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>

<operation id="365" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:79 %p_ZL1P_0_0_0_addr = getelementptr i32 %p_ZL1P_0_0_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_addr"/></StgValue>
</operation>

<operation id="366" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:80 %p_ZL1P_0_0_1_addr = getelementptr i32 %p_ZL1P_0_0_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_addr"/></StgValue>
</operation>

<operation id="367" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:81 %p_ZL1P_0_0_2_addr = getelementptr i32 %p_ZL1P_0_0_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_addr"/></StgValue>
</operation>

<operation id="368" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:82 %p_ZL1P_0_0_3_addr = getelementptr i32 %p_ZL1P_0_0_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_addr"/></StgValue>
</operation>

<operation id="369" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:83 %p_ZL1P_1_0_0_addr = getelementptr i32 %p_ZL1P_1_0_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_addr"/></StgValue>
</operation>

<operation id="370" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:84 %p_ZL1P_1_0_1_addr = getelementptr i32 %p_ZL1P_1_0_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_addr"/></StgValue>
</operation>

<operation id="371" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:85 %p_ZL1P_1_0_2_addr = getelementptr i32 %p_ZL1P_1_0_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_addr"/></StgValue>
</operation>

<operation id="372" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:86 %p_ZL1P_1_0_3_addr = getelementptr i32 %p_ZL1P_1_0_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_addr"/></StgValue>
</operation>

<operation id="373" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:111 %p_ZL1P_0_1_0_addr = getelementptr i32 %p_ZL1P_0_1_0, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_addr"/></StgValue>
</operation>

<operation id="374" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:112 %p_ZL1P_0_1_1_addr = getelementptr i32 %p_ZL1P_0_1_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_addr"/></StgValue>
</operation>

<operation id="375" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:113 %p_ZL1P_0_1_2_addr = getelementptr i32 %p_ZL1P_0_1_2, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_addr"/></StgValue>
</operation>

<operation id="376" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:114 %p_ZL1P_0_1_3_addr = getelementptr i32 %p_ZL1P_0_1_3, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_addr"/></StgValue>
</operation>

<operation id="377" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:115 %p_ZL1P_1_1_0_addr = getelementptr i32 %p_ZL1P_1_1_0, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_addr"/></StgValue>
</operation>

<operation id="378" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:116 %p_ZL1P_1_1_1_addr = getelementptr i32 %p_ZL1P_1_1_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_addr"/></StgValue>
</operation>

<operation id="379" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:117 %p_ZL1P_1_1_2_addr = getelementptr i32 %p_ZL1P_1_1_2, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_addr"/></StgValue>
</operation>

<operation id="380" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:118 %p_ZL1P_1_1_3_addr = getelementptr i32 %p_ZL1P_1_1_3, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_addr"/></StgValue>
</operation>

<operation id="381" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:143 %p_ZL1P_0_2_0_addr = getelementptr i32 %p_ZL1P_0_2_0, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_addr"/></StgValue>
</operation>

<operation id="382" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:144 %p_ZL1P_0_2_1_addr = getelementptr i32 %p_ZL1P_0_2_1, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_addr"/></StgValue>
</operation>

<operation id="383" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:145 %p_ZL1P_0_2_2_addr = getelementptr i32 %p_ZL1P_0_2_2, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_addr"/></StgValue>
</operation>

<operation id="384" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:146 %p_ZL1P_0_2_3_addr = getelementptr i32 %p_ZL1P_0_2_3, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_addr"/></StgValue>
</operation>

<operation id="385" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:147 %p_ZL1P_1_2_0_addr = getelementptr i32 %p_ZL1P_1_2_0, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_addr"/></StgValue>
</operation>

<operation id="386" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:148 %p_ZL1P_1_2_1_addr = getelementptr i32 %p_ZL1P_1_2_1, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_addr"/></StgValue>
</operation>

<operation id="387" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:149 %p_ZL1P_1_2_2_addr = getelementptr i32 %p_ZL1P_1_2_2, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_addr"/></StgValue>
</operation>

<operation id="388" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:150 %p_ZL1P_1_2_3_addr = getelementptr i32 %p_ZL1P_1_2_3, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_addr"/></StgValue>
</operation>

<operation id="389" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:207 %p_ZL1P_0_0_0_load = load i1 %p_ZL1P_0_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load"/></StgValue>
</operation>

<operation id="390" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:208 %p_ZL1P_0_0_1_load = load i1 %p_ZL1P_0_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load"/></StgValue>
</operation>

<operation id="391" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:209 %p_ZL1P_0_0_2_load = load i1 %p_ZL1P_0_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load"/></StgValue>
</operation>

<operation id="392" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:210 %p_ZL1P_0_0_3_load = load i1 %p_ZL1P_0_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load"/></StgValue>
</operation>

<operation id="393" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:212 %p_ZL1P_1_0_0_load = load i1 %p_ZL1P_1_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load"/></StgValue>
</operation>

<operation id="394" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:213 %p_ZL1P_1_0_1_load = load i1 %p_ZL1P_1_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load"/></StgValue>
</operation>

<operation id="395" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:214 %p_ZL1P_1_0_2_load = load i1 %p_ZL1P_1_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load"/></StgValue>
</operation>

<operation id="396" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:215 %p_ZL1P_1_0_3_load = load i1 %p_ZL1P_1_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load"/></StgValue>
</operation>

<operation id="397" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:247 %p_ZL1P_0_1_0_load = load i1 %p_ZL1P_0_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load"/></StgValue>
</operation>

<operation id="398" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:248 %p_ZL1P_0_1_1_load = load i1 %p_ZL1P_0_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load"/></StgValue>
</operation>

<operation id="399" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:249 %p_ZL1P_0_1_2_load = load i1 %p_ZL1P_0_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load"/></StgValue>
</operation>

<operation id="400" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:250 %p_ZL1P_0_1_3_load = load i1 %p_ZL1P_0_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load"/></StgValue>
</operation>

<operation id="401" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:252 %p_ZL1P_1_1_0_load = load i1 %p_ZL1P_1_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load"/></StgValue>
</operation>

<operation id="402" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:253 %p_ZL1P_1_1_1_load = load i1 %p_ZL1P_1_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load"/></StgValue>
</operation>

<operation id="403" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:254 %p_ZL1P_1_1_2_load = load i1 %p_ZL1P_1_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load"/></StgValue>
</operation>

<operation id="404" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:255 %p_ZL1P_1_1_3_load = load i1 %p_ZL1P_1_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load"/></StgValue>
</operation>

<operation id="405" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:287 %p_ZL1P_0_2_0_load = load i1 %p_ZL1P_0_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load"/></StgValue>
</operation>

<operation id="406" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:288 %p_ZL1P_0_2_1_load = load i1 %p_ZL1P_0_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load"/></StgValue>
</operation>

<operation id="407" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:289 %p_ZL1P_0_2_2_load = load i1 %p_ZL1P_0_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load"/></StgValue>
</operation>

<operation id="408" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:290 %p_ZL1P_0_2_3_load = load i1 %p_ZL1P_0_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load"/></StgValue>
</operation>

<operation id="409" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:292 %p_ZL1P_1_2_0_load = load i1 %p_ZL1P_1_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load"/></StgValue>
</operation>

<operation id="410" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:293 %p_ZL1P_1_2_1_load = load i1 %p_ZL1P_1_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load"/></StgValue>
</operation>

<operation id="411" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:294 %p_ZL1P_1_2_2_load = load i1 %p_ZL1P_1_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load"/></StgValue>
</operation>

<operation id="412" st_id="117" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:295 %p_ZL1P_1_2_3_load = load i1 %p_ZL1P_1_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="413" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
for.inc.3:0 %k_3 = phi i3 %trunc_ln25_3, void %if.else3.i.3, i3 0, void %for.inc.2, i3 4, void %if.else.i.3

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="414" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="3">
<![CDATA[
for.inc.3:2 %trunc_ln46_3 = trunc i3 %k_3

]]></Node>
<StgValue><ssdm name="trunc_ln46_3"/></StgValue>
</operation>

<operation id="415" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:3 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_3, i32 2

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="416" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:4 %zext_ln46_3 = zext i1 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="417" st_id="118" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:9 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="418" st_id="118" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:11 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="419" st_id="118" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:13 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="420" st_id="118" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:15 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>

<operation id="421" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:16 %add47 = add i3 %k, i3 1

]]></Node>
<StgValue><ssdm name="add47"/></StgValue>
</operation>

<operation id="422" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:17 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add47, i32 2

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="423" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:18 %p_cast = zext i1 %tmp_51

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="424" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="32">
<![CDATA[
for.inc.3:25 %idxprom27_1 = zext i32 %ui_1

]]></Node>
<StgValue><ssdm name="idxprom27_1"/></StgValue>
</operation>

<operation id="425" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:26 %LUT_B0_addr_1 = getelementptr i32 %LUT_B0, i64 0, i64 %idxprom27_1

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_1"/></StgValue>
</operation>

<operation id="426" st_id="118" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:27 %LUT_B0_load_1 = load i8 %LUT_B0_addr_1

]]></Node>
<StgValue><ssdm name="LUT_B0_load_1"/></StgValue>
</operation>

<operation id="427" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:28 %LUT_B1_addr_1 = getelementptr i32 %LUT_B1, i64 0, i64 %idxprom27_1

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_1"/></StgValue>
</operation>

<operation id="428" st_id="118" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:29 %LUT_B1_load_1 = load i8 %LUT_B1_addr_1

]]></Node>
<StgValue><ssdm name="LUT_B1_load_1"/></StgValue>
</operation>

<operation id="429" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:30 %LUT_B2_addr_1 = getelementptr i32 %LUT_B2, i64 0, i64 %idxprom27_1

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_1"/></StgValue>
</operation>

<operation id="430" st_id="118" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:31 %LUT_B2_load_1 = load i8 %LUT_B2_addr_1

]]></Node>
<StgValue><ssdm name="LUT_B2_load_1"/></StgValue>
</operation>

<operation id="431" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:32 %LUT_B3_addr_1 = getelementptr i32 %LUT_B3, i64 0, i64 %idxprom27_1

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_1"/></StgValue>
</operation>

<operation id="432" st_id="118" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:33 %LUT_B3_load_1 = load i8 %LUT_B3_addr_1

]]></Node>
<StgValue><ssdm name="LUT_B3_load_1"/></StgValue>
</operation>

<operation id="433" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:34 %add47_1 = add i3 %k_1, i3 1

]]></Node>
<StgValue><ssdm name="add47_1"/></StgValue>
</operation>

<operation id="434" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:35 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add47_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="435" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:36 %p_cast5 = zext i1 %tmp_54

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="436" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:52 %add47_2 = add i3 %k_2, i3 1

]]></Node>
<StgValue><ssdm name="add47_2"/></StgValue>
</operation>

<operation id="437" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:53 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add47_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="438" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:54 %p_cast9 = zext i1 %tmp_57

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="439" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:70 %add47_3 = add i3 %k_3, i3 1

]]></Node>
<StgValue><ssdm name="add47_3"/></StgValue>
</operation>

<operation id="440" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:71 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add47_3, i32 2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="441" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:72 %p_cast13 = zext i1 %tmp_60

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="442" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:87 %p_ZL1P_0_0_0_addr_1 = getelementptr i32 %p_ZL1P_0_0_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="443" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:88 %p_ZL1P_0_0_1_addr_1 = getelementptr i32 %p_ZL1P_0_0_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_addr_1"/></StgValue>
</operation>

<operation id="444" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:89 %p_ZL1P_0_0_2_addr_1 = getelementptr i32 %p_ZL1P_0_0_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_addr_1"/></StgValue>
</operation>

<operation id="445" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:90 %p_ZL1P_0_0_3_addr_1 = getelementptr i32 %p_ZL1P_0_0_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_addr_1"/></StgValue>
</operation>

<operation id="446" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:91 %p_ZL1P_1_0_0_addr_1 = getelementptr i32 %p_ZL1P_1_0_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_addr_1"/></StgValue>
</operation>

<operation id="447" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:92 %p_ZL1P_1_0_1_addr_1 = getelementptr i32 %p_ZL1P_1_0_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:93 %p_ZL1P_1_0_2_addr_1 = getelementptr i32 %p_ZL1P_1_0_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_addr_1"/></StgValue>
</operation>

<operation id="449" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:94 %p_ZL1P_1_0_3_addr_1 = getelementptr i32 %p_ZL1P_1_0_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_addr_1"/></StgValue>
</operation>

<operation id="450" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:119 %p_ZL1P_0_1_0_addr_1 = getelementptr i32 %p_ZL1P_0_1_0, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_addr_1"/></StgValue>
</operation>

<operation id="451" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:120 %p_ZL1P_0_1_1_addr_1 = getelementptr i32 %p_ZL1P_0_1_1, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_addr_1"/></StgValue>
</operation>

<operation id="452" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:121 %p_ZL1P_0_1_2_addr_1 = getelementptr i32 %p_ZL1P_0_1_2, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_addr_1"/></StgValue>
</operation>

<operation id="453" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:122 %p_ZL1P_0_1_3_addr_1 = getelementptr i32 %p_ZL1P_0_1_3, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:123 %p_ZL1P_1_1_0_addr_1 = getelementptr i32 %p_ZL1P_1_1_0, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_addr_1"/></StgValue>
</operation>

<operation id="455" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:124 %p_ZL1P_1_1_1_addr_1 = getelementptr i32 %p_ZL1P_1_1_1, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_addr_1"/></StgValue>
</operation>

<operation id="456" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:125 %p_ZL1P_1_1_2_addr_1 = getelementptr i32 %p_ZL1P_1_1_2, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_addr_1"/></StgValue>
</operation>

<operation id="457" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:126 %p_ZL1P_1_1_3_addr_1 = getelementptr i32 %p_ZL1P_1_1_3, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_addr_1"/></StgValue>
</operation>

<operation id="458" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:151 %p_ZL1P_0_2_0_addr_1 = getelementptr i32 %p_ZL1P_0_2_0, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_addr_1"/></StgValue>
</operation>

<operation id="459" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:152 %p_ZL1P_0_2_1_addr_1 = getelementptr i32 %p_ZL1P_0_2_1, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_addr_1"/></StgValue>
</operation>

<operation id="460" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:153 %p_ZL1P_0_2_2_addr_1 = getelementptr i32 %p_ZL1P_0_2_2, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_addr_1"/></StgValue>
</operation>

<operation id="461" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:154 %p_ZL1P_0_2_3_addr_1 = getelementptr i32 %p_ZL1P_0_2_3, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_addr_1"/></StgValue>
</operation>

<operation id="462" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:155 %p_ZL1P_1_2_0_addr_1 = getelementptr i32 %p_ZL1P_1_2_0, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_addr_1"/></StgValue>
</operation>

<operation id="463" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:156 %p_ZL1P_1_2_1_addr_1 = getelementptr i32 %p_ZL1P_1_2_1, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_addr_1"/></StgValue>
</operation>

<operation id="464" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:157 %p_ZL1P_1_2_2_addr_1 = getelementptr i32 %p_ZL1P_1_2_2, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_addr_1"/></StgValue>
</operation>

<operation id="465" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:158 %p_ZL1P_1_2_3_addr_1 = getelementptr i32 %p_ZL1P_1_2_3, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_addr_1"/></StgValue>
</operation>

<operation id="466" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:175 %p_ZL1P_0_3_0_addr = getelementptr i32 %p_ZL1P_0_3_0, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_addr"/></StgValue>
</operation>

<operation id="467" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:176 %p_ZL1P_0_3_1_addr = getelementptr i32 %p_ZL1P_0_3_1, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_addr"/></StgValue>
</operation>

<operation id="468" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:177 %p_ZL1P_0_3_2_addr = getelementptr i32 %p_ZL1P_0_3_2, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_addr"/></StgValue>
</operation>

<operation id="469" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:178 %p_ZL1P_0_3_3_addr = getelementptr i32 %p_ZL1P_0_3_3, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_addr"/></StgValue>
</operation>

<operation id="470" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:179 %p_ZL1P_1_3_0_addr = getelementptr i32 %p_ZL1P_1_3_0, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_addr"/></StgValue>
</operation>

<operation id="471" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:180 %p_ZL1P_1_3_1_addr = getelementptr i32 %p_ZL1P_1_3_1, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_addr"/></StgValue>
</operation>

<operation id="472" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:181 %p_ZL1P_1_3_2_addr = getelementptr i32 %p_ZL1P_1_3_2, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_addr"/></StgValue>
</operation>

<operation id="473" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:182 %p_ZL1P_1_3_3_addr = getelementptr i32 %p_ZL1P_1_3_3, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_addr"/></StgValue>
</operation>

<operation id="474" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:183 %p_ZL1P_0_3_0_addr_1 = getelementptr i32 %p_ZL1P_0_3_0, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_addr_1"/></StgValue>
</operation>

<operation id="475" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:184 %p_ZL1P_0_3_1_addr_1 = getelementptr i32 %p_ZL1P_0_3_1, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_addr_1"/></StgValue>
</operation>

<operation id="476" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:185 %p_ZL1P_0_3_2_addr_1 = getelementptr i32 %p_ZL1P_0_3_2, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_addr_1"/></StgValue>
</operation>

<operation id="477" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:186 %p_ZL1P_0_3_3_addr_1 = getelementptr i32 %p_ZL1P_0_3_3, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_addr_1"/></StgValue>
</operation>

<operation id="478" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:187 %p_ZL1P_1_3_0_addr_1 = getelementptr i32 %p_ZL1P_1_3_0, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_addr_1"/></StgValue>
</operation>

<operation id="479" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:188 %p_ZL1P_1_3_1_addr_1 = getelementptr i32 %p_ZL1P_1_3_1, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_addr_1"/></StgValue>
</operation>

<operation id="480" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:189 %p_ZL1P_1_3_2_addr_1 = getelementptr i32 %p_ZL1P_1_3_2, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:190 %p_ZL1P_1_3_3_addr_1 = getelementptr i32 %p_ZL1P_1_3_3, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_addr_1"/></StgValue>
</operation>

<operation id="482" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:207 %p_ZL1P_0_0_0_load = load i1 %p_ZL1P_0_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load"/></StgValue>
</operation>

<operation id="483" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:208 %p_ZL1P_0_0_1_load = load i1 %p_ZL1P_0_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load"/></StgValue>
</operation>

<operation id="484" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:209 %p_ZL1P_0_0_2_load = load i1 %p_ZL1P_0_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load"/></StgValue>
</operation>

<operation id="485" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:210 %p_ZL1P_0_0_3_load = load i1 %p_ZL1P_0_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load"/></StgValue>
</operation>

<operation id="486" st_id="118" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:211 %tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_0_0_0_load, i2 1, i32 %p_ZL1P_0_0_1_load, i2 2, i32 %p_ZL1P_0_0_2_load, i2 3, i32 %p_ZL1P_0_0_3_load, i32 <undef>, i2 %trunc_ln46

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="487" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:212 %p_ZL1P_1_0_0_load = load i1 %p_ZL1P_1_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load"/></StgValue>
</operation>

<operation id="488" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:213 %p_ZL1P_1_0_1_load = load i1 %p_ZL1P_1_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load"/></StgValue>
</operation>

<operation id="489" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:214 %p_ZL1P_1_0_2_load = load i1 %p_ZL1P_1_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load"/></StgValue>
</operation>

<operation id="490" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:215 %p_ZL1P_1_0_3_load = load i1 %p_ZL1P_1_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load"/></StgValue>
</operation>

<operation id="491" st_id="118" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:216 %tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_1_0_0_load, i2 1, i32 %p_ZL1P_1_0_1_load, i2 2, i32 %p_ZL1P_1_0_2_load, i2 3, i32 %p_ZL1P_1_0_3_load, i32 <undef>, i2 %trunc_ln46

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="492" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:217 %p_ZL1P_0_0_0_load_1 = load i1 %p_ZL1P_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_1"/></StgValue>
</operation>

<operation id="493" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:218 %p_ZL1P_0_0_1_load_1 = load i1 %p_ZL1P_0_0_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_1"/></StgValue>
</operation>

<operation id="494" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:219 %p_ZL1P_0_0_2_load_1 = load i1 %p_ZL1P_0_0_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_1"/></StgValue>
</operation>

<operation id="495" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:220 %p_ZL1P_0_0_3_load_1 = load i1 %p_ZL1P_0_0_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_1"/></StgValue>
</operation>

<operation id="496" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:222 %p_ZL1P_1_0_0_load_1 = load i1 %p_ZL1P_1_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_1"/></StgValue>
</operation>

<operation id="497" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:223 %p_ZL1P_1_0_1_load_1 = load i1 %p_ZL1P_1_0_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_1"/></StgValue>
</operation>

<operation id="498" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:224 %p_ZL1P_1_0_2_load_1 = load i1 %p_ZL1P_1_0_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_1"/></StgValue>
</operation>

<operation id="499" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:225 %p_ZL1P_1_0_3_load_1 = load i1 %p_ZL1P_1_0_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_1"/></StgValue>
</operation>

<operation id="500" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:247 %p_ZL1P_0_1_0_load = load i1 %p_ZL1P_0_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load"/></StgValue>
</operation>

<operation id="501" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:248 %p_ZL1P_0_1_1_load = load i1 %p_ZL1P_0_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load"/></StgValue>
</operation>

<operation id="502" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:249 %p_ZL1P_0_1_2_load = load i1 %p_ZL1P_0_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load"/></StgValue>
</operation>

<operation id="503" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:250 %p_ZL1P_0_1_3_load = load i1 %p_ZL1P_0_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load"/></StgValue>
</operation>

<operation id="504" st_id="118" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:251 %tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_0_1_0_load, i2 1, i32 %p_ZL1P_0_1_1_load, i2 2, i32 %p_ZL1P_0_1_2_load, i2 3, i32 %p_ZL1P_0_1_3_load, i32 <undef>, i2 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="505" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:252 %p_ZL1P_1_1_0_load = load i1 %p_ZL1P_1_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load"/></StgValue>
</operation>

<operation id="506" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:253 %p_ZL1P_1_1_1_load = load i1 %p_ZL1P_1_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load"/></StgValue>
</operation>

<operation id="507" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:254 %p_ZL1P_1_1_2_load = load i1 %p_ZL1P_1_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load"/></StgValue>
</operation>

<operation id="508" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:255 %p_ZL1P_1_1_3_load = load i1 %p_ZL1P_1_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load"/></StgValue>
</operation>

<operation id="509" st_id="118" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:256 %tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_1_1_0_load, i2 1, i32 %p_ZL1P_1_1_1_load, i2 2, i32 %p_ZL1P_1_1_2_load, i2 3, i32 %p_ZL1P_1_1_3_load, i32 <undef>, i2 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="510" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:257 %p_ZL1P_0_1_0_load_1 = load i1 %p_ZL1P_0_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_1"/></StgValue>
</operation>

<operation id="511" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:258 %p_ZL1P_0_1_1_load_1 = load i1 %p_ZL1P_0_1_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_1"/></StgValue>
</operation>

<operation id="512" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:259 %p_ZL1P_0_1_2_load_1 = load i1 %p_ZL1P_0_1_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_1"/></StgValue>
</operation>

<operation id="513" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:260 %p_ZL1P_0_1_3_load_1 = load i1 %p_ZL1P_0_1_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_1"/></StgValue>
</operation>

<operation id="514" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:262 %p_ZL1P_1_1_0_load_1 = load i1 %p_ZL1P_1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_1"/></StgValue>
</operation>

<operation id="515" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:263 %p_ZL1P_1_1_1_load_1 = load i1 %p_ZL1P_1_1_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_1"/></StgValue>
</operation>

<operation id="516" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:264 %p_ZL1P_1_1_2_load_1 = load i1 %p_ZL1P_1_1_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_1"/></StgValue>
</operation>

<operation id="517" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:265 %p_ZL1P_1_1_3_load_1 = load i1 %p_ZL1P_1_1_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_1"/></StgValue>
</operation>

<operation id="518" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:287 %p_ZL1P_0_2_0_load = load i1 %p_ZL1P_0_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load"/></StgValue>
</operation>

<operation id="519" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:288 %p_ZL1P_0_2_1_load = load i1 %p_ZL1P_0_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load"/></StgValue>
</operation>

<operation id="520" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:289 %p_ZL1P_0_2_2_load = load i1 %p_ZL1P_0_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load"/></StgValue>
</operation>

<operation id="521" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:290 %p_ZL1P_0_2_3_load = load i1 %p_ZL1P_0_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load"/></StgValue>
</operation>

<operation id="522" st_id="118" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:291 %tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_0_2_0_load, i2 1, i32 %p_ZL1P_0_2_1_load, i2 2, i32 %p_ZL1P_0_2_2_load, i2 3, i32 %p_ZL1P_0_2_3_load, i32 <undef>, i2 %trunc_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="523" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:292 %p_ZL1P_1_2_0_load = load i1 %p_ZL1P_1_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load"/></StgValue>
</operation>

<operation id="524" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:293 %p_ZL1P_1_2_1_load = load i1 %p_ZL1P_1_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load"/></StgValue>
</operation>

<operation id="525" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:294 %p_ZL1P_1_2_2_load = load i1 %p_ZL1P_1_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load"/></StgValue>
</operation>

<operation id="526" st_id="118" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:295 %p_ZL1P_1_2_3_load = load i1 %p_ZL1P_1_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load"/></StgValue>
</operation>

<operation id="527" st_id="118" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:296 %tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_1_2_0_load, i2 1, i32 %p_ZL1P_1_2_1_load, i2 2, i32 %p_ZL1P_1_2_2_load, i2 3, i32 %p_ZL1P_1_2_3_load, i32 <undef>, i2 %trunc_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="528" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:297 %p_ZL1P_0_2_0_load_1 = load i1 %p_ZL1P_0_2_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_1"/></StgValue>
</operation>

<operation id="529" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:298 %p_ZL1P_0_2_1_load_1 = load i1 %p_ZL1P_0_2_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_1"/></StgValue>
</operation>

<operation id="530" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:299 %p_ZL1P_0_2_2_load_1 = load i1 %p_ZL1P_0_2_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_1"/></StgValue>
</operation>

<operation id="531" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:300 %p_ZL1P_0_2_3_load_1 = load i1 %p_ZL1P_0_2_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_1"/></StgValue>
</operation>

<operation id="532" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:302 %p_ZL1P_1_2_0_load_1 = load i1 %p_ZL1P_1_2_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_1"/></StgValue>
</operation>

<operation id="533" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:303 %p_ZL1P_1_2_1_load_1 = load i1 %p_ZL1P_1_2_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_1"/></StgValue>
</operation>

<operation id="534" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:304 %p_ZL1P_1_2_2_load_1 = load i1 %p_ZL1P_1_2_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_1"/></StgValue>
</operation>

<operation id="535" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:305 %p_ZL1P_1_2_3_load_1 = load i1 %p_ZL1P_1_2_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_1"/></StgValue>
</operation>

<operation id="536" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:327 %p_ZL1P_0_3_0_load = load i1 %p_ZL1P_0_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load"/></StgValue>
</operation>

<operation id="537" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:328 %p_ZL1P_0_3_1_load = load i1 %p_ZL1P_0_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load"/></StgValue>
</operation>

<operation id="538" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:329 %p_ZL1P_0_3_2_load = load i1 %p_ZL1P_0_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load"/></StgValue>
</operation>

<operation id="539" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:330 %p_ZL1P_0_3_3_load = load i1 %p_ZL1P_0_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load"/></StgValue>
</operation>

<operation id="540" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:332 %p_ZL1P_1_3_0_load = load i1 %p_ZL1P_1_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load"/></StgValue>
</operation>

<operation id="541" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:333 %p_ZL1P_1_3_1_load = load i1 %p_ZL1P_1_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load"/></StgValue>
</operation>

<operation id="542" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:334 %p_ZL1P_1_3_2_load = load i1 %p_ZL1P_1_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load"/></StgValue>
</operation>

<operation id="543" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:335 %p_ZL1P_1_3_3_load = load i1 %p_ZL1P_1_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load"/></StgValue>
</operation>

<operation id="544" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:337 %p_ZL1P_0_3_0_load_1 = load i1 %p_ZL1P_0_3_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_1"/></StgValue>
</operation>

<operation id="545" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:338 %p_ZL1P_0_3_1_load_1 = load i1 %p_ZL1P_0_3_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_1"/></StgValue>
</operation>

<operation id="546" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:339 %p_ZL1P_0_3_2_load_1 = load i1 %p_ZL1P_0_3_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_1"/></StgValue>
</operation>

<operation id="547" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:340 %p_ZL1P_0_3_3_load_1 = load i1 %p_ZL1P_0_3_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_1"/></StgValue>
</operation>

<operation id="548" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:342 %p_ZL1P_1_3_0_load_1 = load i1 %p_ZL1P_1_3_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_1"/></StgValue>
</operation>

<operation id="549" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:343 %p_ZL1P_1_3_1_load_1 = load i1 %p_ZL1P_1_3_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_1"/></StgValue>
</operation>

<operation id="550" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:344 %p_ZL1P_1_3_2_load_1 = load i1 %p_ZL1P_1_3_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_1"/></StgValue>
</operation>

<operation id="551" st_id="118" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:345 %p_ZL1P_1_3_3_load_1 = load i1 %p_ZL1P_1_3_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="552" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.3:1 %phi_ln48_3 = phi i32 %phitmp7, void %if.else3.i.3, i32 0.5, void %for.inc.2, i32 255.5, void %if.else.i.3

]]></Node>
<StgValue><ssdm name="phi_ln48_3"/></StgValue>
</operation>

<operation id="553" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.3:5 %ui_3 = call i32 @__hls_fptosi_float_i32, i32 %phi_ln48_3

]]></Node>
<StgValue><ssdm name="ui_3"/></StgValue>
</operation>

<operation id="554" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="32">
<![CDATA[
for.inc.3:6 %empty = trunc i32 %ui_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="555" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:19 %add57 = add i3 %k, i3 2

]]></Node>
<StgValue><ssdm name="add57"/></StgValue>
</operation>

<operation id="556" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:20 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add57, i32 2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="557" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:21 %p_cast2 = zext i1 %tmp_52

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="558" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:22 %add67 = add i3 %k, i3 3

]]></Node>
<StgValue><ssdm name="add67"/></StgValue>
</operation>

<operation id="559" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:23 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add67, i32 2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="560" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:24 %p_cast3 = zext i1 %tmp_53

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="561" st_id="119" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:27 %LUT_B0_load_1 = load i8 %LUT_B0_addr_1

]]></Node>
<StgValue><ssdm name="LUT_B0_load_1"/></StgValue>
</operation>

<operation id="562" st_id="119" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:29 %LUT_B1_load_1 = load i8 %LUT_B1_addr_1

]]></Node>
<StgValue><ssdm name="LUT_B1_load_1"/></StgValue>
</operation>

<operation id="563" st_id="119" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:31 %LUT_B2_load_1 = load i8 %LUT_B2_addr_1

]]></Node>
<StgValue><ssdm name="LUT_B2_load_1"/></StgValue>
</operation>

<operation id="564" st_id="119" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:33 %LUT_B3_load_1 = load i8 %LUT_B3_addr_1

]]></Node>
<StgValue><ssdm name="LUT_B3_load_1"/></StgValue>
</operation>

<operation id="565" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:37 %add57_1 = add i3 %k_1, i3 2

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="566" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:38 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add57_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="567" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:39 %p_cast6 = zext i1 %tmp_55

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="568" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:40 %add67_1 = add i3 %k_1, i3 3

]]></Node>
<StgValue><ssdm name="add67_1"/></StgValue>
</operation>

<operation id="569" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:41 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add67_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="570" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:42 %p_cast7 = zext i1 %tmp_56

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="571" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="32">
<![CDATA[
for.inc.3:43 %idxprom27_2 = zext i32 %ui_2

]]></Node>
<StgValue><ssdm name="idxprom27_2"/></StgValue>
</operation>

<operation id="572" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:44 %LUT_B0_addr_2 = getelementptr i32 %LUT_B0, i64 0, i64 %idxprom27_2

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_2"/></StgValue>
</operation>

<operation id="573" st_id="119" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:45 %LUT_B0_load_2 = load i8 %LUT_B0_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B0_load_2"/></StgValue>
</operation>

<operation id="574" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:46 %LUT_B1_addr_2 = getelementptr i32 %LUT_B1, i64 0, i64 %idxprom27_2

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_2"/></StgValue>
</operation>

<operation id="575" st_id="119" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:47 %LUT_B1_load_2 = load i8 %LUT_B1_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B1_load_2"/></StgValue>
</operation>

<operation id="576" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:48 %LUT_B2_addr_2 = getelementptr i32 %LUT_B2, i64 0, i64 %idxprom27_2

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_2"/></StgValue>
</operation>

<operation id="577" st_id="119" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:49 %LUT_B2_load_2 = load i8 %LUT_B2_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B2_load_2"/></StgValue>
</operation>

<operation id="578" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:50 %LUT_B3_addr_2 = getelementptr i32 %LUT_B3, i64 0, i64 %idxprom27_2

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_2"/></StgValue>
</operation>

<operation id="579" st_id="119" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:51 %LUT_B3_load_2 = load i8 %LUT_B3_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B3_load_2"/></StgValue>
</operation>

<operation id="580" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:55 %add57_2 = add i3 %k_2, i3 2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>

<operation id="581" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:56 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add57_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="582" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:57 %p_cast10 = zext i1 %tmp_58

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="583" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:58 %add67_2 = add i3 %k_2, i3 3

]]></Node>
<StgValue><ssdm name="add67_2"/></StgValue>
</operation>

<operation id="584" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:59 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add67_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="585" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:60 %p_cast11 = zext i1 %tmp_59

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="586" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:73 %add57_3 = add i3 %k_3, i3 2

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>

<operation id="587" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:74 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add57_3, i32 2

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="588" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:75 %p_cast14 = zext i1 %tmp_61

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="589" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.3:76 %add67_3 = add i3 %k_3, i3 3

]]></Node>
<StgValue><ssdm name="add67_3"/></StgValue>
</operation>

<operation id="590" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc.3:77 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add67_3, i32 2

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="591" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="1">
<![CDATA[
for.inc.3:78 %p_cast15 = zext i1 %tmp_62

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="592" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:95 %p_ZL1P_0_0_0_addr_2 = getelementptr i32 %p_ZL1P_0_0_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_addr_2"/></StgValue>
</operation>

<operation id="593" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:96 %p_ZL1P_0_0_1_addr_2 = getelementptr i32 %p_ZL1P_0_0_1, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_addr_2"/></StgValue>
</operation>

<operation id="594" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:97 %p_ZL1P_0_0_2_addr_2 = getelementptr i32 %p_ZL1P_0_0_2, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_addr_2"/></StgValue>
</operation>

<operation id="595" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:98 %p_ZL1P_0_0_3_addr_2 = getelementptr i32 %p_ZL1P_0_0_3, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_addr_2"/></StgValue>
</operation>

<operation id="596" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:99 %p_ZL1P_1_0_0_addr_2 = getelementptr i32 %p_ZL1P_1_0_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_addr_2"/></StgValue>
</operation>

<operation id="597" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:100 %p_ZL1P_1_0_1_addr_2 = getelementptr i32 %p_ZL1P_1_0_1, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_addr_2"/></StgValue>
</operation>

<operation id="598" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:101 %p_ZL1P_1_0_2_addr_2 = getelementptr i32 %p_ZL1P_1_0_2, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_addr_2"/></StgValue>
</operation>

<operation id="599" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:102 %p_ZL1P_1_0_3_addr_2 = getelementptr i32 %p_ZL1P_1_0_3, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_addr_2"/></StgValue>
</operation>

<operation id="600" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:103 %p_ZL1P_0_0_0_addr_3 = getelementptr i32 %p_ZL1P_0_0_0, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_addr_3"/></StgValue>
</operation>

<operation id="601" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:104 %p_ZL1P_0_0_1_addr_3 = getelementptr i32 %p_ZL1P_0_0_1, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_addr_3"/></StgValue>
</operation>

<operation id="602" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:105 %p_ZL1P_0_0_2_addr_3 = getelementptr i32 %p_ZL1P_0_0_2, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_addr_3"/></StgValue>
</operation>

<operation id="603" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:106 %p_ZL1P_0_0_3_addr_3 = getelementptr i32 %p_ZL1P_0_0_3, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_addr_3"/></StgValue>
</operation>

<operation id="604" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:107 %p_ZL1P_1_0_0_addr_3 = getelementptr i32 %p_ZL1P_1_0_0, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_addr_3"/></StgValue>
</operation>

<operation id="605" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:108 %p_ZL1P_1_0_1_addr_3 = getelementptr i32 %p_ZL1P_1_0_1, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_addr_3"/></StgValue>
</operation>

<operation id="606" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:109 %p_ZL1P_1_0_2_addr_3 = getelementptr i32 %p_ZL1P_1_0_2, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_addr_3"/></StgValue>
</operation>

<operation id="607" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:110 %p_ZL1P_1_0_3_addr_3 = getelementptr i32 %p_ZL1P_1_0_3, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_addr_3"/></StgValue>
</operation>

<operation id="608" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:127 %p_ZL1P_0_1_0_addr_2 = getelementptr i32 %p_ZL1P_0_1_0, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_addr_2"/></StgValue>
</operation>

<operation id="609" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:128 %p_ZL1P_0_1_1_addr_2 = getelementptr i32 %p_ZL1P_0_1_1, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_addr_2"/></StgValue>
</operation>

<operation id="610" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:129 %p_ZL1P_0_1_2_addr_2 = getelementptr i32 %p_ZL1P_0_1_2, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_addr_2"/></StgValue>
</operation>

<operation id="611" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:130 %p_ZL1P_0_1_3_addr_2 = getelementptr i32 %p_ZL1P_0_1_3, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_addr_2"/></StgValue>
</operation>

<operation id="612" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:131 %p_ZL1P_1_1_0_addr_2 = getelementptr i32 %p_ZL1P_1_1_0, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_addr_2"/></StgValue>
</operation>

<operation id="613" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:132 %p_ZL1P_1_1_1_addr_2 = getelementptr i32 %p_ZL1P_1_1_1, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_addr_2"/></StgValue>
</operation>

<operation id="614" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:133 %p_ZL1P_1_1_2_addr_2 = getelementptr i32 %p_ZL1P_1_1_2, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_addr_2"/></StgValue>
</operation>

<operation id="615" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:134 %p_ZL1P_1_1_3_addr_2 = getelementptr i32 %p_ZL1P_1_1_3, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_addr_2"/></StgValue>
</operation>

<operation id="616" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:135 %p_ZL1P_0_1_0_addr_3 = getelementptr i32 %p_ZL1P_0_1_0, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_addr_3"/></StgValue>
</operation>

<operation id="617" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:136 %p_ZL1P_0_1_1_addr_3 = getelementptr i32 %p_ZL1P_0_1_1, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_addr_3"/></StgValue>
</operation>

<operation id="618" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:137 %p_ZL1P_0_1_2_addr_3 = getelementptr i32 %p_ZL1P_0_1_2, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_addr_3"/></StgValue>
</operation>

<operation id="619" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:138 %p_ZL1P_0_1_3_addr_3 = getelementptr i32 %p_ZL1P_0_1_3, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_addr_3"/></StgValue>
</operation>

<operation id="620" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:139 %p_ZL1P_1_1_0_addr_3 = getelementptr i32 %p_ZL1P_1_1_0, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_addr_3"/></StgValue>
</operation>

<operation id="621" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:140 %p_ZL1P_1_1_1_addr_3 = getelementptr i32 %p_ZL1P_1_1_1, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_addr_3"/></StgValue>
</operation>

<operation id="622" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:141 %p_ZL1P_1_1_2_addr_3 = getelementptr i32 %p_ZL1P_1_1_2, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_addr_3"/></StgValue>
</operation>

<operation id="623" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:142 %p_ZL1P_1_1_3_addr_3 = getelementptr i32 %p_ZL1P_1_1_3, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_addr_3"/></StgValue>
</operation>

<operation id="624" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:159 %p_ZL1P_0_2_0_addr_2 = getelementptr i32 %p_ZL1P_0_2_0, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_addr_2"/></StgValue>
</operation>

<operation id="625" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:160 %p_ZL1P_0_2_1_addr_2 = getelementptr i32 %p_ZL1P_0_2_1, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_addr_2"/></StgValue>
</operation>

<operation id="626" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:161 %p_ZL1P_0_2_2_addr_2 = getelementptr i32 %p_ZL1P_0_2_2, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_addr_2"/></StgValue>
</operation>

<operation id="627" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:162 %p_ZL1P_0_2_3_addr_2 = getelementptr i32 %p_ZL1P_0_2_3, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_addr_2"/></StgValue>
</operation>

<operation id="628" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:163 %p_ZL1P_1_2_0_addr_2 = getelementptr i32 %p_ZL1P_1_2_0, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_addr_2"/></StgValue>
</operation>

<operation id="629" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:164 %p_ZL1P_1_2_1_addr_2 = getelementptr i32 %p_ZL1P_1_2_1, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_addr_2"/></StgValue>
</operation>

<operation id="630" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:165 %p_ZL1P_1_2_2_addr_2 = getelementptr i32 %p_ZL1P_1_2_2, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_addr_2"/></StgValue>
</operation>

<operation id="631" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:166 %p_ZL1P_1_2_3_addr_2 = getelementptr i32 %p_ZL1P_1_2_3, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_addr_2"/></StgValue>
</operation>

<operation id="632" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:167 %p_ZL1P_0_2_0_addr_3 = getelementptr i32 %p_ZL1P_0_2_0, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_addr_3"/></StgValue>
</operation>

<operation id="633" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:168 %p_ZL1P_0_2_1_addr_3 = getelementptr i32 %p_ZL1P_0_2_1, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_addr_3"/></StgValue>
</operation>

<operation id="634" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:169 %p_ZL1P_0_2_2_addr_3 = getelementptr i32 %p_ZL1P_0_2_2, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_addr_3"/></StgValue>
</operation>

<operation id="635" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:170 %p_ZL1P_0_2_3_addr_3 = getelementptr i32 %p_ZL1P_0_2_3, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_addr_3"/></StgValue>
</operation>

<operation id="636" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:171 %p_ZL1P_1_2_0_addr_3 = getelementptr i32 %p_ZL1P_1_2_0, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_addr_3"/></StgValue>
</operation>

<operation id="637" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:172 %p_ZL1P_1_2_1_addr_3 = getelementptr i32 %p_ZL1P_1_2_1, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_addr_3"/></StgValue>
</operation>

<operation id="638" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:173 %p_ZL1P_1_2_2_addr_3 = getelementptr i32 %p_ZL1P_1_2_2, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_addr_3"/></StgValue>
</operation>

<operation id="639" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:174 %p_ZL1P_1_2_3_addr_3 = getelementptr i32 %p_ZL1P_1_2_3, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_addr_3"/></StgValue>
</operation>

<operation id="640" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:191 %p_ZL1P_0_3_0_addr_2 = getelementptr i32 %p_ZL1P_0_3_0, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_addr_2"/></StgValue>
</operation>

<operation id="641" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:192 %p_ZL1P_0_3_1_addr_2 = getelementptr i32 %p_ZL1P_0_3_1, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_addr_2"/></StgValue>
</operation>

<operation id="642" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:193 %p_ZL1P_0_3_2_addr_2 = getelementptr i32 %p_ZL1P_0_3_2, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_addr_2"/></StgValue>
</operation>

<operation id="643" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:194 %p_ZL1P_0_3_3_addr_2 = getelementptr i32 %p_ZL1P_0_3_3, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_addr_2"/></StgValue>
</operation>

<operation id="644" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:195 %p_ZL1P_1_3_0_addr_2 = getelementptr i32 %p_ZL1P_1_3_0, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_addr_2"/></StgValue>
</operation>

<operation id="645" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:196 %p_ZL1P_1_3_1_addr_2 = getelementptr i32 %p_ZL1P_1_3_1, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_addr_2"/></StgValue>
</operation>

<operation id="646" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:197 %p_ZL1P_1_3_2_addr_2 = getelementptr i32 %p_ZL1P_1_3_2, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_addr_2"/></StgValue>
</operation>

<operation id="647" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:198 %p_ZL1P_1_3_3_addr_2 = getelementptr i32 %p_ZL1P_1_3_3, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_addr_2"/></StgValue>
</operation>

<operation id="648" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:199 %p_ZL1P_0_3_0_addr_3 = getelementptr i32 %p_ZL1P_0_3_0, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_addr_3"/></StgValue>
</operation>

<operation id="649" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:200 %p_ZL1P_0_3_1_addr_3 = getelementptr i32 %p_ZL1P_0_3_1, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_addr_3"/></StgValue>
</operation>

<operation id="650" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:201 %p_ZL1P_0_3_2_addr_3 = getelementptr i32 %p_ZL1P_0_3_2, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_addr_3"/></StgValue>
</operation>

<operation id="651" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:202 %p_ZL1P_0_3_3_addr_3 = getelementptr i32 %p_ZL1P_0_3_3, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_addr_3"/></StgValue>
</operation>

<operation id="652" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:203 %p_ZL1P_1_3_0_addr_3 = getelementptr i32 %p_ZL1P_1_3_0, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_addr_3"/></StgValue>
</operation>

<operation id="653" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:204 %p_ZL1P_1_3_1_addr_3 = getelementptr i32 %p_ZL1P_1_3_1, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_addr_3"/></StgValue>
</operation>

<operation id="654" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:205 %p_ZL1P_1_3_2_addr_3 = getelementptr i32 %p_ZL1P_1_3_2, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_addr_3"/></StgValue>
</operation>

<operation id="655" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:206 %p_ZL1P_1_3_3_addr_3 = getelementptr i32 %p_ZL1P_1_3_3, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_addr_3"/></StgValue>
</operation>

<operation id="656" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:217 %p_ZL1P_0_0_0_load_1 = load i1 %p_ZL1P_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_1"/></StgValue>
</operation>

<operation id="657" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:218 %p_ZL1P_0_0_1_load_1 = load i1 %p_ZL1P_0_0_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_1"/></StgValue>
</operation>

<operation id="658" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:219 %p_ZL1P_0_0_2_load_1 = load i1 %p_ZL1P_0_0_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_1"/></StgValue>
</operation>

<operation id="659" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:220 %p_ZL1P_0_0_3_load_1 = load i1 %p_ZL1P_0_0_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_1"/></StgValue>
</operation>

<operation id="660" st_id="119" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:221 %tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_0_0_0_load_1, i2 0, i32 %p_ZL1P_0_0_1_load_1, i2 1, i32 %p_ZL1P_0_0_2_load_1, i2 2, i32 %p_ZL1P_0_0_3_load_1, i32 <undef>, i2 %trunc_ln46

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="661" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:222 %p_ZL1P_1_0_0_load_1 = load i1 %p_ZL1P_1_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_1"/></StgValue>
</operation>

<operation id="662" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:223 %p_ZL1P_1_0_1_load_1 = load i1 %p_ZL1P_1_0_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_1"/></StgValue>
</operation>

<operation id="663" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:224 %p_ZL1P_1_0_2_load_1 = load i1 %p_ZL1P_1_0_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_1"/></StgValue>
</operation>

<operation id="664" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:225 %p_ZL1P_1_0_3_load_1 = load i1 %p_ZL1P_1_0_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_1"/></StgValue>
</operation>

<operation id="665" st_id="119" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:226 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_1_0_0_load_1, i2 0, i32 %p_ZL1P_1_0_1_load_1, i2 1, i32 %p_ZL1P_1_0_2_load_1, i2 2, i32 %p_ZL1P_1_0_3_load_1, i32 <undef>, i2 %trunc_ln46

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="666" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:227 %p_ZL1P_0_0_0_load_2 = load i1 %p_ZL1P_0_0_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_2"/></StgValue>
</operation>

<operation id="667" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:228 %p_ZL1P_0_0_1_load_2 = load i1 %p_ZL1P_0_0_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_2"/></StgValue>
</operation>

<operation id="668" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:229 %p_ZL1P_0_0_2_load_2 = load i1 %p_ZL1P_0_0_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_2"/></StgValue>
</operation>

<operation id="669" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:230 %p_ZL1P_0_0_3_load_2 = load i1 %p_ZL1P_0_0_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_2"/></StgValue>
</operation>

<operation id="670" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:232 %p_ZL1P_1_0_0_load_2 = load i1 %p_ZL1P_1_0_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_2"/></StgValue>
</operation>

<operation id="671" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:233 %p_ZL1P_1_0_1_load_2 = load i1 %p_ZL1P_1_0_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_2"/></StgValue>
</operation>

<operation id="672" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:234 %p_ZL1P_1_0_2_load_2 = load i1 %p_ZL1P_1_0_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_2"/></StgValue>
</operation>

<operation id="673" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:235 %p_ZL1P_1_0_3_load_2 = load i1 %p_ZL1P_1_0_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_2"/></StgValue>
</operation>

<operation id="674" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:237 %p_ZL1P_0_0_0_load_3 = load i1 %p_ZL1P_0_0_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_3"/></StgValue>
</operation>

<operation id="675" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:238 %p_ZL1P_0_0_1_load_3 = load i1 %p_ZL1P_0_0_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_3"/></StgValue>
</operation>

<operation id="676" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:239 %p_ZL1P_0_0_2_load_3 = load i1 %p_ZL1P_0_0_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_3"/></StgValue>
</operation>

<operation id="677" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:240 %p_ZL1P_0_0_3_load_3 = load i1 %p_ZL1P_0_0_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_3"/></StgValue>
</operation>

<operation id="678" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:242 %p_ZL1P_1_0_0_load_3 = load i1 %p_ZL1P_1_0_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_3"/></StgValue>
</operation>

<operation id="679" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:243 %p_ZL1P_1_0_1_load_3 = load i1 %p_ZL1P_1_0_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_3"/></StgValue>
</operation>

<operation id="680" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:244 %p_ZL1P_1_0_2_load_3 = load i1 %p_ZL1P_1_0_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_3"/></StgValue>
</operation>

<operation id="681" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:245 %p_ZL1P_1_0_3_load_3 = load i1 %p_ZL1P_1_0_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_3"/></StgValue>
</operation>

<operation id="682" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:257 %p_ZL1P_0_1_0_load_1 = load i1 %p_ZL1P_0_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_1"/></StgValue>
</operation>

<operation id="683" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:258 %p_ZL1P_0_1_1_load_1 = load i1 %p_ZL1P_0_1_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_1"/></StgValue>
</operation>

<operation id="684" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:259 %p_ZL1P_0_1_2_load_1 = load i1 %p_ZL1P_0_1_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_1"/></StgValue>
</operation>

<operation id="685" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:260 %p_ZL1P_0_1_3_load_1 = load i1 %p_ZL1P_0_1_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_1"/></StgValue>
</operation>

<operation id="686" st_id="119" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:261 %tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_0_1_0_load_1, i2 0, i32 %p_ZL1P_0_1_1_load_1, i2 1, i32 %p_ZL1P_0_1_2_load_1, i2 2, i32 %p_ZL1P_0_1_3_load_1, i32 <undef>, i2 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="687" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:262 %p_ZL1P_1_1_0_load_1 = load i1 %p_ZL1P_1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_1"/></StgValue>
</operation>

<operation id="688" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:263 %p_ZL1P_1_1_1_load_1 = load i1 %p_ZL1P_1_1_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_1"/></StgValue>
</operation>

<operation id="689" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:264 %p_ZL1P_1_1_2_load_1 = load i1 %p_ZL1P_1_1_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_1"/></StgValue>
</operation>

<operation id="690" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:265 %p_ZL1P_1_1_3_load_1 = load i1 %p_ZL1P_1_1_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_1"/></StgValue>
</operation>

<operation id="691" st_id="119" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:266 %tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_1_1_0_load_1, i2 0, i32 %p_ZL1P_1_1_1_load_1, i2 1, i32 %p_ZL1P_1_1_2_load_1, i2 2, i32 %p_ZL1P_1_1_3_load_1, i32 <undef>, i2 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="692" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:267 %p_ZL1P_0_1_0_load_2 = load i1 %p_ZL1P_0_1_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_2"/></StgValue>
</operation>

<operation id="693" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:268 %p_ZL1P_0_1_1_load_2 = load i1 %p_ZL1P_0_1_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_2"/></StgValue>
</operation>

<operation id="694" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:269 %p_ZL1P_0_1_2_load_2 = load i1 %p_ZL1P_0_1_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_2"/></StgValue>
</operation>

<operation id="695" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:270 %p_ZL1P_0_1_3_load_2 = load i1 %p_ZL1P_0_1_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_2"/></StgValue>
</operation>

<operation id="696" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:272 %p_ZL1P_1_1_0_load_2 = load i1 %p_ZL1P_1_1_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_2"/></StgValue>
</operation>

<operation id="697" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:273 %p_ZL1P_1_1_1_load_2 = load i1 %p_ZL1P_1_1_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_2"/></StgValue>
</operation>

<operation id="698" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:274 %p_ZL1P_1_1_2_load_2 = load i1 %p_ZL1P_1_1_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_2"/></StgValue>
</operation>

<operation id="699" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:275 %p_ZL1P_1_1_3_load_2 = load i1 %p_ZL1P_1_1_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_2"/></StgValue>
</operation>

<operation id="700" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:277 %p_ZL1P_0_1_0_load_3 = load i1 %p_ZL1P_0_1_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_3"/></StgValue>
</operation>

<operation id="701" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:278 %p_ZL1P_0_1_1_load_3 = load i1 %p_ZL1P_0_1_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_3"/></StgValue>
</operation>

<operation id="702" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:279 %p_ZL1P_0_1_2_load_3 = load i1 %p_ZL1P_0_1_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_3"/></StgValue>
</operation>

<operation id="703" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:280 %p_ZL1P_0_1_3_load_3 = load i1 %p_ZL1P_0_1_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_3"/></StgValue>
</operation>

<operation id="704" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:282 %p_ZL1P_1_1_0_load_3 = load i1 %p_ZL1P_1_1_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_3"/></StgValue>
</operation>

<operation id="705" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:283 %p_ZL1P_1_1_1_load_3 = load i1 %p_ZL1P_1_1_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_3"/></StgValue>
</operation>

<operation id="706" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:284 %p_ZL1P_1_1_2_load_3 = load i1 %p_ZL1P_1_1_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_3"/></StgValue>
</operation>

<operation id="707" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:285 %p_ZL1P_1_1_3_load_3 = load i1 %p_ZL1P_1_1_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_3"/></StgValue>
</operation>

<operation id="708" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:297 %p_ZL1P_0_2_0_load_1 = load i1 %p_ZL1P_0_2_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_1"/></StgValue>
</operation>

<operation id="709" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:298 %p_ZL1P_0_2_1_load_1 = load i1 %p_ZL1P_0_2_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_1"/></StgValue>
</operation>

<operation id="710" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:299 %p_ZL1P_0_2_2_load_1 = load i1 %p_ZL1P_0_2_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_1"/></StgValue>
</operation>

<operation id="711" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:300 %p_ZL1P_0_2_3_load_1 = load i1 %p_ZL1P_0_2_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_1"/></StgValue>
</operation>

<operation id="712" st_id="119" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:301 %tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_0_2_0_load_1, i2 0, i32 %p_ZL1P_0_2_1_load_1, i2 1, i32 %p_ZL1P_0_2_2_load_1, i2 2, i32 %p_ZL1P_0_2_3_load_1, i32 <undef>, i2 %trunc_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="713" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:302 %p_ZL1P_1_2_0_load_1 = load i1 %p_ZL1P_1_2_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_1"/></StgValue>
</operation>

<operation id="714" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:303 %p_ZL1P_1_2_1_load_1 = load i1 %p_ZL1P_1_2_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_1"/></StgValue>
</operation>

<operation id="715" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:304 %p_ZL1P_1_2_2_load_1 = load i1 %p_ZL1P_1_2_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_1"/></StgValue>
</operation>

<operation id="716" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:305 %p_ZL1P_1_2_3_load_1 = load i1 %p_ZL1P_1_2_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_1"/></StgValue>
</operation>

<operation id="717" st_id="119" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:306 %tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_1_2_0_load_1, i2 0, i32 %p_ZL1P_1_2_1_load_1, i2 1, i32 %p_ZL1P_1_2_2_load_1, i2 2, i32 %p_ZL1P_1_2_3_load_1, i32 <undef>, i2 %trunc_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="718" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:307 %p_ZL1P_0_2_0_load_2 = load i1 %p_ZL1P_0_2_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_2"/></StgValue>
</operation>

<operation id="719" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:308 %p_ZL1P_0_2_1_load_2 = load i1 %p_ZL1P_0_2_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_2"/></StgValue>
</operation>

<operation id="720" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:309 %p_ZL1P_0_2_2_load_2 = load i1 %p_ZL1P_0_2_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_2"/></StgValue>
</operation>

<operation id="721" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:310 %p_ZL1P_0_2_3_load_2 = load i1 %p_ZL1P_0_2_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_2"/></StgValue>
</operation>

<operation id="722" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:312 %p_ZL1P_1_2_0_load_2 = load i1 %p_ZL1P_1_2_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_2"/></StgValue>
</operation>

<operation id="723" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:313 %p_ZL1P_1_2_1_load_2 = load i1 %p_ZL1P_1_2_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_2"/></StgValue>
</operation>

<operation id="724" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:314 %p_ZL1P_1_2_2_load_2 = load i1 %p_ZL1P_1_2_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_2"/></StgValue>
</operation>

<operation id="725" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:315 %p_ZL1P_1_2_3_load_2 = load i1 %p_ZL1P_1_2_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_2"/></StgValue>
</operation>

<operation id="726" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:317 %p_ZL1P_0_2_0_load_3 = load i1 %p_ZL1P_0_2_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_3"/></StgValue>
</operation>

<operation id="727" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:318 %p_ZL1P_0_2_1_load_3 = load i1 %p_ZL1P_0_2_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_3"/></StgValue>
</operation>

<operation id="728" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:319 %p_ZL1P_0_2_2_load_3 = load i1 %p_ZL1P_0_2_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_3"/></StgValue>
</operation>

<operation id="729" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:320 %p_ZL1P_0_2_3_load_3 = load i1 %p_ZL1P_0_2_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_3"/></StgValue>
</operation>

<operation id="730" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:322 %p_ZL1P_1_2_0_load_3 = load i1 %p_ZL1P_1_2_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_3"/></StgValue>
</operation>

<operation id="731" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:323 %p_ZL1P_1_2_1_load_3 = load i1 %p_ZL1P_1_2_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_3"/></StgValue>
</operation>

<operation id="732" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:324 %p_ZL1P_1_2_2_load_3 = load i1 %p_ZL1P_1_2_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_3"/></StgValue>
</operation>

<operation id="733" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:325 %p_ZL1P_1_2_3_load_3 = load i1 %p_ZL1P_1_2_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_3"/></StgValue>
</operation>

<operation id="734" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:327 %p_ZL1P_0_3_0_load = load i1 %p_ZL1P_0_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load"/></StgValue>
</operation>

<operation id="735" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:328 %p_ZL1P_0_3_1_load = load i1 %p_ZL1P_0_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load"/></StgValue>
</operation>

<operation id="736" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:329 %p_ZL1P_0_3_2_load = load i1 %p_ZL1P_0_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load"/></StgValue>
</operation>

<operation id="737" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:330 %p_ZL1P_0_3_3_load = load i1 %p_ZL1P_0_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load"/></StgValue>
</operation>

<operation id="738" st_id="119" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:331 %tmp_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_0_3_0_load, i2 1, i32 %p_ZL1P_0_3_1_load, i2 2, i32 %p_ZL1P_0_3_2_load, i2 3, i32 %p_ZL1P_0_3_3_load, i32 <undef>, i2 %trunc_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="739" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:332 %p_ZL1P_1_3_0_load = load i1 %p_ZL1P_1_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load"/></StgValue>
</operation>

<operation id="740" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:333 %p_ZL1P_1_3_1_load = load i1 %p_ZL1P_1_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load"/></StgValue>
</operation>

<operation id="741" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:334 %p_ZL1P_1_3_2_load = load i1 %p_ZL1P_1_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load"/></StgValue>
</operation>

<operation id="742" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:335 %p_ZL1P_1_3_3_load = load i1 %p_ZL1P_1_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load"/></StgValue>
</operation>

<operation id="743" st_id="119" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:336 %tmp_28 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_1_3_0_load, i2 1, i32 %p_ZL1P_1_3_1_load, i2 2, i32 %p_ZL1P_1_3_2_load, i2 3, i32 %p_ZL1P_1_3_3_load, i32 <undef>, i2 %trunc_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="744" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:337 %p_ZL1P_0_3_0_load_1 = load i1 %p_ZL1P_0_3_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_1"/></StgValue>
</operation>

<operation id="745" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:338 %p_ZL1P_0_3_1_load_1 = load i1 %p_ZL1P_0_3_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_1"/></StgValue>
</operation>

<operation id="746" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:339 %p_ZL1P_0_3_2_load_1 = load i1 %p_ZL1P_0_3_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_1"/></StgValue>
</operation>

<operation id="747" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:340 %p_ZL1P_0_3_3_load_1 = load i1 %p_ZL1P_0_3_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_1"/></StgValue>
</operation>

<operation id="748" st_id="119" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:341 %tmp_29 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_0_3_0_load_1, i2 0, i32 %p_ZL1P_0_3_1_load_1, i2 1, i32 %p_ZL1P_0_3_2_load_1, i2 2, i32 %p_ZL1P_0_3_3_load_1, i32 <undef>, i2 %trunc_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="749" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:342 %p_ZL1P_1_3_0_load_1 = load i1 %p_ZL1P_1_3_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_1"/></StgValue>
</operation>

<operation id="750" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:343 %p_ZL1P_1_3_1_load_1 = load i1 %p_ZL1P_1_3_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_1"/></StgValue>
</operation>

<operation id="751" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:344 %p_ZL1P_1_3_2_load_1 = load i1 %p_ZL1P_1_3_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_1"/></StgValue>
</operation>

<operation id="752" st_id="119" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:345 %p_ZL1P_1_3_3_load_1 = load i1 %p_ZL1P_1_3_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_1"/></StgValue>
</operation>

<operation id="753" st_id="119" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:346 %tmp_30 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_1_3_0_load_1, i2 0, i32 %p_ZL1P_1_3_1_load_1, i2 1, i32 %p_ZL1P_1_3_2_load_1, i2 2, i32 %p_ZL1P_1_3_3_load_1, i32 <undef>, i2 %trunc_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="754" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:347 %p_ZL1P_0_3_0_load_2 = load i1 %p_ZL1P_0_3_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_2"/></StgValue>
</operation>

<operation id="755" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:348 %p_ZL1P_0_3_1_load_2 = load i1 %p_ZL1P_0_3_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_2"/></StgValue>
</operation>

<operation id="756" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:349 %p_ZL1P_0_3_2_load_2 = load i1 %p_ZL1P_0_3_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_2"/></StgValue>
</operation>

<operation id="757" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:350 %p_ZL1P_0_3_3_load_2 = load i1 %p_ZL1P_0_3_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_2"/></StgValue>
</operation>

<operation id="758" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:352 %p_ZL1P_1_3_0_load_2 = load i1 %p_ZL1P_1_3_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_2"/></StgValue>
</operation>

<operation id="759" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:353 %p_ZL1P_1_3_1_load_2 = load i1 %p_ZL1P_1_3_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_2"/></StgValue>
</operation>

<operation id="760" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:354 %p_ZL1P_1_3_2_load_2 = load i1 %p_ZL1P_1_3_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_2"/></StgValue>
</operation>

<operation id="761" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:355 %p_ZL1P_1_3_3_load_2 = load i1 %p_ZL1P_1_3_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_2"/></StgValue>
</operation>

<operation id="762" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:357 %p_ZL1P_0_3_0_load_3 = load i1 %p_ZL1P_0_3_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_3"/></StgValue>
</operation>

<operation id="763" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:358 %p_ZL1P_0_3_1_load_3 = load i1 %p_ZL1P_0_3_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_3"/></StgValue>
</operation>

<operation id="764" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:359 %p_ZL1P_0_3_2_load_3 = load i1 %p_ZL1P_0_3_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_3"/></StgValue>
</operation>

<operation id="765" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:360 %p_ZL1P_0_3_3_load_3 = load i1 %p_ZL1P_0_3_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_3"/></StgValue>
</operation>

<operation id="766" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:362 %p_ZL1P_1_3_0_load_3 = load i1 %p_ZL1P_1_3_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_3"/></StgValue>
</operation>

<operation id="767" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:363 %p_ZL1P_1_3_1_load_3 = load i1 %p_ZL1P_1_3_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_3"/></StgValue>
</operation>

<operation id="768" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:364 %p_ZL1P_1_3_2_load_3 = load i1 %p_ZL1P_1_3_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_3"/></StgValue>
</operation>

<operation id="769" st_id="119" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:365 %p_ZL1P_1_3_3_load_3 = load i1 %p_ZL1P_1_3_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="770" st_id="120" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:45 %LUT_B0_load_2 = load i8 %LUT_B0_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B0_load_2"/></StgValue>
</operation>

<operation id="771" st_id="120" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:47 %LUT_B1_load_2 = load i8 %LUT_B1_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B1_load_2"/></StgValue>
</operation>

<operation id="772" st_id="120" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:49 %LUT_B2_load_2 = load i8 %LUT_B2_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B2_load_2"/></StgValue>
</operation>

<operation id="773" st_id="120" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:51 %LUT_B3_load_2 = load i8 %LUT_B3_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B3_load_2"/></StgValue>
</operation>

<operation id="774" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="32">
<![CDATA[
for.inc.3:61 %idxprom27_3 = zext i32 %ui_3

]]></Node>
<StgValue><ssdm name="idxprom27_3"/></StgValue>
</operation>

<operation id="775" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:62 %LUT_B0_addr_3 = getelementptr i32 %LUT_B0, i64 0, i64 %idxprom27_3

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_3"/></StgValue>
</operation>

<operation id="776" st_id="120" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:63 %LUT_B0_load_3 = load i8 %LUT_B0_addr_3

]]></Node>
<StgValue><ssdm name="LUT_B0_load_3"/></StgValue>
</operation>

<operation id="777" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:64 %LUT_B1_addr_3 = getelementptr i32 %LUT_B1, i64 0, i64 %idxprom27_3

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_3"/></StgValue>
</operation>

<operation id="778" st_id="120" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:65 %LUT_B1_load_3 = load i8 %LUT_B1_addr_3

]]></Node>
<StgValue><ssdm name="LUT_B1_load_3"/></StgValue>
</operation>

<operation id="779" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:66 %LUT_B2_addr_3 = getelementptr i32 %LUT_B2, i64 0, i64 %idxprom27_3

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_3"/></StgValue>
</operation>

<operation id="780" st_id="120" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:67 %LUT_B2_load_3 = load i8 %LUT_B2_addr_3

]]></Node>
<StgValue><ssdm name="LUT_B2_load_3"/></StgValue>
</operation>

<operation id="781" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:68 %LUT_B3_addr_3 = getelementptr i32 %LUT_B3, i64 0, i64 %idxprom27_3

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_3"/></StgValue>
</operation>

<operation id="782" st_id="120" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:69 %LUT_B3_load_3 = load i8 %LUT_B3_addr_3

]]></Node>
<StgValue><ssdm name="LUT_B3_load_3"/></StgValue>
</operation>

<operation id="783" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:227 %p_ZL1P_0_0_0_load_2 = load i1 %p_ZL1P_0_0_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_2"/></StgValue>
</operation>

<operation id="784" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:228 %p_ZL1P_0_0_1_load_2 = load i1 %p_ZL1P_0_0_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_2"/></StgValue>
</operation>

<operation id="785" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:229 %p_ZL1P_0_0_2_load_2 = load i1 %p_ZL1P_0_0_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_2"/></StgValue>
</operation>

<operation id="786" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:230 %p_ZL1P_0_0_3_load_2 = load i1 %p_ZL1P_0_0_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_2"/></StgValue>
</operation>

<operation id="787" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:231 %tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_0_0_0_load_2, i2 3, i32 %p_ZL1P_0_0_1_load_2, i2 0, i32 %p_ZL1P_0_0_2_load_2, i2 1, i32 %p_ZL1P_0_0_3_load_2, i32 <undef>, i2 %trunc_ln46

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="788" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:232 %p_ZL1P_1_0_0_load_2 = load i1 %p_ZL1P_1_0_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_2"/></StgValue>
</operation>

<operation id="789" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:233 %p_ZL1P_1_0_1_load_2 = load i1 %p_ZL1P_1_0_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_2"/></StgValue>
</operation>

<operation id="790" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:234 %p_ZL1P_1_0_2_load_2 = load i1 %p_ZL1P_1_0_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_2"/></StgValue>
</operation>

<operation id="791" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:235 %p_ZL1P_1_0_3_load_2 = load i1 %p_ZL1P_1_0_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_2"/></StgValue>
</operation>

<operation id="792" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:236 %tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_1_0_0_load_2, i2 3, i32 %p_ZL1P_1_0_1_load_2, i2 0, i32 %p_ZL1P_1_0_2_load_2, i2 1, i32 %p_ZL1P_1_0_3_load_2, i32 <undef>, i2 %trunc_ln46

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="793" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:237 %p_ZL1P_0_0_0_load_3 = load i1 %p_ZL1P_0_0_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_3"/></StgValue>
</operation>

<operation id="794" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:238 %p_ZL1P_0_0_1_load_3 = load i1 %p_ZL1P_0_0_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_3"/></StgValue>
</operation>

<operation id="795" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:239 %p_ZL1P_0_0_2_load_3 = load i1 %p_ZL1P_0_0_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_3"/></StgValue>
</operation>

<operation id="796" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:240 %p_ZL1P_0_0_3_load_3 = load i1 %p_ZL1P_0_0_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_3"/></StgValue>
</operation>

<operation id="797" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:241 %tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_0_0_0_load_3, i2 2, i32 %p_ZL1P_0_0_1_load_3, i2 3, i32 %p_ZL1P_0_0_2_load_3, i2 0, i32 %p_ZL1P_0_0_3_load_3, i32 <undef>, i2 %trunc_ln46

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="798" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:242 %p_ZL1P_1_0_0_load_3 = load i1 %p_ZL1P_1_0_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_3"/></StgValue>
</operation>

<operation id="799" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:243 %p_ZL1P_1_0_1_load_3 = load i1 %p_ZL1P_1_0_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_3"/></StgValue>
</operation>

<operation id="800" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:244 %p_ZL1P_1_0_2_load_3 = load i1 %p_ZL1P_1_0_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_3"/></StgValue>
</operation>

<operation id="801" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:245 %p_ZL1P_1_0_3_load_3 = load i1 %p_ZL1P_1_0_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_3"/></StgValue>
</operation>

<operation id="802" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:246 %tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_1_0_0_load_3, i2 2, i32 %p_ZL1P_1_0_1_load_3, i2 3, i32 %p_ZL1P_1_0_2_load_3, i2 0, i32 %p_ZL1P_1_0_3_load_3, i32 <undef>, i2 %trunc_ln46

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="803" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:267 %p_ZL1P_0_1_0_load_2 = load i1 %p_ZL1P_0_1_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_2"/></StgValue>
</operation>

<operation id="804" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:268 %p_ZL1P_0_1_1_load_2 = load i1 %p_ZL1P_0_1_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_2"/></StgValue>
</operation>

<operation id="805" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:269 %p_ZL1P_0_1_2_load_2 = load i1 %p_ZL1P_0_1_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_2"/></StgValue>
</operation>

<operation id="806" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:270 %p_ZL1P_0_1_3_load_2 = load i1 %p_ZL1P_0_1_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_2"/></StgValue>
</operation>

<operation id="807" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:271 %tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_0_1_0_load_2, i2 3, i32 %p_ZL1P_0_1_1_load_2, i2 0, i32 %p_ZL1P_0_1_2_load_2, i2 1, i32 %p_ZL1P_0_1_3_load_2, i32 <undef>, i2 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="808" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:272 %p_ZL1P_1_1_0_load_2 = load i1 %p_ZL1P_1_1_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_2"/></StgValue>
</operation>

<operation id="809" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:273 %p_ZL1P_1_1_1_load_2 = load i1 %p_ZL1P_1_1_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_2"/></StgValue>
</operation>

<operation id="810" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:274 %p_ZL1P_1_1_2_load_2 = load i1 %p_ZL1P_1_1_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_2"/></StgValue>
</operation>

<operation id="811" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:275 %p_ZL1P_1_1_3_load_2 = load i1 %p_ZL1P_1_1_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_2"/></StgValue>
</operation>

<operation id="812" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:276 %tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_1_1_0_load_2, i2 3, i32 %p_ZL1P_1_1_1_load_2, i2 0, i32 %p_ZL1P_1_1_2_load_2, i2 1, i32 %p_ZL1P_1_1_3_load_2, i32 <undef>, i2 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="813" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:277 %p_ZL1P_0_1_0_load_3 = load i1 %p_ZL1P_0_1_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_3"/></StgValue>
</operation>

<operation id="814" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:278 %p_ZL1P_0_1_1_load_3 = load i1 %p_ZL1P_0_1_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_3"/></StgValue>
</operation>

<operation id="815" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:279 %p_ZL1P_0_1_2_load_3 = load i1 %p_ZL1P_0_1_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_3"/></StgValue>
</operation>

<operation id="816" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:280 %p_ZL1P_0_1_3_load_3 = load i1 %p_ZL1P_0_1_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_3"/></StgValue>
</operation>

<operation id="817" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:281 %tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_0_1_0_load_3, i2 2, i32 %p_ZL1P_0_1_1_load_3, i2 3, i32 %p_ZL1P_0_1_2_load_3, i2 0, i32 %p_ZL1P_0_1_3_load_3, i32 <undef>, i2 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="818" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:282 %p_ZL1P_1_1_0_load_3 = load i1 %p_ZL1P_1_1_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_3"/></StgValue>
</operation>

<operation id="819" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:283 %p_ZL1P_1_1_1_load_3 = load i1 %p_ZL1P_1_1_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_3"/></StgValue>
</operation>

<operation id="820" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:284 %p_ZL1P_1_1_2_load_3 = load i1 %p_ZL1P_1_1_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_3"/></StgValue>
</operation>

<operation id="821" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:285 %p_ZL1P_1_1_3_load_3 = load i1 %p_ZL1P_1_1_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_3"/></StgValue>
</operation>

<operation id="822" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:286 %tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_1_1_0_load_3, i2 2, i32 %p_ZL1P_1_1_1_load_3, i2 3, i32 %p_ZL1P_1_1_2_load_3, i2 0, i32 %p_ZL1P_1_1_3_load_3, i32 <undef>, i2 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="823" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:307 %p_ZL1P_0_2_0_load_2 = load i1 %p_ZL1P_0_2_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_2"/></StgValue>
</operation>

<operation id="824" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:308 %p_ZL1P_0_2_1_load_2 = load i1 %p_ZL1P_0_2_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_2"/></StgValue>
</operation>

<operation id="825" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:309 %p_ZL1P_0_2_2_load_2 = load i1 %p_ZL1P_0_2_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_2"/></StgValue>
</operation>

<operation id="826" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:310 %p_ZL1P_0_2_3_load_2 = load i1 %p_ZL1P_0_2_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_2"/></StgValue>
</operation>

<operation id="827" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:311 %tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_0_2_0_load_2, i2 3, i32 %p_ZL1P_0_2_1_load_2, i2 0, i32 %p_ZL1P_0_2_2_load_2, i2 1, i32 %p_ZL1P_0_2_3_load_2, i32 <undef>, i2 %trunc_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="828" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:312 %p_ZL1P_1_2_0_load_2 = load i1 %p_ZL1P_1_2_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_2"/></StgValue>
</operation>

<operation id="829" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:313 %p_ZL1P_1_2_1_load_2 = load i1 %p_ZL1P_1_2_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_2"/></StgValue>
</operation>

<operation id="830" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:314 %p_ZL1P_1_2_2_load_2 = load i1 %p_ZL1P_1_2_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_2"/></StgValue>
</operation>

<operation id="831" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:315 %p_ZL1P_1_2_3_load_2 = load i1 %p_ZL1P_1_2_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_2"/></StgValue>
</operation>

<operation id="832" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:316 %tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_1_2_0_load_2, i2 3, i32 %p_ZL1P_1_2_1_load_2, i2 0, i32 %p_ZL1P_1_2_2_load_2, i2 1, i32 %p_ZL1P_1_2_3_load_2, i32 <undef>, i2 %trunc_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="833" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:317 %p_ZL1P_0_2_0_load_3 = load i1 %p_ZL1P_0_2_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_3"/></StgValue>
</operation>

<operation id="834" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:318 %p_ZL1P_0_2_1_load_3 = load i1 %p_ZL1P_0_2_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_3"/></StgValue>
</operation>

<operation id="835" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:319 %p_ZL1P_0_2_2_load_3 = load i1 %p_ZL1P_0_2_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_3"/></StgValue>
</operation>

<operation id="836" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:320 %p_ZL1P_0_2_3_load_3 = load i1 %p_ZL1P_0_2_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_3"/></StgValue>
</operation>

<operation id="837" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:321 %tmp_25 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_0_2_0_load_3, i2 2, i32 %p_ZL1P_0_2_1_load_3, i2 3, i32 %p_ZL1P_0_2_2_load_3, i2 0, i32 %p_ZL1P_0_2_3_load_3, i32 <undef>, i2 %trunc_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="838" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:322 %p_ZL1P_1_2_0_load_3 = load i1 %p_ZL1P_1_2_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_3"/></StgValue>
</operation>

<operation id="839" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:323 %p_ZL1P_1_2_1_load_3 = load i1 %p_ZL1P_1_2_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_3"/></StgValue>
</operation>

<operation id="840" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:324 %p_ZL1P_1_2_2_load_3 = load i1 %p_ZL1P_1_2_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_3"/></StgValue>
</operation>

<operation id="841" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:325 %p_ZL1P_1_2_3_load_3 = load i1 %p_ZL1P_1_2_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_3"/></StgValue>
</operation>

<operation id="842" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:326 %tmp_26 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_1_2_0_load_3, i2 2, i32 %p_ZL1P_1_2_1_load_3, i2 3, i32 %p_ZL1P_1_2_2_load_3, i2 0, i32 %p_ZL1P_1_2_3_load_3, i32 <undef>, i2 %trunc_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="843" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:347 %p_ZL1P_0_3_0_load_2 = load i1 %p_ZL1P_0_3_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_2"/></StgValue>
</operation>

<operation id="844" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:348 %p_ZL1P_0_3_1_load_2 = load i1 %p_ZL1P_0_3_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_2"/></StgValue>
</operation>

<operation id="845" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:349 %p_ZL1P_0_3_2_load_2 = load i1 %p_ZL1P_0_3_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_2"/></StgValue>
</operation>

<operation id="846" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:350 %p_ZL1P_0_3_3_load_2 = load i1 %p_ZL1P_0_3_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_2"/></StgValue>
</operation>

<operation id="847" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:351 %tmp_31 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_0_3_0_load_2, i2 3, i32 %p_ZL1P_0_3_1_load_2, i2 0, i32 %p_ZL1P_0_3_2_load_2, i2 1, i32 %p_ZL1P_0_3_3_load_2, i32 <undef>, i2 %trunc_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="848" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:352 %p_ZL1P_1_3_0_load_2 = load i1 %p_ZL1P_1_3_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_2"/></StgValue>
</operation>

<operation id="849" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:353 %p_ZL1P_1_3_1_load_2 = load i1 %p_ZL1P_1_3_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_2"/></StgValue>
</operation>

<operation id="850" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:354 %p_ZL1P_1_3_2_load_2 = load i1 %p_ZL1P_1_3_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_2"/></StgValue>
</operation>

<operation id="851" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:355 %p_ZL1P_1_3_3_load_2 = load i1 %p_ZL1P_1_3_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_2"/></StgValue>
</operation>

<operation id="852" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:356 %tmp_32 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_1_3_0_load_2, i2 3, i32 %p_ZL1P_1_3_1_load_2, i2 0, i32 %p_ZL1P_1_3_2_load_2, i2 1, i32 %p_ZL1P_1_3_3_load_2, i32 <undef>, i2 %trunc_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="853" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:357 %p_ZL1P_0_3_0_load_3 = load i1 %p_ZL1P_0_3_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_3"/></StgValue>
</operation>

<operation id="854" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:358 %p_ZL1P_0_3_1_load_3 = load i1 %p_ZL1P_0_3_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_3"/></StgValue>
</operation>

<operation id="855" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:359 %p_ZL1P_0_3_2_load_3 = load i1 %p_ZL1P_0_3_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_3"/></StgValue>
</operation>

<operation id="856" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:360 %p_ZL1P_0_3_3_load_3 = load i1 %p_ZL1P_0_3_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_3"/></StgValue>
</operation>

<operation id="857" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:361 %tmp_33 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_0_3_0_load_3, i2 2, i32 %p_ZL1P_0_3_1_load_3, i2 3, i32 %p_ZL1P_0_3_2_load_3, i2 0, i32 %p_ZL1P_0_3_3_load_3, i32 <undef>, i2 %trunc_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="858" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:362 %p_ZL1P_1_3_0_load_3 = load i1 %p_ZL1P_1_3_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_3"/></StgValue>
</operation>

<operation id="859" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:363 %p_ZL1P_1_3_1_load_3 = load i1 %p_ZL1P_1_3_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_3"/></StgValue>
</operation>

<operation id="860" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:364 %p_ZL1P_1_3_2_load_3 = load i1 %p_ZL1P_1_3_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_3"/></StgValue>
</operation>

<operation id="861" st_id="120" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="1">
<![CDATA[
for.inc.3:365 %p_ZL1P_1_3_3_load_3 = load i1 %p_ZL1P_1_3_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_3"/></StgValue>
</operation>

<operation id="862" st_id="120" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.3:366 %tmp_34 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_1_3_0_load_3, i2 2, i32 %p_ZL1P_1_3_1_load_3, i2 3, i32 %p_ZL1P_1_3_2_load_3, i2 0, i32 %p_ZL1P_1_3_3_load_3, i32 <undef>, i2 %trunc_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="863" st_id="121" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:63 %LUT_B0_load_3 = load i8 %LUT_B0_addr_3

]]></Node>
<StgValue><ssdm name="LUT_B0_load_3"/></StgValue>
</operation>

<operation id="864" st_id="121" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:65 %LUT_B1_load_3 = load i8 %LUT_B1_addr_3

]]></Node>
<StgValue><ssdm name="LUT_B1_load_3"/></StgValue>
</operation>

<operation id="865" st_id="121" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:67 %LUT_B2_load_3 = load i8 %LUT_B2_addr_3

]]></Node>
<StgValue><ssdm name="LUT_B2_load_3"/></StgValue>
</operation>

<operation id="866" st_id="121" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="8">
<![CDATA[
for.inc.3:69 %LUT_B3_load_3 = load i8 %LUT_B3_addr_3

]]></Node>
<StgValue><ssdm name="LUT_B3_load_3"/></StgValue>
</operation>

<operation id="867" st_id="121" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="3" op_60_bw="3" op_61_bw="3" op_62_bw="3" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="3" op_68_bw="3" op_69_bw="3" op_70_bw="3" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8">
<![CDATA[
for.inc.3:367 %call_ln25 = call void @forward_layer<4, 2>_Pipeline_ACCUM_O, i3 %k, i3 %k_1, i3 %k_2, i3 %k_3, i8 %trunc_ln8, i8 %trunc_ln8_1, i8 %trunc_ln8_2, i8 %empty, i32 %output_0, i32 %output_1, i32 %tmp_9, i32 %tmp_8, i32 %LUT_B0_load, i32 %tmp_1, i32 %tmp_s, i32 %LUT_B1_load, i32 %tmp_5, i32 %tmp_3, i32 %LUT_B2_load, i32 %tmp_10, i32 %tmp_7, i32 %LUT_B3_load, i32 %tmp_12, i32 %tmp_11, i32 %LUT_B0_load_1, i32 %tmp_14, i32 %tmp_13, i32 %LUT_B1_load_1, i32 %tmp_16, i32 %tmp_15, i32 %LUT_B2_load_1, i32 %tmp_18, i32 %tmp_17, i32 %LUT_B3_load_1, i32 %tmp_20, i32 %tmp_19, i32 %LUT_B0_load_2, i32 %tmp_22, i32 %tmp_21, i32 %LUT_B1_load_2, i32 %tmp_24, i32 %tmp_23, i32 %LUT_B2_load_2, i32 %tmp_26, i32 %tmp_25, i32 %LUT_B3_load_2, i32 %tmp_28, i32 %tmp_27, i32 %LUT_B0_load_3, i32 %tmp_30, i32 %tmp_29, i32 %LUT_B1_load_3, i32 %tmp_32, i32 %tmp_31, i32 %LUT_B2_load_3, i32 %tmp_34, i32 %tmp_33, i32 %LUT_B3_load_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="868" st_id="122" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="3" op_60_bw="3" op_61_bw="3" op_62_bw="3" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="3" op_68_bw="3" op_69_bw="3" op_70_bw="3" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8">
<![CDATA[
for.inc.3:367 %call_ln25 = call void @forward_layer<4, 2>_Pipeline_ACCUM_O, i3 %k, i3 %k_1, i3 %k_2, i3 %k_3, i8 %trunc_ln8, i8 %trunc_ln8_1, i8 %trunc_ln8_2, i8 %empty, i32 %output_0, i32 %output_1, i32 %tmp_9, i32 %tmp_8, i32 %LUT_B0_load, i32 %tmp_1, i32 %tmp_s, i32 %LUT_B1_load, i32 %tmp_5, i32 %tmp_3, i32 %LUT_B2_load, i32 %tmp_10, i32 %tmp_7, i32 %LUT_B3_load, i32 %tmp_12, i32 %tmp_11, i32 %LUT_B0_load_1, i32 %tmp_14, i32 %tmp_13, i32 %LUT_B1_load_1, i32 %tmp_16, i32 %tmp_15, i32 %LUT_B2_load_1, i32 %tmp_18, i32 %tmp_17, i32 %LUT_B3_load_1, i32 %tmp_20, i32 %tmp_19, i32 %LUT_B0_load_2, i32 %tmp_22, i32 %tmp_21, i32 %LUT_B1_load_2, i32 %tmp_24, i32 %tmp_23, i32 %LUT_B2_load_2, i32 %tmp_26, i32 %tmp_25, i32 %LUT_B3_load_2, i32 %tmp_28, i32 %tmp_27, i32 %LUT_B0_load_3, i32 %tmp_30, i32 %tmp_29, i32 %LUT_B1_load_3, i32 %tmp_32, i32 %tmp_31, i32 %LUT_B2_load_3, i32 %tmp_34, i32 %tmp_33, i32 %LUT_B3_load_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>

<operation id="869" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0">
<![CDATA[
for.inc.3:368 %ret_ln87 = ret

]]></Node>
<StgValue><ssdm name="ret_ln87"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
