INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
