`timescale 1 ps / 1 ps
module module_0 (
    output id_1,
    input id_2,
    input [id_1 : id_2] id_3,
    input id_4,
    output logic [id_3 : id_1] id_5,
    output logic id_6
);
  id_7 id_8 (
      .id_6(id_4[id_4]),
      .id_5(id_6),
      .id_4(id_5),
      .id_2(id_1)
  );
  specify
    (id_9[1] => id_10) = (id_2  : id_4  : id_5, id_3);
    $width(id_11, id_4[1], 1'b0, id_12);
    (id_13 => id_14) = (1  : 1  : id_3, id_2  : id_6  : id_5);
  endspecify
endmodule
