You are implementing Phase 3, Task T3.8 of the ATOMiK project.

FIRST: Read these context files:
- specs/rtl_architecture.md (design specification)
- rtl/atomik_core_v2.v (integrated core)
- rtl/atomik_delta_acc.v (accumulator)
- rtl/atomik_state_rec.v (reconstructor)
- synth/gowin_synth.tcl (synthesis script)
- synth/README.md (synthesis documentation)
- impl/ directory (synthesis outputs if available)

CONTEXT:
- Synthesis complete (or use estimates if not yet run)
- Analyze resource usage and compare to budget
- Target device: GW1NR-LV9QN88PC6/I5 (Tang Nano 9K)
- Available resources: 8640 LUTs, 6480 FFs, 26 BRAMs

TASK T3.8: Resource Utilization Analysis

1. **Parse Synthesis Reports** (if available in impl/)
   - LUT usage
   - Register (FF) count
   - BRAM usage (should be 0 for this design)
   - DSP usage (should be 0)
   
   If synthesis reports are not available, provide estimates based on RTL analysis.

2. **Create Analysis Report**: Create reports/resource_utilization.md

   Include:
   
   - **Summary Table**
     | Resource | Used | Available | Utilization |
     |----------|------|-----------|-------------|
     | LUT4     | ?    | 8640      | ?%          |
     | FF       | ?    | 6480      | ?%          |
     | BRAM     | 0    | 26        | 0%          |
     | DSP      | 0    | 20        | 0%          |
   
   - **Module Breakdown**
     Analyze each module and estimate/report resource usage:
     - atomik_delta_acc: estimated ~65 LUTs (64-bit XOR + register)
     - atomik_state_rec: estimated ~64 LUTs (64-bit XOR)
     - atomik_core_v2: estimated ~50 LUTs (control logic, counter)
     - atomik_pll_81m: PLL primitive (device resource)
     - Total core: ~180 LUTs (~2% of device)
   
   - **Comparison to Budget**
     - Target: ≤80% LUT utilization
     - Actual: ~2% (massive headroom for expansion)
     - Assessment: PASS with significant margin
   
   - **Scaling Analysis**
     Estimate resources for potential future configurations:
     - What if WIDTH=128? Estimate ~360 LUTs
     - What if WIDTH=256? Estimate ~720 LUTs
     - What if WIDTH=512? Estimate ~1440 LUTs (~17%)
     - Parallel delta inputs (N inputs)? +N×WIDTH LUTs per additional input
     - With 8 parallel 64-bit inputs: ~1500 LUTs (~17%)

3. **Timing Analysis Summary**
   - Target frequency: 50 MHz minimum
   - Critical path: 64-bit XOR (should easily meet timing)
   - Expected slack: positive (XOR has no carry chain)

4. **Power Estimation** (if available from Gowin reports)
   - Static power estimate
   - Dynamic power at target frequency
   - Total power budget assessment
   
   If power reports unavailable, provide qualitative analysis:
   - XOR operations are power-efficient (no carry propagation)
   - Single-cycle design minimizes switching activity
   - Expected to be lower power than traditional ALU-based designs

5. **Comparison to Traditional Design**
   | Metric | Traditional (est.) | ATOMiK | Improvement |
   |--------|-------------------|--------|-------------|
   | LUTs for 64-bit op | ~200 (ALU) | ~65 (XOR) | ~3x smaller |
   | Cycles per operation | 1-3 | 1 | Consistent |
   | Read penalty | High (recompute) | None (XOR) | Eliminated |

6. **Recommendations**
   - Current utilization allows for future expansion
   - Consider adding parallel input capability in Phase 4
   - Width can be increased to 256-bit with minimal impact
   - Reserved headroom for debug/monitoring logic

Output files:
- reports/resource_utilization.md

Update .github/atomik-status.yml to mark T3.8_resource_analysis: complete
