<stg><name>DoCompute_Block_entry5993_proc</name>


<trans_list>

<trans id="10" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:0 %numReps_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %numReps

]]></Node>
<StgValue><ssdm name="numReps_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:1 %mul_ln118 = mul i30 %numReps_read, i30 900

]]></Node>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="6" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:1 %mul_ln118 = mul i30 %numReps_read, i30 900

]]></Node>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</operation>

<operation id="7" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="60" op_0_bw="60" op_1_bw="30">
<![CDATA[
entry:2 %mrv_i = insertvalue i60 <undef>, i30 %numReps_read

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="8" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="60" op_0_bw="60" op_1_bw="30">
<![CDATA[
entry:3 %mrv_1_i = insertvalue i60 %mrv_i, i30 %mul_ln118

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="60">
<![CDATA[
entry:4 %ret_ln118 = ret i60 %mrv_1_i

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
