// Seed: 933003397
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wire id_7
);
  wire id_9 = id_0;
  logic [7:0][1  +  -1] id_10 = id_0;
  id_11(
      .id_0(id_4)
  );
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input wor id_2
);
  wire id_4;
  logic [7:0] id_5;
  wand id_6;
  assign id_5 = ~1'h0;
  always id_5[1'h0] <= 1;
  wire id_7;
  assign id_6 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
