initSidebarItems({"enum":[["PWR_MODE_A","Specifies power mode for CM4 cache. Refer CM0_CA_CTL1 for more details."]],"struct":[["CM4_CA_CTL1_SPEC","CM4 cache control"],["PWR_MODE_R","Field `PWR_MODE` reader - Specifies power mode for CM4 cache. Refer CM0_CA_CTL1 for more details."],["PWR_MODE_W","Field `PWR_MODE` writer - Specifies power mode for CM4 cache. Refer CM0_CA_CTL1 for more details."],["R","Register `CM4_CA_CTL1` reader"],["VECTKEYSTAT_R","Field `VECTKEYSTAT` reader - Register key (to prevent accidental writes). - Should be written with a 0x05fa key value for the write to take effect. - Always reads as 0xfa05. Note: Although the SW attribute for this field says ’‘R’, SW need to write the key 0x05fa in this field for this register write to happen. This is a built in protection provided to prevent accidental writes from SW."],["W","Register `CM4_CA_CTL1` writer"]]});