--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mips_fpga_interface.twx mips_fpga_interface.ncd -o
mips_fpga_interface.twr mips_fpga_interface.pcf

Design file:              mips_fpga_interface.ncd
Physical constraint file: mips_fpga_interface.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 37060 paths analyzed, 302 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.326ns.
--------------------------------------------------------------------------------

Paths for end point mips_clk_input (SLICE_X47Y11.SR), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          mips_clk_input (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.294ns (Levels of Logic = 18)
  Clock Path Skew:      -0.032ns (0.250 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to mips_clk_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y3.XQ       Tcko                  0.720   cnt<2>
                                                       cnt_2
    SLICE_X45Y3.F1       net (fanout=2)        0.624   cnt<2>
    SLICE_X45Y3.COUT     Topcyf                1.027   mips_clk_input_add0000<2>
                                                       cnt<2>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.COUT     Tbyp                  0.128   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.COUT     Tbyp                  0.128   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.COUT     Tbyp                  0.128   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.COUT     Tbyp                  0.128   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.COUT     Tbyp                  0.128   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.COUT     Tbyp                  0.128   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.COUT    Tbyp                  0.128   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.COUT    Tbyp                  0.128   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.COUT    Tbyp                  0.128   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.COUT    Tbyp                  0.128   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.COUT    Tbyp                  0.128   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.COUT    Tbyp                  0.128   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.COUT    Tbyp                  0.128   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.X       Tcinx                 0.904   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X43Y12.G1      net (fanout=2)        1.018   mips_clk_input_add0000<30>
    SLICE_X43Y12.COUT    Topcyg                1.039   Mcompar_cnt_cmp_ge0000_cy<9>1
                                                       Mcompar_cnt_cmp_ge0000_lut<9>1
                                                       Mcompar_cnt_cmp_ge0000_cy<9>_0
    SLICE_X43Y13.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>1
    SLICE_X43Y13.XB      Tcinxb                0.320   Mcompar_cnt_cmp_ge0000_cy<10>
                                                       Mcompar_cnt_cmp_ge0000_cy<10>_0
    SLICE_X47Y13.G4      net (fanout=1)        0.719   Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X47Y13.Y       Tilo                  0.551   cnt_or0000
                                                       mips_clk_input_or00001
    SLICE_X47Y11.SR      net (fanout=1)        0.682   mips_clk_input_or0000
    SLICE_X47Y11.CLK     Tsrck                 1.026   mips_clk_input1
                                                       mips_clk_input
    -------------------------------------------------  ---------------------------
    Total                                     10.294ns (7.251ns logic, 3.043ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          mips_clk_input (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.223ns (Levels of Logic = 19)
  Clock Path Skew:      -0.032ns (0.250 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to mips_clk_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y2.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X45Y2.F3       net (fanout=2)        0.425   cnt<0>
    SLICE_X45Y2.COUT     Topcyf                1.027   mips_clk_input_add0000<0>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.COUT     Tbyp                  0.128   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.COUT     Tbyp                  0.128   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.COUT     Tbyp                  0.128   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.COUT     Tbyp                  0.128   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.COUT     Tbyp                  0.128   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.COUT     Tbyp                  0.128   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.COUT     Tbyp                  0.128   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.COUT    Tbyp                  0.128   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.COUT    Tbyp                  0.128   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.COUT    Tbyp                  0.128   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.COUT    Tbyp                  0.128   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.COUT    Tbyp                  0.128   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.COUT    Tbyp                  0.128   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.COUT    Tbyp                  0.128   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.X       Tcinx                 0.904   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X43Y12.G1      net (fanout=2)        1.018   mips_clk_input_add0000<30>
    SLICE_X43Y12.COUT    Topcyg                1.039   Mcompar_cnt_cmp_ge0000_cy<9>1
                                                       Mcompar_cnt_cmp_ge0000_lut<9>1
                                                       Mcompar_cnt_cmp_ge0000_cy<9>_0
    SLICE_X43Y13.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>1
    SLICE_X43Y13.XB      Tcinxb                0.320   Mcompar_cnt_cmp_ge0000_cy<10>
                                                       Mcompar_cnt_cmp_ge0000_cy<10>_0
    SLICE_X47Y13.G4      net (fanout=1)        0.719   Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X47Y13.Y       Tilo                  0.551   cnt_or0000
                                                       mips_clk_input_or00001
    SLICE_X47Y11.SR      net (fanout=1)        0.682   mips_clk_input_or0000
    SLICE_X47Y11.CLK     Tsrck                 1.026   mips_clk_input1
                                                       mips_clk_input
    -------------------------------------------------  ---------------------------
    Total                                     10.223ns (7.379ns logic, 2.844ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          mips_clk_input (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.199ns (Levels of Logic = 19)
  Clock Path Skew:      -0.032ns (0.250 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to mips_clk_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y2.YQ       Tcko                  0.720   cnt<0>
                                                       cnt_1
    SLICE_X45Y2.G4       net (fanout=2)        0.389   cnt<1>
    SLICE_X45Y2.COUT     Topcyg                1.039   mips_clk_input_add0000<0>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.COUT     Tbyp                  0.128   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.COUT     Tbyp                  0.128   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.COUT     Tbyp                  0.128   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.COUT     Tbyp                  0.128   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.COUT     Tbyp                  0.128   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.COUT     Tbyp                  0.128   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.COUT     Tbyp                  0.128   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.COUT    Tbyp                  0.128   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.COUT    Tbyp                  0.128   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.COUT    Tbyp                  0.128   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.COUT    Tbyp                  0.128   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.COUT    Tbyp                  0.128   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.COUT    Tbyp                  0.128   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.COUT    Tbyp                  0.128   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.X       Tcinx                 0.904   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X43Y12.G1      net (fanout=2)        1.018   mips_clk_input_add0000<30>
    SLICE_X43Y12.COUT    Topcyg                1.039   Mcompar_cnt_cmp_ge0000_cy<9>1
                                                       Mcompar_cnt_cmp_ge0000_lut<9>1
                                                       Mcompar_cnt_cmp_ge0000_cy<9>_0
    SLICE_X43Y13.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>1
    SLICE_X43Y13.XB      Tcinxb                0.320   Mcompar_cnt_cmp_ge0000_cy<10>
                                                       Mcompar_cnt_cmp_ge0000_cy<10>_0
    SLICE_X47Y13.G4      net (fanout=1)        0.719   Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X47Y13.Y       Tilo                  0.551   cnt_or0000
                                                       mips_clk_input_or00001
    SLICE_X47Y11.SR      net (fanout=1)        0.682   mips_clk_input_or0000
    SLICE_X47Y11.CLK     Tsrck                 1.026   mips_clk_input1
                                                       mips_clk_input
    -------------------------------------------------  ---------------------------
    Total                                     10.199ns (7.391ns logic, 2.808ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Paths for end point cnt_16 (SLICE_X46Y10.SR), 527 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          cnt_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.747ns (Levels of Logic = 18)
  Clock Path Skew:      -0.032ns (0.250 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y3.XQ       Tcko                  0.720   cnt<2>
                                                       cnt_2
    SLICE_X45Y3.F1       net (fanout=2)        0.624   cnt<2>
    SLICE_X45Y3.COUT     Topcyf                1.027   mips_clk_input_add0000<2>
                                                       cnt<2>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.COUT     Tbyp                  0.128   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.COUT     Tbyp                  0.128   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.COUT     Tbyp                  0.128   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.COUT     Tbyp                  0.128   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.COUT     Tbyp                  0.128   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.COUT     Tbyp                  0.128   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.COUT    Tbyp                  0.128   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.COUT    Tbyp                  0.128   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.COUT    Tbyp                  0.128   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.COUT    Tbyp                  0.128   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.COUT    Tbyp                  0.128   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.COUT    Tbyp                  0.128   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.COUT    Tbyp                  0.128   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.X       Tcinx                 0.904   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X44Y14.G2      net (fanout=2)        0.602   mips_clk_input_add0000<30>
    SLICE_X44Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X47Y13.F4      net (fanout=1)        0.388   cnt_cmp_ge0000
    SLICE_X47Y13.X       Tilo                  0.551   cnt_or0000
                                                       cnt_or00001
    SLICE_X46Y10.SR      net (fanout=16)       0.705   cnt_or0000
    SLICE_X46Y10.CLK     Tsrck                 1.026   cnt<16>
                                                       cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (7.428ns logic, 2.319ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.676ns (Levels of Logic = 19)
  Clock Path Skew:      -0.032ns (0.250 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y2.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X45Y2.F3       net (fanout=2)        0.425   cnt<0>
    SLICE_X45Y2.COUT     Topcyf                1.027   mips_clk_input_add0000<0>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.COUT     Tbyp                  0.128   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.COUT     Tbyp                  0.128   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.COUT     Tbyp                  0.128   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.COUT     Tbyp                  0.128   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.COUT     Tbyp                  0.128   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.COUT     Tbyp                  0.128   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.COUT     Tbyp                  0.128   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.COUT    Tbyp                  0.128   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.COUT    Tbyp                  0.128   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.COUT    Tbyp                  0.128   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.COUT    Tbyp                  0.128   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.COUT    Tbyp                  0.128   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.COUT    Tbyp                  0.128   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.COUT    Tbyp                  0.128   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.X       Tcinx                 0.904   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X44Y14.G2      net (fanout=2)        0.602   mips_clk_input_add0000<30>
    SLICE_X44Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X47Y13.F4      net (fanout=1)        0.388   cnt_cmp_ge0000
    SLICE_X47Y13.X       Tilo                  0.551   cnt_or0000
                                                       cnt_or00001
    SLICE_X46Y10.SR      net (fanout=16)       0.705   cnt_or0000
    SLICE_X46Y10.CLK     Tsrck                 1.026   cnt<16>
                                                       cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      9.676ns (7.556ns logic, 2.120ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          cnt_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.652ns (Levels of Logic = 19)
  Clock Path Skew:      -0.032ns (0.250 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y2.YQ       Tcko                  0.720   cnt<0>
                                                       cnt_1
    SLICE_X45Y2.G4       net (fanout=2)        0.389   cnt<1>
    SLICE_X45Y2.COUT     Topcyg                1.039   mips_clk_input_add0000<0>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.COUT     Tbyp                  0.128   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.COUT     Tbyp                  0.128   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.COUT     Tbyp                  0.128   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.COUT     Tbyp                  0.128   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.COUT     Tbyp                  0.128   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.COUT     Tbyp                  0.128   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.COUT     Tbyp                  0.128   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.COUT    Tbyp                  0.128   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.COUT    Tbyp                  0.128   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.COUT    Tbyp                  0.128   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.COUT    Tbyp                  0.128   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.COUT    Tbyp                  0.128   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.COUT    Tbyp                  0.128   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.COUT    Tbyp                  0.128   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.X       Tcinx                 0.904   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X44Y14.G2      net (fanout=2)        0.602   mips_clk_input_add0000<30>
    SLICE_X44Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X47Y13.F4      net (fanout=1)        0.388   cnt_cmp_ge0000
    SLICE_X47Y13.X       Tilo                  0.551   cnt_or0000
                                                       cnt_or00001
    SLICE_X46Y10.SR      net (fanout=16)       0.705   cnt_or0000
    SLICE_X46Y10.CLK     Tsrck                 1.026   cnt<16>
                                                       cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      9.652ns (7.568ns logic, 2.084ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------

Paths for end point cnt_17 (SLICE_X46Y10.SR), 527 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          cnt_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.747ns (Levels of Logic = 18)
  Clock Path Skew:      -0.032ns (0.250 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y3.XQ       Tcko                  0.720   cnt<2>
                                                       cnt_2
    SLICE_X45Y3.F1       net (fanout=2)        0.624   cnt<2>
    SLICE_X45Y3.COUT     Topcyf                1.027   mips_clk_input_add0000<2>
                                                       cnt<2>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.COUT     Tbyp                  0.128   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.COUT     Tbyp                  0.128   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.COUT     Tbyp                  0.128   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.COUT     Tbyp                  0.128   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.COUT     Tbyp                  0.128   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.COUT     Tbyp                  0.128   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.COUT    Tbyp                  0.128   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.COUT    Tbyp                  0.128   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.COUT    Tbyp                  0.128   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.COUT    Tbyp                  0.128   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.COUT    Tbyp                  0.128   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.COUT    Tbyp                  0.128   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.COUT    Tbyp                  0.128   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.X       Tcinx                 0.904   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X44Y14.G2      net (fanout=2)        0.602   mips_clk_input_add0000<30>
    SLICE_X44Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X47Y13.F4      net (fanout=1)        0.388   cnt_cmp_ge0000
    SLICE_X47Y13.X       Tilo                  0.551   cnt_or0000
                                                       cnt_or00001
    SLICE_X46Y10.SR      net (fanout=16)       0.705   cnt_or0000
    SLICE_X46Y10.CLK     Tsrck                 1.026   cnt<16>
                                                       cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (7.428ns logic, 2.319ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.676ns (Levels of Logic = 19)
  Clock Path Skew:      -0.032ns (0.250 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y2.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X45Y2.F3       net (fanout=2)        0.425   cnt<0>
    SLICE_X45Y2.COUT     Topcyf                1.027   mips_clk_input_add0000<0>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.COUT     Tbyp                  0.128   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.COUT     Tbyp                  0.128   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.COUT     Tbyp                  0.128   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.COUT     Tbyp                  0.128   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.COUT     Tbyp                  0.128   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.COUT     Tbyp                  0.128   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.COUT     Tbyp                  0.128   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.COUT    Tbyp                  0.128   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.COUT    Tbyp                  0.128   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.COUT    Tbyp                  0.128   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.COUT    Tbyp                  0.128   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.COUT    Tbyp                  0.128   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.COUT    Tbyp                  0.128   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.COUT    Tbyp                  0.128   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.X       Tcinx                 0.904   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X44Y14.G2      net (fanout=2)        0.602   mips_clk_input_add0000<30>
    SLICE_X44Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X47Y13.F4      net (fanout=1)        0.388   cnt_cmp_ge0000
    SLICE_X47Y13.X       Tilo                  0.551   cnt_or0000
                                                       cnt_or00001
    SLICE_X46Y10.SR      net (fanout=16)       0.705   cnt_or0000
    SLICE_X46Y10.CLK     Tsrck                 1.026   cnt<16>
                                                       cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      9.676ns (7.556ns logic, 2.120ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          cnt_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.652ns (Levels of Logic = 19)
  Clock Path Skew:      -0.032ns (0.250 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y2.YQ       Tcko                  0.720   cnt<0>
                                                       cnt_1
    SLICE_X45Y2.G4       net (fanout=2)        0.389   cnt<1>
    SLICE_X45Y2.COUT     Topcyg                1.039   mips_clk_input_add0000<0>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X45Y3.COUT     Tbyp                  0.128   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X45Y4.COUT     Tbyp                  0.128   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X45Y5.COUT     Tbyp                  0.128   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X45Y6.COUT     Tbyp                  0.128   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X45Y7.COUT     Tbyp                  0.128   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X45Y8.COUT     Tbyp                  0.128   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X45Y9.COUT     Tbyp                  0.128   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X45Y10.COUT    Tbyp                  0.128   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X45Y11.COUT    Tbyp                  0.128   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X45Y12.COUT    Tbyp                  0.128   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X45Y13.COUT    Tbyp                  0.128   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X45Y14.COUT    Tbyp                  0.128   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X45Y15.COUT    Tbyp                  0.128   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X45Y16.COUT    Tbyp                  0.128   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X45Y17.X       Tcinx                 0.904   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X44Y14.G2      net (fanout=2)        0.602   mips_clk_input_add0000<30>
    SLICE_X44Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X44Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X47Y13.F4      net (fanout=1)        0.388   cnt_cmp_ge0000
    SLICE_X47Y13.X       Tilo                  0.551   cnt_or0000
                                                       cnt_or00001
    SLICE_X46Y10.SR      net (fanout=16)       0.705   cnt_or0000
    SLICE_X46Y10.CLK     Tsrck                 1.026   cnt<16>
                                                       cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      9.652ns (7.568ns logic, 2.084ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point char_write_addr_4 (SLICE_X11Y50.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt0_0 (FF)
  Destination:          char_write_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.317 - 0.257)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt0_0 to char_write_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.XQ      Tcko                  0.576   cnt0<0>
                                                       cnt0_0
    SLICE_X11Y50.G3      net (fanout=9)        0.663   cnt0<0>
    SLICE_X11Y50.CLK     Tckg        (-Th)    -0.061   char_write_addr<4>
                                                       char_write_value_cmp_eq00021
                                                       char_write_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.637ns logic, 0.663ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_clk (SLICE_X39Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_clk (FF)
  Destination:          keyboard_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_clk to keyboard_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y95.YQ      Tcko                  0.576   keyboard_clk1
                                                       keyboard_clk
    SLICE_X39Y95.SR      net (fanout=2)        0.692   keyboard_clk1
    SLICE_X39Y95.CLK     Tcksr       (-Th)    -0.029   keyboard_clk1
                                                       keyboard_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.605ns logic, 0.692ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point cnt0_18 (SLICE_X11Y63.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt0_18 (FF)
  Destination:          cnt0_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt0_18 to cnt0_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y63.XQ      Tcko                  0.576   cnt0<18>
                                                       cnt0_18
    SLICE_X11Y63.F4      net (fanout=3)        0.335   cnt0<18>
    SLICE_X11Y63.CLK     Tckf        (-Th)    -0.393   cnt0<18>
                                                       cnt0<18>_rt.1
                                                       Mcount_cnt0_xor<18>
                                                       cnt0_18
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.969ns logic, 0.335ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: u1/Mrom_data_rom0000/CLKA
  Logical resource: u1/Mrom_data_rom0000.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: u1/Mrom_data_rom0000/CLKA
  Logical resource: u1/Mrom_data_rom0000.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.268ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: u1/Mrom_data_rom0000/CLKA
  Logical resource: u1/Mrom_data_rom0000.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.326|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 326  (Setup/Max: 326, Hold: 0)

Constraints cover 37060 paths, 0 nets, and 522 connections

Design statistics:
   Minimum period:  10.326ns{1}   (Maximum frequency:  96.843MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 14 12:27:30 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 191 MB



