vsim -gui work.tb_i2c_master_top
# vsim -gui work.tb_i2c_master_top 
# Start time: 10:21:15 on Apr 29,2024
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_regs/prer \
sim:/tb_i2c_master_top/u_dut0/i_regs/ctr \
sim:/tb_i2c_master_top/u_dut0/i_regs/txr \
sim:/tb_i2c_master_top/u_dut0/i_regs/rxr \
sim:/tb_i2c_master_top/u_dut0/i_regs/cr \
sim:/tb_i2c_master_top/u_dut0/i_regs/sr
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_byte/Clk \
sim:/tb_i2c_master_top/u_dut0/i_byte/Rst_n \
sim:/tb_i2c_master_top/u_dut0/i_byte/Start \
sim:/tb_i2c_master_top/u_dut0/i_byte/Stop \
sim:/tb_i2c_master_top/u_dut0/i_byte/Read \
sim:/tb_i2c_master_top/u_dut0/i_byte/Write \
sim:/tb_i2c_master_top/u_dut0/i_byte/Tx_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/I2C_al \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_sout \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_rxd \
sim:/tb_i2c_master_top/u_dut0/i_byte/Rx_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/I2C_done \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_load \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_shift \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_cmd \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_txd \
sim:/tb_i2c_master_top/u_dut0/i_byte/state \
sim:/tb_i2c_master_top/u_dut0/i_byte/next \
sim:/tb_i2c_master_top/u_dut0/i_byte/en_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/loadCounter \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_shift_en \
sim:/tb_i2c_master_top/u_dut0/i_byte/counterOut \
sim:/tb_i2c_master_top/u_dut0/i_byte/ck_ack
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_bit/sSCL \
sim:/tb_i2c_master_top/u_dut0/i_bit/sSDA \
sim:/tb_i2c_master_top/u_dut0/i_bit/dSCL \
sim:/tb_i2c_master_top/u_dut0/i_bit/dSDA
run -all
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# status: 30955.00 ns received a5
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# status: 33915.00 ns received 5a
# status: 33955.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 37335.00 ns tip==0
# status: 37375.00 ns write slave memory address 10
# status: 40295.00 ns tip==0
# status: 40295.00 ns Check for nack
# status: 40315.00 ns generate 'stop'
# status: 40335.00 ns tip==0
# 
# 
# status: 50337.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top_4netlist.v(369)
#    Time: 50337 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top_4netlist.v line 369
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_regs/Clk \
sim:/tb_i2c_master_top/u_dut0/i_regs/Rst_n \
sim:/tb_i2c_master_top/u_dut0/i_regs/I2C_done \
sim:/tb_i2c_master_top/u_dut0/i_regs/prer \
sim:/tb_i2c_master_top/u_dut0/i_regs/ctr \
sim:/tb_i2c_master_top/u_dut0/i_regs/txr \
sim:/tb_i2c_master_top/u_dut0/i_regs/rxr \
sim:/tb_i2c_master_top/u_dut0/i_regs/cr \
sim:/tb_i2c_master_top/u_dut0/i_regs/sr
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_byte/Start \
sim:/tb_i2c_master_top/u_dut0/i_byte/Stop \
sim:/tb_i2c_master_top/u_dut0/i_byte/Read \
sim:/tb_i2c_master_top/u_dut0/i_byte/Write \
sim:/tb_i2c_master_top/u_dut0/i_byte/Tx_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/I2C_al \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_sout \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_rxd \
sim:/tb_i2c_master_top/u_dut0/i_byte/Rx_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/I2C_done \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_load \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_shift \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_cmd \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_txd \
sim:/tb_i2c_master_top/u_dut0/i_byte/state \
sim:/tb_i2c_master_top/u_dut0/i_byte/next \
sim:/tb_i2c_master_top/u_dut0/i_byte/en_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/loadCounter \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_shift_en \
sim:/tb_i2c_master_top/u_dut0/i_byte/counterOut \
sim:/tb_i2c_master_top/u_dut0/i_byte/ck_ack
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_bit/sSCL \
sim:/tb_i2c_master_top/u_dut0/i_bit/sSDA
run -all
restart -f
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# status: 30955.00 ns received a5
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# status: 33915.00 ns received 5a
# status: 33955.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 37335.00 ns tip==0
# status: 37375.00 ns write slave memory address 10
# status: 40295.00 ns tip==0
# status: 40295.00 ns Check for nack
# status: 40315.00 ns generate 'stop'
# status: 40335.00 ns tip==0
# 
# 
# status: 50337.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top_4netlist.v(369)
#    Time: 50337 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top_4netlist.v line 369
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_timer/Out
restart -f
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# status: 30955.00 ns received a5
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# status: 33915.00 ns received 5a
# status: 33955.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 37335.00 ns tip==0
# status: 37375.00 ns write slave memory address 10
# status: 40295.00 ns tip==0
# status: 40295.00 ns Check for nack
# status: 40315.00 ns generate 'stop'
# status: 40335.00 ns tip==0
# 
# 
# status: 50337.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top_4netlist.v(369)
#    Time: 50337 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top_4netlist.v line 369
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_sr/DataOut
restart -f
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# status: 30955.00 ns received a5
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# status: 33915.00 ns received 5a
# status: 33955.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 37335.00 ns tip==0
# status: 37375.00 ns write slave memory address 10
# status: 40295.00 ns tip==0
# status: 40295.00 ns Check for nack
# status: 40315.00 ns generate 'stop'
# status: 40335.00 ns tip==0
# 
# 
# status: 50337.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top_4netlist.v(369)
#    Time: 50337 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top_4netlist.v line 369
# End time: 22:42:57 on Apr 29,2024, Elapsed time: 12:21:42
# Errors: 0, Warnings: 2
