---
layout: default
---

[Home](./)|[Education](./education.html) || [Work](./experience.html) || [Research](./projects.html) || [Publications](./publications.html)|| [Volunteering](./volunteering.html)

# Education

<a href="https://www.aiub.edu">
  <img src="/assets/img/AIUB_whole_logo.png" alt="AIUB">
</a>
<a href="http://ipcv.eu">
  <img src="/assets/img/ipcv_logo.png" alt="IPCV">
</a>
<a href="http://ppke.hu/en/">
  <img src="/assets/img/PPCU.png" alt="PPCU">
</a>
<a href="http://www.uam.es/">
  <img src="/assets/img/uam.png" alt="UAM">
</a>
<a href="https://www.u-bordeaux.com/">
  <img src="/assets/img/ub.png" alt="UB">
</a>
```
January, 2018 – August, 2020 

Erasmus+ Mundus Joint Master’s on 
Image Processing and Computer Vision (IPCV)
Université de Bordeaux, Bordeaux, France 
Universidad Autónoma de Madrid, Madrid, Spain
Pázmány Péter Katolikus Egyetem, Budapest, Hungary

Major Courses:
▪ Data Mining & Machine Learning
▪ Vision for Multiple and Moving Cameras
▪ Applied Video Sequence Analysis
▪ Deep Learning for Computer Vision
▪ Augmented and Virtual Reality
```
```
January, 2014 – August, 2015

MSc. in Electrical & Electronic Engineering
American International University-Bangladesh (AIUB)
Dhaka, Bangladesh

Major Courses:
▪ Processor and DSP Hardware Design with 
SystemVerilog, VHDL and FPGAs
▪ Microelectronics and VLSI Design
```
```
September, 2009 –  August, 2013

BSc. in Electrical & Electronic Engineering
American International University-Bangladesh (AIUB)
Dhaka, Bangladesh

Major Courses:
▪ VHDL Modelling and Logic Synthesis
▪ Microprocessor & I/O Systems
▪ Object Oriented Programming (C++, C#)
▪ VLSI Circuit Designing 
```
[Home](./)
