#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Dec 19 03:38:16 2018
# Process ID: 3665
# Log file: /home/ise/testpano/planAhead_run_4/planAhead.log
# Journal file: /home/ise/testpano/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source /home/ise/testpano/pa.fromHdl.tcl
# create_project -name testpano -dir "/home/ise/testpano/planAhead_run_4" -part xc6slx150fgg484-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "toplevel.ucf" [current_fileset -constrset]
Adding file '/home/ise/testpano/toplevel.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ipcore_dir/pll2.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {utils_pack.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {simple_counter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {toplevel.vhdl}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top toplevel $srcset
# add_files [list {toplevel.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx150fgg484-2
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/ise/testpano/utils_pack.vhd" into library work
Parsing VHDL file "/home/ise/testpano/simple_counter.vhd" into library work
Parsing VHDL file "/home/ise/testpano/ipcore_dir/pll2.vhd" into library work
Parsing VHDL file "/home/ise/testpano/toplevel.vhdl" into library work
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx150/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx150/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx150/fgg484/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/testpano/toplevel.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'led1' [/home/ise/testpano/toplevel.ucf:3]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'led2' [/home/ise/testpano/toplevel.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sw1' [/home/ise/testpano/toplevel.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sw1' [/home/ise/testpano/toplevel.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'led1' [/home/ise/testpano/toplevel.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'led2' [/home/ise/testpano/toplevel.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sw1' [/home/ise/testpano/toplevel.ucf:11]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'clkin' [/home/ise/testpano/toplevel.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'clkin' [/home/ise/testpano/toplevel.ucf:17]
Finished Parsing UCF File [/home/ise/testpano/toplevel.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3bc78978
open_rtl_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2805.660 ; gain = 167.027
update_compile_order -fileset sim_1
startgroup
set_property package_pin E12 [get_ports osc_clk]
endgroup
startgroup
set_property package_pin Y13 [get_ports osc_clk]
endgroup
startgroup
set_property package_pin H13 [get_ports led_blue]
endgroup
startgroup
set_property package_pin F13 [get_ports led_green]
endgroup
startgroup
set_property package_pin E12 [get_ports led_red]
endgroup
startgroup
set_property package_pin AA6 [get_ports RESET_OUT_N]
endgroup
startgroup
set_property package_pin AB14 [get_ports SYSRST_N]
endgroup
startgroup
set_property package_pin H12 [get_ports pano_button]
endgroup
set_property iostandard LVCMOS33 [get_ports [list led_blue]]
set_property iostandard LVCMOS33 [get_ports [list led_green]]
set_property iostandard LVCMOS33 [get_ports [list led_red]]
set_property iostandard LVCMOS33 [get_ports [list osc_clk]]
set_property iostandard LVCMOS33 [get_ports [list pano_button]]
set_property iostandard LVCMOS33 [get_ports [list RESET_OUT_N]]
set_property iostandard LVCMOS33 [get_ports [list SYSRST_N]]
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/ise/testpano/planAhead_pid3665.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Dec 19 04:04:07 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
