#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x230cef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x230d080 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x22fe2d0 .functor NOT 1, L_0x2367cb0, C4<0>, C4<0>, C4<0>;
L_0x2367a90 .functor XOR 2, L_0x2367930, L_0x23679f0, C4<00>, C4<00>;
L_0x2367ba0 .functor XOR 2, L_0x2367a90, L_0x2367b00, C4<00>, C4<00>;
v0x2360010_0 .net *"_ivl_10", 1 0, L_0x2367b00;  1 drivers
v0x2360110_0 .net *"_ivl_12", 1 0, L_0x2367ba0;  1 drivers
v0x23601f0_0 .net *"_ivl_2", 1 0, L_0x23633d0;  1 drivers
v0x23602b0_0 .net *"_ivl_4", 1 0, L_0x2367930;  1 drivers
v0x2360390_0 .net *"_ivl_6", 1 0, L_0x23679f0;  1 drivers
v0x23604c0_0 .net *"_ivl_8", 1 0, L_0x2367a90;  1 drivers
v0x23605a0_0 .net "a", 0 0, v0x235b130_0;  1 drivers
v0x2360640_0 .net "b", 0 0, v0x235b1d0_0;  1 drivers
v0x23606e0_0 .net "c", 0 0, v0x235b270_0;  1 drivers
v0x2360780_0 .var "clk", 0 0;
v0x2360820_0 .net "d", 0 0, v0x235b3b0_0;  1 drivers
v0x23608c0_0 .net "out_pos_dut", 0 0, L_0x23677d0;  1 drivers
v0x2360960_0 .net "out_pos_ref", 0 0, L_0x2361e90;  1 drivers
v0x2360a00_0 .net "out_sop_dut", 0 0, L_0x2362df0;  1 drivers
v0x2360aa0_0 .net "out_sop_ref", 0 0, L_0x23358e0;  1 drivers
v0x2360b40_0 .var/2u "stats1", 223 0;
v0x2360be0_0 .var/2u "strobe", 0 0;
v0x2360c80_0 .net "tb_match", 0 0, L_0x2367cb0;  1 drivers
v0x2360d50_0 .net "tb_mismatch", 0 0, L_0x22fe2d0;  1 drivers
v0x2360df0_0 .net "wavedrom_enable", 0 0, v0x235b680_0;  1 drivers
v0x2360ec0_0 .net "wavedrom_title", 511 0, v0x235b720_0;  1 drivers
L_0x23633d0 .concat [ 1 1 0 0], L_0x2361e90, L_0x23358e0;
L_0x2367930 .concat [ 1 1 0 0], L_0x2361e90, L_0x23358e0;
L_0x23679f0 .concat [ 1 1 0 0], L_0x23677d0, L_0x2362df0;
L_0x2367b00 .concat [ 1 1 0 0], L_0x2361e90, L_0x23358e0;
L_0x2367cb0 .cmp/eeq 2, L_0x23633d0, L_0x2367ba0;
S_0x230d210 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x230d080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x22fe6b0 .functor AND 1, v0x235b270_0, v0x235b3b0_0, C4<1>, C4<1>;
L_0x22fea90 .functor NOT 1, v0x235b130_0, C4<0>, C4<0>, C4<0>;
L_0x22fee70 .functor NOT 1, v0x235b1d0_0, C4<0>, C4<0>, C4<0>;
L_0x22ff0f0 .functor AND 1, L_0x22fea90, L_0x22fee70, C4<1>, C4<1>;
L_0x2317a80 .functor AND 1, L_0x22ff0f0, v0x235b270_0, C4<1>, C4<1>;
L_0x23358e0 .functor OR 1, L_0x22fe6b0, L_0x2317a80, C4<0>, C4<0>;
L_0x2361310 .functor NOT 1, v0x235b1d0_0, C4<0>, C4<0>, C4<0>;
L_0x2361380 .functor OR 1, L_0x2361310, v0x235b3b0_0, C4<0>, C4<0>;
L_0x2361490 .functor AND 1, v0x235b270_0, L_0x2361380, C4<1>, C4<1>;
L_0x2361550 .functor NOT 1, v0x235b130_0, C4<0>, C4<0>, C4<0>;
L_0x2361620 .functor OR 1, L_0x2361550, v0x235b1d0_0, C4<0>, C4<0>;
L_0x2361690 .functor AND 1, L_0x2361490, L_0x2361620, C4<1>, C4<1>;
L_0x2361810 .functor NOT 1, v0x235b1d0_0, C4<0>, C4<0>, C4<0>;
L_0x2361880 .functor OR 1, L_0x2361810, v0x235b3b0_0, C4<0>, C4<0>;
L_0x23617a0 .functor AND 1, v0x235b270_0, L_0x2361880, C4<1>, C4<1>;
L_0x2361a10 .functor NOT 1, v0x235b130_0, C4<0>, C4<0>, C4<0>;
L_0x2361b10 .functor OR 1, L_0x2361a10, v0x235b3b0_0, C4<0>, C4<0>;
L_0x2361bd0 .functor AND 1, L_0x23617a0, L_0x2361b10, C4<1>, C4<1>;
L_0x2361d80 .functor XNOR 1, L_0x2361690, L_0x2361bd0, C4<0>, C4<0>;
v0x22fdc00_0 .net *"_ivl_0", 0 0, L_0x22fe6b0;  1 drivers
v0x22fe000_0 .net *"_ivl_12", 0 0, L_0x2361310;  1 drivers
v0x22fe3e0_0 .net *"_ivl_14", 0 0, L_0x2361380;  1 drivers
v0x22fe7c0_0 .net *"_ivl_16", 0 0, L_0x2361490;  1 drivers
v0x22feba0_0 .net *"_ivl_18", 0 0, L_0x2361550;  1 drivers
v0x22fef80_0 .net *"_ivl_2", 0 0, L_0x22fea90;  1 drivers
v0x22ff200_0 .net *"_ivl_20", 0 0, L_0x2361620;  1 drivers
v0x23596a0_0 .net *"_ivl_24", 0 0, L_0x2361810;  1 drivers
v0x2359780_0 .net *"_ivl_26", 0 0, L_0x2361880;  1 drivers
v0x2359860_0 .net *"_ivl_28", 0 0, L_0x23617a0;  1 drivers
v0x2359940_0 .net *"_ivl_30", 0 0, L_0x2361a10;  1 drivers
v0x2359a20_0 .net *"_ivl_32", 0 0, L_0x2361b10;  1 drivers
v0x2359b00_0 .net *"_ivl_36", 0 0, L_0x2361d80;  1 drivers
L_0x7fc630338018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2359bc0_0 .net *"_ivl_38", 0 0, L_0x7fc630338018;  1 drivers
v0x2359ca0_0 .net *"_ivl_4", 0 0, L_0x22fee70;  1 drivers
v0x2359d80_0 .net *"_ivl_6", 0 0, L_0x22ff0f0;  1 drivers
v0x2359e60_0 .net *"_ivl_8", 0 0, L_0x2317a80;  1 drivers
v0x2359f40_0 .net "a", 0 0, v0x235b130_0;  alias, 1 drivers
v0x235a000_0 .net "b", 0 0, v0x235b1d0_0;  alias, 1 drivers
v0x235a0c0_0 .net "c", 0 0, v0x235b270_0;  alias, 1 drivers
v0x235a180_0 .net "d", 0 0, v0x235b3b0_0;  alias, 1 drivers
v0x235a240_0 .net "out_pos", 0 0, L_0x2361e90;  alias, 1 drivers
v0x235a300_0 .net "out_sop", 0 0, L_0x23358e0;  alias, 1 drivers
v0x235a3c0_0 .net "pos0", 0 0, L_0x2361690;  1 drivers
v0x235a480_0 .net "pos1", 0 0, L_0x2361bd0;  1 drivers
L_0x2361e90 .functor MUXZ 1, L_0x7fc630338018, L_0x2361690, L_0x2361d80, C4<>;
S_0x235a600 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x230d080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x235b130_0 .var "a", 0 0;
v0x235b1d0_0 .var "b", 0 0;
v0x235b270_0 .var "c", 0 0;
v0x235b310_0 .net "clk", 0 0, v0x2360780_0;  1 drivers
v0x235b3b0_0 .var "d", 0 0;
v0x235b4a0_0 .var/2u "fail", 0 0;
v0x235b540_0 .var/2u "fail1", 0 0;
v0x235b5e0_0 .net "tb_match", 0 0, L_0x2367cb0;  alias, 1 drivers
v0x235b680_0 .var "wavedrom_enable", 0 0;
v0x235b720_0 .var "wavedrom_title", 511 0;
E_0x230b860/0 .event negedge, v0x235b310_0;
E_0x230b860/1 .event posedge, v0x235b310_0;
E_0x230b860 .event/or E_0x230b860/0, E_0x230b860/1;
S_0x235a930 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x235a600;
 .timescale -12 -12;
v0x235ab70_0 .var/2s "i", 31 0;
E_0x230b700 .event posedge, v0x235b310_0;
S_0x235ac70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x235a600;
 .timescale -12 -12;
v0x235ae70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x235af50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x235a600;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x235b900 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x230d080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2362040 .functor NOT 1, v0x235b130_0, C4<0>, C4<0>, C4<0>;
L_0x23620d0 .functor AND 1, L_0x2362040, v0x235b1d0_0, C4<1>, C4<1>;
L_0x23622c0 .functor NOT 1, v0x235b270_0, C4<0>, C4<0>, C4<0>;
L_0x2362440 .functor AND 1, L_0x23620d0, L_0x23622c0, C4<1>, C4<1>;
L_0x2362580 .functor NOT 1, v0x235b3b0_0, C4<0>, C4<0>, C4<0>;
L_0x2362700 .functor AND 1, L_0x2362440, L_0x2362580, C4<1>, C4<1>;
L_0x2362850 .functor NOT 1, v0x235b130_0, C4<0>, C4<0>, C4<0>;
L_0x23629d0 .functor AND 1, L_0x2362850, v0x235b1d0_0, C4<1>, C4<1>;
L_0x2362ae0 .functor AND 1, L_0x23629d0, v0x235b270_0, C4<1>, C4<1>;
L_0x2362ba0 .functor AND 1, L_0x2362ae0, v0x235b3b0_0, C4<1>, C4<1>;
L_0x2362cc0 .functor OR 1, L_0x2362700, L_0x2362ba0, C4<0>, C4<0>;
L_0x2362d80 .functor AND 1, v0x235b130_0, v0x235b1d0_0, C4<1>, C4<1>;
L_0x2362e60 .functor AND 1, L_0x2362d80, v0x235b270_0, C4<1>, C4<1>;
L_0x2362f20 .functor AND 1, L_0x2362e60, v0x235b3b0_0, C4<1>, C4<1>;
L_0x2362df0 .functor OR 1, L_0x2362cc0, L_0x2362f20, C4<0>, C4<0>;
L_0x2363150 .functor OR 1, v0x235b130_0, v0x235b1d0_0, C4<0>, C4<0>;
L_0x2363250 .functor OR 1, L_0x2363150, v0x235b270_0, C4<0>, C4<0>;
L_0x2363310 .functor OR 1, L_0x2363250, v0x235b3b0_0, C4<0>, C4<0>;
L_0x2363470 .functor OR 1, v0x235b130_0, v0x235b1d0_0, C4<0>, C4<0>;
L_0x23634e0 .functor OR 1, L_0x2363470, v0x235b270_0, C4<0>, C4<0>;
L_0x2363650 .functor NOT 1, v0x235b3b0_0, C4<0>, C4<0>, C4<0>;
L_0x23636c0 .functor OR 1, L_0x23634e0, L_0x2363650, C4<0>, C4<0>;
L_0x2363890 .functor AND 1, L_0x2363310, L_0x23636c0, C4<1>, C4<1>;
L_0x23639a0 .functor OR 1, v0x235b130_0, v0x235b1d0_0, C4<0>, C4<0>;
L_0x2363ae0 .functor NOT 1, v0x235b270_0, C4<0>, C4<0>, C4<0>;
L_0x2363b50 .functor OR 1, L_0x23639a0, L_0x2363ae0, C4<0>, C4<0>;
L_0x2363d40 .functor OR 1, L_0x2363b50, v0x235b3b0_0, C4<0>, C4<0>;
L_0x2363e00 .functor AND 1, L_0x2363890, L_0x2363d40, C4<1>, C4<1>;
L_0x2364000 .functor OR 1, v0x235b130_0, v0x235b1d0_0, C4<0>, C4<0>;
L_0x2364070 .functor NOT 1, v0x235b270_0, C4<0>, C4<0>, C4<0>;
L_0x23641e0 .functor OR 1, L_0x2364000, L_0x2364070, C4<0>, C4<0>;
L_0x23642f0 .functor NOT 1, v0x235b3b0_0, C4<0>, C4<0>, C4<0>;
L_0x2364470 .functor OR 1, L_0x23641e0, L_0x23642f0, C4<0>, C4<0>;
L_0x2364580 .functor AND 1, L_0x2363e00, L_0x2364470, C4<1>, C4<1>;
L_0x23647b0 .functor NOT 1, v0x235b1d0_0, C4<0>, C4<0>, C4<0>;
L_0x2364820 .functor OR 1, v0x235b130_0, L_0x23647b0, C4<0>, C4<0>;
L_0x2364a10 .functor OR 1, L_0x2364820, v0x235b270_0, C4<0>, C4<0>;
L_0x2364ad0 .functor OR 1, L_0x2364a10, v0x235b3b0_0, C4<0>, C4<0>;
L_0x23648e0 .functor AND 1, L_0x2364580, L_0x2364ad0, C4<1>, C4<1>;
L_0x2364cd0 .functor NOT 1, v0x235b1d0_0, C4<0>, C4<0>, C4<0>;
L_0x2364e90 .functor OR 1, v0x235b130_0, L_0x2364cd0, C4<0>, C4<0>;
L_0x2364f50 .functor OR 1, L_0x2364e90, v0x235b270_0, C4<0>, C4<0>;
L_0x2365380 .functor NOT 1, v0x235b3b0_0, C4<0>, C4<0>, C4<0>;
L_0x2365600 .functor OR 1, L_0x2364f50, L_0x2365380, C4<0>, C4<0>;
L_0x2365880 .functor AND 1, L_0x23648e0, L_0x2365600, C4<1>, C4<1>;
L_0x2365990 .functor NOT 1, v0x235b1d0_0, C4<0>, C4<0>, C4<0>;
L_0x2365b80 .functor OR 1, v0x235b130_0, L_0x2365990, C4<0>, C4<0>;
L_0x2365e50 .functor NOT 1, v0x235b270_0, C4<0>, C4<0>, C4<0>;
L_0x2366050 .functor OR 1, L_0x2365b80, L_0x2365e50, C4<0>, C4<0>;
L_0x2366160 .functor OR 1, L_0x2366050, v0x235b3b0_0, C4<0>, C4<0>;
L_0x23663c0 .functor AND 1, L_0x2365880, L_0x2366160, C4<1>, C4<1>;
L_0x23664d0 .functor NOT 1, v0x235b130_0, C4<0>, C4<0>, C4<0>;
L_0x23666f0 .functor OR 1, L_0x23664d0, v0x235b1d0_0, C4<0>, C4<0>;
L_0x23667b0 .functor OR 1, L_0x23666f0, v0x235b270_0, C4<0>, C4<0>;
L_0x2366a30 .functor NOT 1, v0x235b3b0_0, C4<0>, C4<0>, C4<0>;
L_0x2366aa0 .functor OR 1, L_0x23667b0, L_0x2366a30, C4<0>, C4<0>;
L_0x2366d80 .functor AND 1, L_0x23663c0, L_0x2366aa0, C4<1>, C4<1>;
L_0x2366e90 .functor NOT 1, v0x235b130_0, C4<0>, C4<0>, C4<0>;
L_0x23670e0 .functor OR 1, L_0x2366e90, v0x235b1d0_0, C4<0>, C4<0>;
L_0x23671a0 .functor NOT 1, v0x235b270_0, C4<0>, C4<0>, C4<0>;
L_0x2367400 .functor OR 1, L_0x23670e0, L_0x23671a0, C4<0>, C4<0>;
L_0x2367510 .functor OR 1, L_0x2367400, v0x235b3b0_0, C4<0>, C4<0>;
L_0x23677d0 .functor AND 1, L_0x2366d80, L_0x2367510, C4<1>, C4<1>;
v0x235bac0_0 .net *"_ivl_0", 0 0, L_0x2362040;  1 drivers
v0x235bba0_0 .net *"_ivl_10", 0 0, L_0x2362700;  1 drivers
v0x235bc80_0 .net *"_ivl_100", 0 0, L_0x23663c0;  1 drivers
v0x235bd70_0 .net *"_ivl_102", 0 0, L_0x23664d0;  1 drivers
v0x235be50_0 .net *"_ivl_104", 0 0, L_0x23666f0;  1 drivers
v0x235bf80_0 .net *"_ivl_106", 0 0, L_0x23667b0;  1 drivers
v0x235c060_0 .net *"_ivl_108", 0 0, L_0x2366a30;  1 drivers
v0x235c140_0 .net *"_ivl_110", 0 0, L_0x2366aa0;  1 drivers
v0x235c220_0 .net *"_ivl_112", 0 0, L_0x2366d80;  1 drivers
v0x235c390_0 .net *"_ivl_114", 0 0, L_0x2366e90;  1 drivers
v0x235c470_0 .net *"_ivl_116", 0 0, L_0x23670e0;  1 drivers
v0x235c550_0 .net *"_ivl_118", 0 0, L_0x23671a0;  1 drivers
v0x235c630_0 .net *"_ivl_12", 0 0, L_0x2362850;  1 drivers
v0x235c710_0 .net *"_ivl_120", 0 0, L_0x2367400;  1 drivers
v0x235c7f0_0 .net *"_ivl_122", 0 0, L_0x2367510;  1 drivers
v0x235c8d0_0 .net *"_ivl_14", 0 0, L_0x23629d0;  1 drivers
v0x235c9b0_0 .net *"_ivl_16", 0 0, L_0x2362ae0;  1 drivers
v0x235cba0_0 .net *"_ivl_18", 0 0, L_0x2362ba0;  1 drivers
v0x235cc80_0 .net *"_ivl_2", 0 0, L_0x23620d0;  1 drivers
v0x235cd60_0 .net *"_ivl_20", 0 0, L_0x2362cc0;  1 drivers
v0x235ce40_0 .net *"_ivl_22", 0 0, L_0x2362d80;  1 drivers
v0x235cf20_0 .net *"_ivl_24", 0 0, L_0x2362e60;  1 drivers
v0x235d000_0 .net *"_ivl_26", 0 0, L_0x2362f20;  1 drivers
v0x235d0e0_0 .net *"_ivl_30", 0 0, L_0x2363150;  1 drivers
v0x235d1c0_0 .net *"_ivl_32", 0 0, L_0x2363250;  1 drivers
v0x235d2a0_0 .net *"_ivl_34", 0 0, L_0x2363310;  1 drivers
v0x235d380_0 .net *"_ivl_36", 0 0, L_0x2363470;  1 drivers
v0x235d460_0 .net *"_ivl_38", 0 0, L_0x23634e0;  1 drivers
v0x235d540_0 .net *"_ivl_4", 0 0, L_0x23622c0;  1 drivers
v0x235d620_0 .net *"_ivl_40", 0 0, L_0x2363650;  1 drivers
v0x235d700_0 .net *"_ivl_42", 0 0, L_0x23636c0;  1 drivers
v0x235d7e0_0 .net *"_ivl_44", 0 0, L_0x2363890;  1 drivers
v0x235d8c0_0 .net *"_ivl_46", 0 0, L_0x23639a0;  1 drivers
v0x235dbb0_0 .net *"_ivl_48", 0 0, L_0x2363ae0;  1 drivers
v0x235dc90_0 .net *"_ivl_50", 0 0, L_0x2363b50;  1 drivers
v0x235dd70_0 .net *"_ivl_52", 0 0, L_0x2363d40;  1 drivers
v0x235de50_0 .net *"_ivl_54", 0 0, L_0x2363e00;  1 drivers
v0x235df30_0 .net *"_ivl_56", 0 0, L_0x2364000;  1 drivers
v0x235e010_0 .net *"_ivl_58", 0 0, L_0x2364070;  1 drivers
v0x235e0f0_0 .net *"_ivl_6", 0 0, L_0x2362440;  1 drivers
v0x235e1d0_0 .net *"_ivl_60", 0 0, L_0x23641e0;  1 drivers
v0x235e2b0_0 .net *"_ivl_62", 0 0, L_0x23642f0;  1 drivers
v0x235e390_0 .net *"_ivl_64", 0 0, L_0x2364470;  1 drivers
v0x235e470_0 .net *"_ivl_66", 0 0, L_0x2364580;  1 drivers
v0x235e550_0 .net *"_ivl_68", 0 0, L_0x23647b0;  1 drivers
v0x235e630_0 .net *"_ivl_70", 0 0, L_0x2364820;  1 drivers
v0x235e710_0 .net *"_ivl_72", 0 0, L_0x2364a10;  1 drivers
v0x235e7f0_0 .net *"_ivl_74", 0 0, L_0x2364ad0;  1 drivers
v0x235e8d0_0 .net *"_ivl_76", 0 0, L_0x23648e0;  1 drivers
v0x235e9b0_0 .net *"_ivl_78", 0 0, L_0x2364cd0;  1 drivers
v0x235ea90_0 .net *"_ivl_8", 0 0, L_0x2362580;  1 drivers
v0x235eb70_0 .net *"_ivl_80", 0 0, L_0x2364e90;  1 drivers
v0x235ec50_0 .net *"_ivl_82", 0 0, L_0x2364f50;  1 drivers
v0x235ed30_0 .net *"_ivl_84", 0 0, L_0x2365380;  1 drivers
v0x235ee10_0 .net *"_ivl_86", 0 0, L_0x2365600;  1 drivers
v0x235eef0_0 .net *"_ivl_88", 0 0, L_0x2365880;  1 drivers
v0x235efd0_0 .net *"_ivl_90", 0 0, L_0x2365990;  1 drivers
v0x235f0b0_0 .net *"_ivl_92", 0 0, L_0x2365b80;  1 drivers
v0x235f190_0 .net *"_ivl_94", 0 0, L_0x2365e50;  1 drivers
v0x235f270_0 .net *"_ivl_96", 0 0, L_0x2366050;  1 drivers
v0x235f350_0 .net *"_ivl_98", 0 0, L_0x2366160;  1 drivers
v0x235f430_0 .net "a", 0 0, v0x235b130_0;  alias, 1 drivers
v0x235f4d0_0 .net "b", 0 0, v0x235b1d0_0;  alias, 1 drivers
v0x235f5c0_0 .net "c", 0 0, v0x235b270_0;  alias, 1 drivers
v0x235f6b0_0 .net "d", 0 0, v0x235b3b0_0;  alias, 1 drivers
v0x235fbb0_0 .net "out_pos", 0 0, L_0x23677d0;  alias, 1 drivers
v0x235fc70_0 .net "out_sop", 0 0, L_0x2362df0;  alias, 1 drivers
S_0x235fdf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x230d080;
 .timescale -12 -12;
E_0x22f39f0 .event anyedge, v0x2360be0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2360be0_0;
    %nor/r;
    %assign/vec4 v0x2360be0_0, 0;
    %wait E_0x22f39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x235a600;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x235b4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x235b540_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x235a600;
T_4 ;
    %wait E_0x230b860;
    %load/vec4 v0x235b5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x235b4a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x235a600;
T_5 ;
    %wait E_0x230b700;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %wait E_0x230b700;
    %load/vec4 v0x235b4a0_0;
    %store/vec4 v0x235b540_0, 0, 1;
    %fork t_1, S_0x235a930;
    %jmp t_0;
    .scope S_0x235a930;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x235ab70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x235ab70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x230b700;
    %load/vec4 v0x235ab70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x235ab70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x235ab70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x235a600;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x230b860;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x235b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x235b1d0_0, 0;
    %assign/vec4 v0x235b130_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x235b4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x235b540_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x230d080;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2360780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2360be0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x230d080;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2360780_0;
    %inv;
    %store/vec4 v0x2360780_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x230d080;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x235b310_0, v0x2360d50_0, v0x23605a0_0, v0x2360640_0, v0x23606e0_0, v0x2360820_0, v0x2360aa0_0, v0x2360a00_0, v0x2360960_0, v0x23608c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x230d080;
T_9 ;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x230d080;
T_10 ;
    %wait E_0x230b860;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2360b40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2360b40_0, 4, 32;
    %load/vec4 v0x2360c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2360b40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2360b40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2360b40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2360aa0_0;
    %load/vec4 v0x2360aa0_0;
    %load/vec4 v0x2360a00_0;
    %xor;
    %load/vec4 v0x2360aa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2360b40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2360b40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2360960_0;
    %load/vec4 v0x2360960_0;
    %load/vec4 v0x23608c0_0;
    %xor;
    %load/vec4 v0x2360960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2360b40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2360b40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2360b40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth5/human/ece241_2013_q2/iter4/response0/top_module.sv";
