#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 18 21:44:16 2020
# Process ID: 5272
# Current directory: C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.runs/synth_1/main.vds
# Journal file: C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13440 
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/NUM.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 399.012 ; gain = 109.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'password' [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/PW.v:21]
INFO: [Synth 8-256] done synthesizing module 'password' (1#1) [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/PW.v:21]
INFO: [Synth 8-638] synthesizing module 'light' [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/L.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/L.v:46]
INFO: [Synth 8-256] done synthesizing module 'light' (2#1) [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/L.v:21]
INFO: [Synth 8-638] synthesizing module 'number' [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/NUM.v:22]
INFO: [Synth 8-638] synthesizing module 'perNumber' [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/PNUM0.v:22]
	Parameter digitTwinkCntRange bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'perNumber' (3#1) [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/PNUM0.v:22]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/NUM.v:22]
INFO: [Synth 8-256] done synthesizing module 'number' (4#1) [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/NUM.v:22]
WARNING: [Synth 8-350] instance 'NUM' of module 'number' requires 11 connections, but only 10 given [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/main.v:79]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design perNumber has unconnected port enEnter
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 433.766 ; gain = 144.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 433.766 ; gain = 144.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/constrs_1/new/wzywzy.xdc]
Finished Parsing XDC File [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/constrs_1/new/wzywzy.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/constrs_1/new/wzywzy.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 770.551 ; gain = 481.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 770.551 ; gain = 481.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 770.551 ; gain = 481.121
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element extinguishCnt_reg was removed.  [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/PW.v:71]
INFO: [Synth 8-5544] ROM "countdown" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element twinkleCnt_reg was removed.  [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/L.v:57]
WARNING: [Synth 8-6014] Unused sequential element digitTwinkCnt_reg was removed.  [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/PNUM0.v:42]
INFO: [Synth 8-5544] ROM "id0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "id0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "id0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "id1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "id1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "id1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element refreshCnt_reg was removed.  [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/NUM.v:149]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 770.551 ; gain = 481.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module password 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
Module light 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module perNumber 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module number 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element digitTwinkCnt_reg was removed.  [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/PNUM0.v:42]
WARNING: [Synth 8-6014] Unused sequential element digitTwinkCnt_reg was removed.  [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/PNUM0.v:42]
WARNING: [Synth 8-6014] Unused sequential element refreshCnt_reg was removed.  [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/NUM.v:149]
INFO: [Synth 8-4471] merging register 'type_d_reg' into 'PW/type_d_reg' [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/main.v:89]
WARNING: [Synth 8-6014] Unused sequential element type_d_reg was removed.  [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/main.v:89]
WARNING: [Synth 8-6014] Unused sequential element PW/extinguishCnt_reg was removed.  [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/PW.v:71]
WARNING: [Synth 8-6014] Unused sequential element L/twinkleCnt_reg was removed.  [C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.srcs/sources_1/new/L.v:57]
WARNING: [Synth 8-3331] design perNumber has unconnected port enEnter
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NUM/id1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NUM/PNUM1/pipe_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NUM/PNUM0/pipe_reg[7] )
WARNING: [Synth 8-3332] Sequential element (NUM/PNUM0/digitTwinkCnt_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (NUM/PNUM0/pipe_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (NUM/PNUM1/digitTwinkCnt_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (NUM/PNUM1/pipe_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (NUM/id1_reg[4]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 770.551 ; gain = 481.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.258 ; gain = 484.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.703 ; gain = 485.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 800.793 ; gain = 511.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 800.793 ; gain = 511.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 800.793 ; gain = 511.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 800.793 ; gain = 511.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 800.793 ; gain = 511.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 800.793 ; gain = 511.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 800.793 ; gain = 511.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    86|
|3     |LUT1   |     8|
|4     |LUT2   |    26|
|5     |LUT3   |    11|
|6     |LUT4   |   115|
|7     |LUT5   |    53|
|8     |LUT6   |   125|
|9     |FDCE   |    40|
|10    |FDPE   |     2|
|11    |FDRE   |   208|
|12    |FDSE   |     1|
|13    |IBUF   |     9|
|14    |OBUF   |    36|
+------+-------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |   721|
|2     |  L       |light       |    48|
|3     |  NUM     |number      |   167|
|4     |    PNUM0 |perNumber   |    49|
|5     |    PNUM1 |perNumber_0 |    49|
|6     |  PW      |password    |   413|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 800.793 ; gain = 511.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 800.793 ; gain = 174.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 800.793 ; gain = 511.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 800.793 ; gain = 523.992
INFO: [Common 17-1381] The checkpoint 'C:/Users/65448/Desktop/WZYHOMEWORK/WZYHOMEWORK.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 800.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 18 21:44:59 2020...
