circuit MyModule
  module MyModule :
    input in: {input: {a : UInt<UInt(32)>, b : SInt<UInt(3)>}}
    output out: {output: SInt<UInt(3)>[UInt(2)]}
    n <= add(add(UInt("hbc"), UInt(2)), mul(UInt(1), UInt(3)))
    when lt(add(UInt(2), UInt(1)), UInt(2)) :
      n <- SInt(2)
    else :
      when gt(i, UInt(3)) :
        n <= SInt(3)