<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Kinetis SDK v.1.3 API Reference Manual: SDHC Standard Definition</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="fs_logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kinetis SDK v.1.3 API Reference Manual
   &#160;<span id="projectnumber">Rev. 0</span>
   </div>
   <div id="projectbrief">Freescale Semiconductor, Inc.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>API&#160;Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__sdhc__std__def.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SDHC Standard Definition<div class="ingroups"><a class="el" href="group__sdhc.html">Secured Digital Host Controller (SDHC)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<p>This section describes the host controller standard definition. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga59c5bbe4bce747013bd90a1a6f904a3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59c5bbe4bce747013bd90a1a6f904a3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga59c5bbe4bce747013bd90a1a6f904a3f">SDHC_DMA_ADDRESS</a>&#160;&#160;&#160;(0x00U)</td></tr>
<tr class="memdesc:ga59c5bbe4bce747013bd90a1a6f904a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC DMA ADDRESS REG. <br/></td></tr>
<tr class="separator:ga59c5bbe4bce747013bd90a1a6f904a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72cc0430d597c5cad46162a42c42bf7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad72cc0430d597c5cad46162a42c42bf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gad72cc0430d597c5cad46162a42c42bf7">SDHC_BLOCK_SIZE</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:gad72cc0430d597c5cad46162a42c42bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC BLOCK SIZE REG. <br/></td></tr>
<tr class="separator:gad72cc0430d597c5cad46162a42c42bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be8993b6365f8cf36505378d4c909f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0be8993b6365f8cf36505378d4c909f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga0be8993b6365f8cf36505378d4c909f7">SDHC_BLOCK_COUNT</a>&#160;&#160;&#160;(0x06U)</td></tr>
<tr class="memdesc:ga0be8993b6365f8cf36505378d4c909f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC BLOCK COUNT REG. <br/></td></tr>
<tr class="separator:ga0be8993b6365f8cf36505378d4c909f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8d19ade964a1d795688fb8a096c66f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf8d19ade964a1d795688fb8a096c66f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gacf8d19ade964a1d795688fb8a096c66f">SDHC_ARGUMENT</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:gacf8d19ade964a1d795688fb8a096c66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC ARGUMENT REG. <br/></td></tr>
<tr class="separator:gacf8d19ade964a1d795688fb8a096c66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b43569ab9ece3c489461021543fd02b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b43569ab9ece3c489461021543fd02b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga5b43569ab9ece3c489461021543fd02b">SDHC_TRANSFER_MODE</a>&#160;&#160;&#160;(0x0C)</td></tr>
<tr class="memdesc:ga5b43569ab9ece3c489461021543fd02b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC TRANSFER MODE REG. <br/></td></tr>
<tr class="separator:ga5b43569ab9ece3c489461021543fd02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8aa3d903233895f090880f7da4af20b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8aa3d903233895f090880f7da4af20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gad8aa3d903233895f090880f7da4af20b">SDHC_TRNSM_DMA_EN</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:gad8aa3d903233895f090880f7da4af20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC TRANSFER MODE DMA ENABLE BIT. <br/></td></tr>
<tr class="separator:gad8aa3d903233895f090880f7da4af20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d7d292d3f688e2bc29c428ccaca5e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11d7d292d3f688e2bc29c428ccaca5e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga11d7d292d3f688e2bc29c428ccaca5e8">SDHC_TRNSM_BLKCNT_EN</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:ga11d7d292d3f688e2bc29c428ccaca5e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC TRANSFER MODE BLOCK COUNT ENABLE BIT. <br/></td></tr>
<tr class="separator:ga11d7d292d3f688e2bc29c428ccaca5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d03728e2ae77385a0aa74ef646f6fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99d03728e2ae77385a0aa74ef646f6fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga99d03728e2ae77385a0aa74ef646f6fe">SDHC_TRNSM_AUTOCMD12</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:ga99d03728e2ae77385a0aa74ef646f6fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC TRANSFER MODE AUTO CMD12 BIT. <br/></td></tr>
<tr class="separator:ga99d03728e2ae77385a0aa74ef646f6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec0f24643fba420967022364801aa5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ec0f24643fba420967022364801aa5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga6ec0f24643fba420967022364801aa5a">SDHC_TRNSM_AUTOCMD23</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:ga6ec0f24643fba420967022364801aa5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC TRANSFER MODE AUTO CMD23 BIT. <br/></td></tr>
<tr class="separator:ga6ec0f24643fba420967022364801aa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea97c77eb0f8d5df39e5a4ce14989d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ea97c77eb0f8d5df39e5a4ce14989d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga1ea97c77eb0f8d5df39e5a4ce14989d2">SDHC_TRNSM_READ</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:ga1ea97c77eb0f8d5df39e5a4ce14989d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC TRANSFER MODE READ DATA BIT. <br/></td></tr>
<tr class="separator:ga1ea97c77eb0f8d5df39e5a4ce14989d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4d074566bacf8c00a7ef37330662b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d4d074566bacf8c00a7ef37330662b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga4d4d074566bacf8c00a7ef37330662b2">SDHC_TRNSM_MULTI</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:ga4d4d074566bacf8c00a7ef37330662b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC TRANSFER MODE MULTIBLOCK BIT. <br/></td></tr>
<tr class="separator:ga4d4d074566bacf8c00a7ef37330662b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e6fde018b6c5b93a433e034911250c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8e6fde018b6c5b93a433e034911250c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gac8e6fde018b6c5b93a433e034911250c">SDHC_COMMAND</a>&#160;&#160;&#160;(0x0E)</td></tr>
<tr class="memdesc:gac8e6fde018b6c5b93a433e034911250c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC COMMAND REG. <br/></td></tr>
<tr class="separator:gac8e6fde018b6c5b93a433e034911250c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac907f55709c7d82b7c5339a4e7947596"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac907f55709c7d82b7c5339a4e7947596"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gac907f55709c7d82b7c5339a4e7947596">SDHC_CMD_RESPTYPE_LSF</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gac907f55709c7d82b7c5339a4e7947596"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC COMMAND RESPONSE TYPE SHIFT. <br/></td></tr>
<tr class="separator:gac907f55709c7d82b7c5339a4e7947596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b9dd1e89d5bfcf427d6fa68f294cdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52b9dd1e89d5bfcf427d6fa68f294cdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga52b9dd1e89d5bfcf427d6fa68f294cdc">SDHC_CMD_RESPTYPE_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:ga52b9dd1e89d5bfcf427d6fa68f294cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC COMMAND RESPONSE MASK. <br/></td></tr>
<tr class="separator:ga52b9dd1e89d5bfcf427d6fa68f294cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525fdf9391e59b4433e018a149939654"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga525fdf9391e59b4433e018a149939654"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga525fdf9391e59b4433e018a149939654">SDHC_CMD_CRC_CHK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:ga525fdf9391e59b4433e018a149939654"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC COMMAND CRC CHEKCING BIT. <br/></td></tr>
<tr class="separator:ga525fdf9391e59b4433e018a149939654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5022e87172799641ba01cd5935fbc9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c5022e87172799641ba01cd5935fbc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga2c5022e87172799641ba01cd5935fbc9">SDHC_CMD_INDEX_CHK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:ga2c5022e87172799641ba01cd5935fbc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC COMMAND INDEX CHECKING BIT. <br/></td></tr>
<tr class="separator:ga2c5022e87172799641ba01cd5935fbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c6c243a35326bf90484be35fd27257"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80c6c243a35326bf90484be35fd27257"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga80c6c243a35326bf90484be35fd27257">SDHC_CMD_DATA_PRSNT</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:ga80c6c243a35326bf90484be35fd27257"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC COMMAND DATA PRESENT BIT. <br/></td></tr>
<tr class="separator:ga80c6c243a35326bf90484be35fd27257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa392ac2a47e92c3688fb5acd99e8f81d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa392ac2a47e92c3688fb5acd99e8f81d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa392ac2a47e92c3688fb5acd99e8f81d">SDHC_CMD_CMDTYPE_LSF</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:gaa392ac2a47e92c3688fb5acd99e8f81d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC COMMAND COMMAND TYPE SHIFT. <br/></td></tr>
<tr class="separator:gaa392ac2a47e92c3688fb5acd99e8f81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2337ce29746e81806b38db5c30d7b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e2337ce29746e81806b38db5c30d7b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga3e2337ce29746e81806b38db5c30d7b9">SDHC_CMD_CMDTYPE_MASK</a>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="memdesc:ga3e2337ce29746e81806b38db5c30d7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC COMMAND COMMAND TYPE MASK. <br/></td></tr>
<tr class="separator:ga3e2337ce29746e81806b38db5c30d7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59faa4f073d41ed257bdd1c464e9af42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59faa4f073d41ed257bdd1c464e9af42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga59faa4f073d41ed257bdd1c464e9af42">SDHC_CMD_CMDINDEX_LSF</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:ga59faa4f073d41ed257bdd1c464e9af42"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC COMMAND COMMAND INDEX SHIFT. <br/></td></tr>
<tr class="separator:ga59faa4f073d41ed257bdd1c464e9af42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500b3221ff18f3a7dd83c5ca1d3b50b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga500b3221ff18f3a7dd83c5ca1d3b50b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga500b3221ff18f3a7dd83c5ca1d3b50b3">SDHC_CMD_CMDINDEX_MASK</a>&#160;&#160;&#160;(0x3F)</td></tr>
<tr class="memdesc:ga500b3221ff18f3a7dd83c5ca1d3b50b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC COMMAND COMMAND INDEX MASK. <br/></td></tr>
<tr class="separator:ga500b3221ff18f3a7dd83c5ca1d3b50b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c77b58164897b871f7dac3fd66bdb3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54c77b58164897b871f7dac3fd66bdb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga54c77b58164897b871f7dac3fd66bdb3">SDHC_RESPONSE</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:ga54c77b58164897b871f7dac3fd66bdb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC RESPONSE REG. <br/></td></tr>
<tr class="separator:ga54c77b58164897b871f7dac3fd66bdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba14d63dab5fdfeaa8891977183d814"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ba14d63dab5fdfeaa8891977183d814"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga2ba14d63dab5fdfeaa8891977183d814">SDHC_BUFFER</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:ga2ba14d63dab5fdfeaa8891977183d814"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC BUFFER REG. <br/></td></tr>
<tr class="separator:ga2ba14d63dab5fdfeaa8891977183d814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9dc9cce4d315cd6e07a8b71b53624f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd9dc9cce4d315cd6e07a8b71b53624f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gafd9dc9cce4d315cd6e07a8b71b53624f">SDHC_PRESENT_STATE</a>&#160;&#160;&#160;(0x24U)</td></tr>
<tr class="memdesc:gafd9dc9cce4d315cd6e07a8b71b53624f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE REG. <br/></td></tr>
<tr class="separator:gafd9dc9cce4d315cd6e07a8b71b53624f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936c9ddd6b60c67097a3a1bf9ff9f0c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga936c9ddd6b60c67097a3a1bf9ff9f0c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga936c9ddd6b60c67097a3a1bf9ff9f0c1">SDHC_PRST_CMD_INHIBIT</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:ga936c9ddd6b60c67097a3a1bf9ff9f0c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE CMD INHIBIT BIT. <br/></td></tr>
<tr class="separator:ga936c9ddd6b60c67097a3a1bf9ff9f0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab981292b5076ca58e4523c26cad2c04f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab981292b5076ca58e4523c26cad2c04f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gab981292b5076ca58e4523c26cad2c04f">SDHC_PRST_DATA_INHIBIT</a>&#160;&#160;&#160;(0x1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gab981292b5076ca58e4523c26cad2c04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE DATA INHIBIT BIT. <br/></td></tr>
<tr class="separator:gab981292b5076ca58e4523c26cad2c04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53b3fd0f8d4e415232a1d4848447fe94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53b3fd0f8d4e415232a1d4848447fe94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga53b3fd0f8d4e415232a1d4848447fe94">SDHC_PRST_DLA</a>&#160;&#160;&#160;(0x1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga53b3fd0f8d4e415232a1d4848447fe94"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE DATA LINE ACTIVE BIT. <br/></td></tr>
<tr class="separator:ga53b3fd0f8d4e415232a1d4848447fe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc170660c0962e38985962875fc016d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebc170660c0962e38985962875fc016d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaebc170660c0962e38985962875fc016d">SDHC_PRST_RETUNE_REQ</a>&#160;&#160;&#160;(0x1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaebc170660c0962e38985962875fc016d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE RETUNE REQUEST BIT. <br/></td></tr>
<tr class="separator:gaebc170660c0962e38985962875fc016d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416006ec0465e826dc4beaf7ce86cceb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga416006ec0465e826dc4beaf7ce86cceb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga416006ec0465e826dc4beaf7ce86cceb">SDHC_PRST_WR_TRANS_A</a>&#160;&#160;&#160;(0x1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga416006ec0465e826dc4beaf7ce86cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE WRITE TRANSFER ACTIVE BIT. <br/></td></tr>
<tr class="separator:ga416006ec0465e826dc4beaf7ce86cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22283880c591db7c039a4987c2ebcb61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22283880c591db7c039a4987c2ebcb61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga22283880c591db7c039a4987c2ebcb61">SDHC_PRST_RD_TRANS_A</a>&#160;&#160;&#160;(0x1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga22283880c591db7c039a4987c2ebcb61"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE READ TRANSFER ACTIVE BIT. <br/></td></tr>
<tr class="separator:ga22283880c591db7c039a4987c2ebcb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019ff9ea848b4bd106949ef7fa6c8421"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga019ff9ea848b4bd106949ef7fa6c8421"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga019ff9ea848b4bd106949ef7fa6c8421">SDHC_PRST_BUFF_WR</a>&#160;&#160;&#160;(0x1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga019ff9ea848b4bd106949ef7fa6c8421"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE BUFFER WRITE ENABLE BIT. <br/></td></tr>
<tr class="separator:ga019ff9ea848b4bd106949ef7fa6c8421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27b73def453582276877faccc3078d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac27b73def453582276877faccc3078d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gac27b73def453582276877faccc3078d6">SDHC_PRST_BUFF_RD</a>&#160;&#160;&#160;(0x1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:gac27b73def453582276877faccc3078d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE BUFFER READ ENABLE BIT. <br/></td></tr>
<tr class="separator:gac27b73def453582276877faccc3078d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24123af385f5b4a67610414afb7bb0bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24123af385f5b4a67610414afb7bb0bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga24123af385f5b4a67610414afb7bb0bd">SDHC_PRST_CARD_INSERTED</a>&#160;&#160;&#160;(0x1 &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga24123af385f5b4a67610414afb7bb0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE CARD INSERTED BIT. <br/></td></tr>
<tr class="separator:ga24123af385f5b4a67610414afb7bb0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b0237e485a7e9a405687932ed8c6d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08b0237e485a7e9a405687932ed8c6d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga08b0237e485a7e9a405687932ed8c6d7">SDHC_PRST_CSS</a>&#160;&#160;&#160;(0x1 &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga08b0237e485a7e9a405687932ed8c6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE CARD STATE STABLE BIT. <br/></td></tr>
<tr class="separator:ga08b0237e485a7e9a405687932ed8c6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2da6437c92dcbeed2fa660a6d4d6bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d2da6437c92dcbeed2fa660a6d4d6bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga0d2da6437c92dcbeed2fa660a6d4d6bf">SDHC_PRST_CD_LVL</a>&#160;&#160;&#160;(0x1 &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga0d2da6437c92dcbeed2fa660a6d4d6bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE CARD DETECT PIN LEVEL BIT. <br/></td></tr>
<tr class="separator:ga0d2da6437c92dcbeed2fa660a6d4d6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16de3ee6221440a0d2e8c81f9547b90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae16de3ee6221440a0d2e8c81f9547b90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gae16de3ee6221440a0d2e8c81f9547b90">SDHC_PRST_WP_LVL</a>&#160;&#160;&#160;(0x1 &lt;&lt; 19)</td></tr>
<tr class="memdesc:gae16de3ee6221440a0d2e8c81f9547b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE WRITE PROTECT PIN LEVEL BIT. <br/></td></tr>
<tr class="separator:gae16de3ee6221440a0d2e8c81f9547b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66344770db255df9cdafaa90e71de6d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66344770db255df9cdafaa90e71de6d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga66344770db255df9cdafaa90e71de6d5">SDHC_PRST_DLSL_0_3_LSF</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memdesc:ga66344770db255df9cdafaa90e71de6d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE DAT[3:0] LINE LEVEL SHIFT. <br/></td></tr>
<tr class="separator:ga66344770db255df9cdafaa90e71de6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38929d080e7a410fb92761a35124a773"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38929d080e7a410fb92761a35124a773"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga38929d080e7a410fb92761a35124a773">SDHC_PRST_DLSL_0_3_MASK</a>&#160;&#160;&#160;(0x0F000000U)</td></tr>
<tr class="memdesc:ga38929d080e7a410fb92761a35124a773"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE DAT[3:0] LINE LEVEL MASK. <br/></td></tr>
<tr class="separator:ga38929d080e7a410fb92761a35124a773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f1904ab2dea31c1d7391ed7e36d1f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44f1904ab2dea31c1d7391ed7e36d1f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga44f1904ab2dea31c1d7391ed7e36d1f6">SDHC_PRST_CMD_LVL</a>&#160;&#160;&#160;(0x1 &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga44f1904ab2dea31c1d7391ed7e36d1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC PRESENT STATE CMD LINE LEVEL BIT. <br/></td></tr>
<tr class="separator:ga44f1904ab2dea31c1d7391ed7e36d1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae8a2244403a5486ab409173b8bdacb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacae8a2244403a5486ab409173b8bdacb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gacae8a2244403a5486ab409173b8bdacb">SDHC_HOST_CONTROL1</a>&#160;&#160;&#160;(0x28U)</td></tr>
<tr class="memdesc:gacae8a2244403a5486ab409173b8bdacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 REG. <br/></td></tr>
<tr class="separator:gacae8a2244403a5486ab409173b8bdacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4be2bfa3222e502c0cf03037f4005f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4be2bfa3222e502c0cf03037f4005f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gae4be2bfa3222e502c0cf03037f4005f3">SDHC_CTRL_LED</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:gae4be2bfa3222e502c0cf03037f4005f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 LED CONTROL BIT. <br/></td></tr>
<tr class="separator:gae4be2bfa3222e502c0cf03037f4005f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3bfbd145a4a3170de01f96ce8cc6781"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3bfbd145a4a3170de01f96ce8cc6781"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaf3bfbd145a4a3170de01f96ce8cc6781">SDHC_CTRL_4BIT</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:gaf3bfbd145a4a3170de01f96ce8cc6781"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 DATA TRANSFER WIDTH BIT. <br/></td></tr>
<tr class="separator:gaf3bfbd145a4a3170de01f96ce8cc6781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199e63dce755d71309bd0790a00def1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga199e63dce755d71309bd0790a00def1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga199e63dce755d71309bd0790a00def1c">SDHC_CTRL_HISPD</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:ga199e63dce755d71309bd0790a00def1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 HIGH SPEED ENABLE BIT. <br/></td></tr>
<tr class="separator:ga199e63dce755d71309bd0790a00def1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8e938d7b7ed3ee5afa0db847a3cbd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad8e938d7b7ed3ee5afa0db847a3cbd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaad8e938d7b7ed3ee5afa0db847a3cbd5">SDHC_CTRL_DMA_LSF</a>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="memdesc:gaad8e938d7b7ed3ee5afa0db847a3cbd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 DMA SELECT SHIFT. <br/></td></tr>
<tr class="separator:gaad8e938d7b7ed3ee5afa0db847a3cbd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5876f08f588c99747cea6b5ea6d1a196"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5876f08f588c99747cea6b5ea6d1a196"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga5876f08f588c99747cea6b5ea6d1a196">SDHC_CTRL_DMA_MASK</a>&#160;&#160;&#160;(0x18U)</td></tr>
<tr class="memdesc:ga5876f08f588c99747cea6b5ea6d1a196"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 DMA SELECT MASK. <br/></td></tr>
<tr class="separator:ga5876f08f588c99747cea6b5ea6d1a196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfeca8d66c8ab6f7746ed547e86dd45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1bfeca8d66c8ab6f7746ed547e86dd45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga1bfeca8d66c8ab6f7746ed547e86dd45">SDHC_CTRL_DMA_SDMA</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:ga1bfeca8d66c8ab6f7746ed547e86dd45"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 DMA SELECT SDMA. <br/></td></tr>
<tr class="separator:ga1bfeca8d66c8ab6f7746ed547e86dd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2232590ec8d976ed82817bff00f8c9af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2232590ec8d976ed82817bff00f8c9af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga2232590ec8d976ed82817bff00f8c9af">SDHC_CTRL_DMA_ADMA32</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="memdesc:ga2232590ec8d976ed82817bff00f8c9af"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 DMA SELECT ADMA32. <br/></td></tr>
<tr class="separator:ga2232590ec8d976ed82817bff00f8c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2cc5b7c01c7fcbfbceb5aa1e98f58b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed2cc5b7c01c7fcbfbceb5aa1e98f58b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaed2cc5b7c01c7fcbfbceb5aa1e98f58b">SDHC_CTRL_DMA_ADMA64</a>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="memdesc:gaed2cc5b7c01c7fcbfbceb5aa1e98f58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 DMA SELECT ADMA64. <br/></td></tr>
<tr class="separator:gaed2cc5b7c01c7fcbfbceb5aa1e98f58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47452c581001981ffd943463839699d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad47452c581001981ffd943463839699d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gad47452c581001981ffd943463839699d">SDHC_CTRL_8BIT</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:gad47452c581001981ffd943463839699d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 EXTENDED DATA TRANSFER WIDTH BIT. <br/></td></tr>
<tr class="separator:gad47452c581001981ffd943463839699d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd493aa85ecc73efc3f66d149161141"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dd493aa85ecc73efc3f66d149161141"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga9dd493aa85ecc73efc3f66d149161141">SDHC_CTRL_CD_TEST_LVL</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:ga9dd493aa85ecc73efc3f66d149161141"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 CARD DETECT TEST LEVEL BIT. <br/></td></tr>
<tr class="separator:ga9dd493aa85ecc73efc3f66d149161141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f62952d720480b603a2ce25a87e1e78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f62952d720480b603a2ce25a87e1e78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga6f62952d720480b603a2ce25a87e1e78">SDHC_CTRL_CD_SSELECT</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="memdesc:ga6f62952d720480b603a2ce25a87e1e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL1 CARD DETECT SIGNAL SELECTION BIT. <br/></td></tr>
<tr class="separator:ga6f62952d720480b603a2ce25a87e1e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ac6e8f9354723dcb5e205beaf89d96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48ac6e8f9354723dcb5e205beaf89d96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga48ac6e8f9354723dcb5e205beaf89d96">SDHC_POWER_CONTROL</a>&#160;&#160;&#160;(0x29U)</td></tr>
<tr class="memdesc:ga48ac6e8f9354723dcb5e205beaf89d96"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC POWER CONTROL REG. <br/></td></tr>
<tr class="separator:ga48ac6e8f9354723dcb5e205beaf89d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37085b38b97663c832419231b18e084"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf37085b38b97663c832419231b18e084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaf37085b38b97663c832419231b18e084">SDHC_POWER_ON</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:gaf37085b38b97663c832419231b18e084"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC POWER CONTROL SD BUS POWER. <br/></td></tr>
<tr class="separator:gaf37085b38b97663c832419231b18e084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b0a8ae6c943b7158d4eb6924ed7c52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18b0a8ae6c943b7158d4eb6924ed7c52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga18b0a8ae6c943b7158d4eb6924ed7c52">SDHC_POWER_180</a>&#160;&#160;&#160;(0x0A)</td></tr>
<tr class="memdesc:ga18b0a8ae6c943b7158d4eb6924ed7c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC POWER CONTROL SD BUS POWER 1.8V. <br/></td></tr>
<tr class="separator:ga18b0a8ae6c943b7158d4eb6924ed7c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466f50356ee753bf149dac14bd32dd12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga466f50356ee753bf149dac14bd32dd12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga466f50356ee753bf149dac14bd32dd12">SDHC_POWER_300</a>&#160;&#160;&#160;(0x0C)</td></tr>
<tr class="memdesc:ga466f50356ee753bf149dac14bd32dd12"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC POWER CONTROL SD BUS POWER 3.0V. <br/></td></tr>
<tr class="separator:ga466f50356ee753bf149dac14bd32dd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f19505b0b17925142021e7c5df105e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97f19505b0b17925142021e7c5df105e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga97f19505b0b17925142021e7c5df105e">SDHC_POWER_330</a>&#160;&#160;&#160;(0x0E)</td></tr>
<tr class="memdesc:ga97f19505b0b17925142021e7c5df105e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC POWER CONTROL SD BUS POWER 3.3V. <br/></td></tr>
<tr class="separator:ga97f19505b0b17925142021e7c5df105e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfdeac34ef01205ef14eeadf7344e8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8bfdeac34ef01205ef14eeadf7344e8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga8bfdeac34ef01205ef14eeadf7344e8f">SDHC_BLOCK_GAP_CTRL</a>&#160;&#160;&#160;(0x2A)</td></tr>
<tr class="memdesc:ga8bfdeac34ef01205ef14eeadf7344e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC BLOCK GAP CONTROL REG. <br/></td></tr>
<tr class="separator:ga8bfdeac34ef01205ef14eeadf7344e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44df7730c1822ffbcd21902203140598"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44df7730c1822ffbcd21902203140598"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga44df7730c1822ffbcd21902203140598">SDHC_BGCTRL_STPATGAPREQ</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:ga44df7730c1822ffbcd21902203140598"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC BLOCK GAP CONTROL STOP AT BLOCK GAP BIT. <br/></td></tr>
<tr class="separator:ga44df7730c1822ffbcd21902203140598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac78ceeaa013e529ac090a21f714a5e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac78ceeaa013e529ac090a21f714a5e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaac78ceeaa013e529ac090a21f714a5e3">SDHC_BGCTRL_CNTNREQ</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:gaac78ceeaa013e529ac090a21f714a5e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC BLOCK GAP CONTROL CONTINUE REQUEST BIT. <br/></td></tr>
<tr class="separator:gaac78ceeaa013e529ac090a21f714a5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c5e22ab89195bd4742762c38b1d1db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8c5e22ab89195bd4742762c38b1d1db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gab8c5e22ab89195bd4742762c38b1d1db">SDHC_BGCTRL_READWAIT</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:gab8c5e22ab89195bd4742762c38b1d1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC BLOCK GAP CONTROL READ WAIT CONTROL BIT. <br/></td></tr>
<tr class="separator:gab8c5e22ab89195bd4742762c38b1d1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0df7ac2e7a992051d43ca138886cda7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0df7ac2e7a992051d43ca138886cda7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gac0df7ac2e7a992051d43ca138886cda7">SDHC_BGCTRL_INTRATGAP</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:gac0df7ac2e7a992051d43ca138886cda7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC BLOCK GAP CONTROL INTERRUPT AT BLOCK GAP BIT. <br/></td></tr>
<tr class="separator:gac0df7ac2e7a992051d43ca138886cda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2b446f5b33d3f9f11951f2cd6d770d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a2b446f5b33d3f9f11951f2cd6d770d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga0a2b446f5b33d3f9f11951f2cd6d770d">SDHC_WAKEUP_CONTROL</a>&#160;&#160;&#160;(0x2B)</td></tr>
<tr class="memdesc:ga0a2b446f5b33d3f9f11951f2cd6d770d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC WAKEUP CONTROL REG. <br/></td></tr>
<tr class="separator:ga0a2b446f5b33d3f9f11951f2cd6d770d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb4ea6e8cf1a4c9d9c88d0318c9f0fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bb4ea6e8cf1a4c9d9c88d0318c9f0fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga6bb4ea6e8cf1a4c9d9c88d0318c9f0fa">SDHC_WAKE_ON_INT</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:ga6bb4ea6e8cf1a4c9d9c88d0318c9f0fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC WAKEUP CONTROL WAKEUP ON CARD INTERRUPT BIT. <br/></td></tr>
<tr class="separator:ga6bb4ea6e8cf1a4c9d9c88d0318c9f0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d902ccae81b2660efb87fcff0b915c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18d902ccae81b2660efb87fcff0b915c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga18d902ccae81b2660efb87fcff0b915c">SDHC_WAKE_ON_INSERT</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:ga18d902ccae81b2660efb87fcff0b915c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC WAKEUP CONTROL WAKEUP ON CARD INSERTION BIT. <br/></td></tr>
<tr class="separator:ga18d902ccae81b2660efb87fcff0b915c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d65948d7a8468bca5b10052b212b74d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d65948d7a8468bca5b10052b212b74d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga1d65948d7a8468bca5b10052b212b74d">SDHC_WAKE_ON_REMOVE</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:ga1d65948d7a8468bca5b10052b212b74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC WAKEUP CONTROL WAKEUP ON CARD REMOVAL BIT. <br/></td></tr>
<tr class="separator:ga1d65948d7a8468bca5b10052b212b74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4be77bb364f2a429beac6597b432615"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4be77bb364f2a429beac6597b432615"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gae4be77bb364f2a429beac6597b432615">SDHC_CLOCK_CONTROL</a>&#160;&#160;&#160;(0x2C)</td></tr>
<tr class="memdesc:gae4be77bb364f2a429beac6597b432615"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CLOCK CONTROL REG. <br/></td></tr>
<tr class="separator:gae4be77bb364f2a429beac6597b432615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d74dba51b40de6611063d192262813"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3d74dba51b40de6611063d192262813"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa3d74dba51b40de6611063d192262813">SDHC_CLK_INTCLK_EN</a>&#160;&#160;&#160;(0x0001U)</td></tr>
<tr class="memdesc:gaa3d74dba51b40de6611063d192262813"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CLOCK CONTROL INTERNAL CLOCK ENABLE BIT. <br/></td></tr>
<tr class="separator:gaa3d74dba51b40de6611063d192262813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb71dc1cdb081df2a31ce4b805fb614d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb71dc1cdb081df2a31ce4b805fb614d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gabb71dc1cdb081df2a31ce4b805fb614d">SDHC_CLK_INTCLK_STB</a>&#160;&#160;&#160;(0x0002U)</td></tr>
<tr class="memdesc:gabb71dc1cdb081df2a31ce4b805fb614d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CLOCK CONTROL INTERNAL CLOCK STABLE BIT. <br/></td></tr>
<tr class="separator:gabb71dc1cdb081df2a31ce4b805fb614d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ca0ebd508fea63a00b639fd1dd6916"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4ca0ebd508fea63a00b639fd1dd6916"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gac4ca0ebd508fea63a00b639fd1dd6916">SDHC_CLK_SDCLK_EN</a>&#160;&#160;&#160;(0x0004U)</td></tr>
<tr class="memdesc:gac4ca0ebd508fea63a00b639fd1dd6916"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CLOCK CONTROL SD CLOCK ENABLE BIT. <br/></td></tr>
<tr class="separator:gac4ca0ebd508fea63a00b639fd1dd6916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4126f9c04468801872096e6f240b8f54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4126f9c04468801872096e6f240b8f54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga4126f9c04468801872096e6f240b8f54">SDHC_CLK_CLKGEN_PRG_SEL</a>&#160;&#160;&#160;(0x0020U)</td></tr>
<tr class="memdesc:ga4126f9c04468801872096e6f240b8f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CLOCK CONTROL CLOCK GENERATOR SELECTOR BIT. <br/></td></tr>
<tr class="separator:ga4126f9c04468801872096e6f240b8f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063a943b71aac282b21e14f5cba14a5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga063a943b71aac282b21e14f5cba14a5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga063a943b71aac282b21e14f5cba14a5d">SDHC_CLK_FREQ_U_LSF</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ga063a943b71aac282b21e14f5cba14a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CLOCK CONTROL UPPER BITS OF FREQUENCY SELECTOR SHIFT. <br/></td></tr>
<tr class="separator:ga063a943b71aac282b21e14f5cba14a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7d7faee1cb473141eb3ef11aa8c019"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae7d7faee1cb473141eb3ef11aa8c019"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaae7d7faee1cb473141eb3ef11aa8c019">SDHC_CLK_FREQ_U_MASK</a>&#160;&#160;&#160;(0x00C0U)</td></tr>
<tr class="memdesc:gaae7d7faee1cb473141eb3ef11aa8c019"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CLOCK CONTROL UPPER BITS OF FREQUENCY SELECTOR MASK. <br/></td></tr>
<tr class="separator:gaae7d7faee1cb473141eb3ef11aa8c019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da59be1bf5e9095314f2a1d08a3d422"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5da59be1bf5e9095314f2a1d08a3d422"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga5da59be1bf5e9095314f2a1d08a3d422">SDHC_CLK_FREQ_SEL_LSF</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:ga5da59be1bf5e9095314f2a1d08a3d422"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CLOCK CONTROL FREQUENCY SELECTOR SHIFT. <br/></td></tr>
<tr class="separator:ga5da59be1bf5e9095314f2a1d08a3d422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ae2d7fbfeb5e708c1c7c0eab14a86b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68ae2d7fbfeb5e708c1c7c0eab14a86b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga68ae2d7fbfeb5e708c1c7c0eab14a86b">SDHC_CLK_FREQ_SEL_MASK</a>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="memdesc:ga68ae2d7fbfeb5e708c1c7c0eab14a86b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CLOCK CONTROL FREQUENCY SELECTOR MASK. <br/></td></tr>
<tr class="separator:ga68ae2d7fbfeb5e708c1c7c0eab14a86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029ebfd364158145061aaf3b71397e3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga029ebfd364158145061aaf3b71397e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga029ebfd364158145061aaf3b71397e3d">SDHC_TIMEOUT_CONTROL</a>&#160;&#160;&#160;(0x2E)</td></tr>
<tr class="memdesc:ga029ebfd364158145061aaf3b71397e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC TIMEOUT CONTROL REG. <br/></td></tr>
<tr class="separator:ga029ebfd364158145061aaf3b71397e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae399a1a6378dc68c3344ff507e05318f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae399a1a6378dc68c3344ff507e05318f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gae399a1a6378dc68c3344ff507e05318f">SDHC_SOFTWARE_RESET</a>&#160;&#160;&#160;(0x2F)</td></tr>
<tr class="memdesc:gae399a1a6378dc68c3344ff507e05318f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC SOFTWARE RESET REG. <br/></td></tr>
<tr class="separator:gae399a1a6378dc68c3344ff507e05318f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e7eef400c58d95001004a5b2395d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f6e7eef400c58d95001004a5b2395d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga6f6e7eef400c58d95001004a5b2395d2">SDHC_RESET_ALL</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:ga6f6e7eef400c58d95001004a5b2395d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC SOFTWARE RESET RESET FOR ALL. <br/></td></tr>
<tr class="separator:ga6f6e7eef400c58d95001004a5b2395d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd82fc852fc814ebd075a02af9881fe0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd82fc852fc814ebd075a02af9881fe0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gabd82fc852fc814ebd075a02af9881fe0">SDHC_RESET_CMD</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:gabd82fc852fc814ebd075a02af9881fe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC SOFTWARE RESET RESET FOR CMD LINE. <br/></td></tr>
<tr class="separator:gabd82fc852fc814ebd075a02af9881fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1e6f985e297f7b54902c7a2f11ea31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a1e6f985e297f7b54902c7a2f11ea31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga6a1e6f985e297f7b54902c7a2f11ea31">SDHC_RESET_DATA</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:ga6a1e6f985e297f7b54902c7a2f11ea31"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC SOFTWARE RESET RESET FOR DATA LINE. <br/></td></tr>
<tr class="separator:ga6a1e6f985e297f7b54902c7a2f11ea31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98fa64c226cf423d420a4498ddc9d07d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98fa64c226cf423d420a4498ddc9d07d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga98fa64c226cf423d420a4498ddc9d07d">SDHC_INT_STATUS</a>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="memdesc:ga98fa64c226cf423d420a4498ddc9d07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT STATUS REG. <br/></td></tr>
<tr class="separator:ga98fa64c226cf423d420a4498ddc9d07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80fecb7bc0d55140baafd25fc32a433"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa80fecb7bc0d55140baafd25fc32a433"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa80fecb7bc0d55140baafd25fc32a433">SDHC_INT_ENABLE</a>&#160;&#160;&#160;(0x34U)</td></tr>
<tr class="memdesc:gaa80fecb7bc0d55140baafd25fc32a433"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT STATUS ENABLE REG. <br/></td></tr>
<tr class="separator:gaa80fecb7bc0d55140baafd25fc32a433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2a4d3c6ac3f7a3a97f11be34de12c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e2a4d3c6ac3f7a3a97f11be34de12c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga3e2a4d3c6ac3f7a3a97f11be34de12c4">SDHC_SIGNAL_ENABLE</a>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="memdesc:ga3e2a4d3c6ac3f7a3a97f11be34de12c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT SIGNAL REG. <br/></td></tr>
<tr class="separator:ga3e2a4d3c6ac3f7a3a97f11be34de12c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ae795e54613a80b793ab80c73ff96f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33ae795e54613a80b793ab80c73ff96f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga33ae795e54613a80b793ab80c73ff96f">SDHC_INT_CMD_DONE</a>&#160;&#160;&#160;(0x1U &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga33ae795e54613a80b793ab80c73ff96f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT CMD COMPLETE EVENT BIT. <br/></td></tr>
<tr class="separator:ga33ae795e54613a80b793ab80c73ff96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fab505198fa2382fb8a8337e47e9e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30fab505198fa2382fb8a8337e47e9e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga30fab505198fa2382fb8a8337e47e9e9">SDHC_INT_TRANSFER_DONE</a>&#160;&#160;&#160;(0x1U &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga30fab505198fa2382fb8a8337e47e9e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT TRANSFER COMPLETE EVENT BIT. <br/></td></tr>
<tr class="separator:ga30fab505198fa2382fb8a8337e47e9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac167acd56977131d827075de00ad0673"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac167acd56977131d827075de00ad0673"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gac167acd56977131d827075de00ad0673">SDHC_INT_BLKGAP_EVENT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 2)</td></tr>
<tr class="memdesc:gac167acd56977131d827075de00ad0673"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT BLOCK GAP EVENT BIT. <br/></td></tr>
<tr class="separator:gac167acd56977131d827075de00ad0673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81351924d486def49eb1458f3e272679"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81351924d486def49eb1458f3e272679"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga81351924d486def49eb1458f3e272679">SDHC_INT_DMA</a>&#160;&#160;&#160;(0x1U &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga81351924d486def49eb1458f3e272679"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT DMA EVENT BIT. <br/></td></tr>
<tr class="separator:ga81351924d486def49eb1458f3e272679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c04a24a48a7e1e9649232d27e6947b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c04a24a48a7e1e9649232d27e6947b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga9c04a24a48a7e1e9649232d27e6947b7">SDHC_INT_WBUF_READY</a>&#160;&#160;&#160;(0x1U &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga9c04a24a48a7e1e9649232d27e6947b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT WRITE BUFFER READY EVENT BIT. <br/></td></tr>
<tr class="separator:ga9c04a24a48a7e1e9649232d27e6947b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf438f977d57547c221111a67fe8fd69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf438f977d57547c221111a67fe8fd69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gabf438f977d57547c221111a67fe8fd69">SDHC_INT_RBUF_READY</a>&#160;&#160;&#160;(0x1U &lt;&lt; 5)</td></tr>
<tr class="memdesc:gabf438f977d57547c221111a67fe8fd69"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT READ BUFFER READY EVENT BIT. <br/></td></tr>
<tr class="separator:gabf438f977d57547c221111a67fe8fd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5247563650b810468737c009b200b17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5247563650b810468737c009b200b17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa5247563650b810468737c009b200b17">SDHC_INT_CARD_INSERT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaa5247563650b810468737c009b200b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT CARD INSERTION EVENT BIT. <br/></td></tr>
<tr class="separator:gaa5247563650b810468737c009b200b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab205bc1faae4b9c3ba3ad469ab91999d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab205bc1faae4b9c3ba3ad469ab91999d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gab205bc1faae4b9c3ba3ad469ab91999d">SDHC_INT_CARD_REMOVE</a>&#160;&#160;&#160;(0x1U &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab205bc1faae4b9c3ba3ad469ab91999d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT CARD REMOVAL EVENT BIT. <br/></td></tr>
<tr class="separator:gab205bc1faae4b9c3ba3ad469ab91999d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e012aca6a37a57a12dd3b01320ba667"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e012aca6a37a57a12dd3b01320ba667"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga4e012aca6a37a57a12dd3b01320ba667">SDHC_INT_CARD_INTR</a>&#160;&#160;&#160;(0x1U &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga4e012aca6a37a57a12dd3b01320ba667"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT CARD INTERRUPT BIT. <br/></td></tr>
<tr class="separator:ga4e012aca6a37a57a12dd3b01320ba667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e175e393f3ff7d221fa568a74640e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9e175e393f3ff7d221fa568a74640e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa9e175e393f3ff7d221fa568a74640e4">SDHC_INT_INT_A</a>&#160;&#160;&#160;(0x1U &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaa9e175e393f3ff7d221fa568a74640e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT INT_A EVENT BIT. <br/></td></tr>
<tr class="separator:gaa9e175e393f3ff7d221fa568a74640e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9cb81baf4ad30b0989d7e5565fd9812"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9cb81baf4ad30b0989d7e5565fd9812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gae9cb81baf4ad30b0989d7e5565fd9812">SDHC_INT_INT_B</a>&#160;&#160;&#160;(0x1U &lt;&lt; 10)</td></tr>
<tr class="memdesc:gae9cb81baf4ad30b0989d7e5565fd9812"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT INT_B EVENT BIT. <br/></td></tr>
<tr class="separator:gae9cb81baf4ad30b0989d7e5565fd9812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879a3238eff52d3353cda9f8e35f0797"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga879a3238eff52d3353cda9f8e35f0797"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga879a3238eff52d3353cda9f8e35f0797">SDHC_INT_INT_C</a>&#160;&#160;&#160;(0x1U &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga879a3238eff52d3353cda9f8e35f0797"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT INT_C EVENT BIT. <br/></td></tr>
<tr class="separator:ga879a3238eff52d3353cda9f8e35f0797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46693efe2ce5afe0cc81d201aadb4b04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46693efe2ce5afe0cc81d201aadb4b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga46693efe2ce5afe0cc81d201aadb4b04">SDHC_INT_RETUNING</a>&#160;&#160;&#160;(0x1U &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga46693efe2ce5afe0cc81d201aadb4b04"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT RETUNING EVENT BIT. <br/></td></tr>
<tr class="separator:ga46693efe2ce5afe0cc81d201aadb4b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e357a2642495ca27bcacce5e3b069c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e357a2642495ca27bcacce5e3b069c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga2e357a2642495ca27bcacce5e3b069c1">SDHC_INT_ERROR_INTR</a>&#160;&#160;&#160;(0x1U &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga2e357a2642495ca27bcacce5e3b069c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT ERROR INTERRUPT BIT. <br/></td></tr>
<tr class="separator:ga2e357a2642495ca27bcacce5e3b069c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982dcc9a61467a99cafa39744f9feb92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga982dcc9a61467a99cafa39744f9feb92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga982dcc9a61467a99cafa39744f9feb92">SDHC_INT_E_CMD_TIMEOUT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga982dcc9a61467a99cafa39744f9feb92"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT CMD TIMEOUT ERROR BIT. <br/></td></tr>
<tr class="separator:ga982dcc9a61467a99cafa39744f9feb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad152fe088412ddc98759edce83480260"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad152fe088412ddc98759edce83480260"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gad152fe088412ddc98759edce83480260">SDHC_INT_E_CMD_CRC</a>&#160;&#160;&#160;(0x1U &lt;&lt; 17)</td></tr>
<tr class="memdesc:gad152fe088412ddc98759edce83480260"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT CMD CRC ERROR BIT. <br/></td></tr>
<tr class="separator:gad152fe088412ddc98759edce83480260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d0a5496759dac5dbe04fc03894788d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18d0a5496759dac5dbe04fc03894788d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga18d0a5496759dac5dbe04fc03894788d">SDHC_INT_E_CMD_END_BIT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga18d0a5496759dac5dbe04fc03894788d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT CMD INDEX ERROR BIT. <br/></td></tr>
<tr class="separator:ga18d0a5496759dac5dbe04fc03894788d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c6b8bbc95735446349e2f30262a553"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9c6b8bbc95735446349e2f30262a553"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaf9c6b8bbc95735446349e2f30262a553">SDHC_INT_E_CMD_INDEX</a>&#160;&#160;&#160;(0x1U &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaf9c6b8bbc95735446349e2f30262a553"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT CMD END BIT ERROR BIT. <br/></td></tr>
<tr class="separator:gaf9c6b8bbc95735446349e2f30262a553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5846a6e97f6497c4469b146356ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga431e5846a6e97f6497c4469b146356ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga431e5846a6e97f6497c4469b146356ab">SDHC_INT_E_DATA_TIMEOUT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga431e5846a6e97f6497c4469b146356ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT DATA TIMEOUT ERROR BIT. <br/></td></tr>
<tr class="separator:ga431e5846a6e97f6497c4469b146356ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424c8c49a33250de466985033542a402"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga424c8c49a33250de466985033542a402"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga424c8c49a33250de466985033542a402">SDHC_INT_E_DATA_CRC</a>&#160;&#160;&#160;(0x1U &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga424c8c49a33250de466985033542a402"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT DATA CRC ERROR BIT. <br/></td></tr>
<tr class="separator:ga424c8c49a33250de466985033542a402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370e410f3ae66857e04126b69ddc5075"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga370e410f3ae66857e04126b69ddc5075"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga370e410f3ae66857e04126b69ddc5075">SDHC_INT_E_DATA_END_BIT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga370e410f3ae66857e04126b69ddc5075"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT DATA END BIT ERROR BIT. <br/></td></tr>
<tr class="separator:ga370e410f3ae66857e04126b69ddc5075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768a901a12e69ff48859f12de87f6a17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga768a901a12e69ff48859f12de87f6a17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga768a901a12e69ff48859f12de87f6a17">SDHC_INT_E_CUR_LIMIT</a>&#160;&#160;&#160;(0x1U &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga768a901a12e69ff48859f12de87f6a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT CURRENT LIMIT ERROR BIT. <br/></td></tr>
<tr class="separator:ga768a901a12e69ff48859f12de87f6a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284058f50e306b883f68a7c672efbe10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga284058f50e306b883f68a7c672efbe10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga284058f50e306b883f68a7c672efbe10">SDHC_INT_E_AUTOCMD12</a>&#160;&#160;&#160;(0x1U &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga284058f50e306b883f68a7c672efbe10"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT AUTO CMD12 ERROR BIT. <br/></td></tr>
<tr class="separator:ga284058f50e306b883f68a7c672efbe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948100c229ca3180da11100422ab27b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga948100c229ca3180da11100422ab27b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga948100c229ca3180da11100422ab27b2">SDHC_INT_E_ADMA</a>&#160;&#160;&#160;(0x1U &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga948100c229ca3180da11100422ab27b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT ADMA ERROR BIT. <br/></td></tr>
<tr class="separator:ga948100c229ca3180da11100422ab27b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ce98d6338c871c66de780c687bcf87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98ce98d6338c871c66de780c687bcf87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga98ce98d6338c871c66de780c687bcf87">SDHC_INT_E_TUNING</a>&#160;&#160;&#160;(0x1U &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga98ce98d6338c871c66de780c687bcf87"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC NORMAL INTERRUPT TUNING ERROR BIT. <br/></td></tr>
<tr class="separator:ga98ce98d6338c871c66de780c687bcf87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3305fab0af4f75076cae7aff9945e05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3305fab0af4f75076cae7aff9945e05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gad3305fab0af4f75076cae7aff9945e05">SDHC_ACMD12_ERROR</a>&#160;&#160;&#160;(0x3CU)</td></tr>
<tr class="memdesc:gad3305fab0af4f75076cae7aff9945e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC AUTO CMD12 ERROR REG. <br/></td></tr>
<tr class="separator:gad3305fab0af4f75076cae7aff9945e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f84c6f65ebfffb86337920c5dc2531a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f84c6f65ebfffb86337920c5dc2531a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga4f84c6f65ebfffb86337920c5dc2531a">SDHC_HOST_CONTROL2</a>&#160;&#160;&#160;(0x3EU)</td></tr>
<tr class="memdesc:ga4f84c6f65ebfffb86337920c5dc2531a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 REG. <br/></td></tr>
<tr class="separator:ga4f84c6f65ebfffb86337920c5dc2531a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cfb072a5a560fe2b44b5e5db90d99f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8cfb072a5a560fe2b44b5e5db90d99f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaf8cfb072a5a560fe2b44b5e5db90d99f">SDHC_CTRL2_UHS_MASK</a>&#160;&#160;&#160;(0x0007U)</td></tr>
<tr class="memdesc:gaf8cfb072a5a560fe2b44b5e5db90d99f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 UHS MODE MASK. <br/></td></tr>
<tr class="separator:gaf8cfb072a5a560fe2b44b5e5db90d99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cda8730af7c69d111bf2f088d96422"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29cda8730af7c69d111bf2f088d96422"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga29cda8730af7c69d111bf2f088d96422">SDHC_CTRL2_UHS_SDR12</a>&#160;&#160;&#160;(0x0000U)</td></tr>
<tr class="memdesc:ga29cda8730af7c69d111bf2f088d96422"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 UHS-I SDR12. <br/></td></tr>
<tr class="separator:ga29cda8730af7c69d111bf2f088d96422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e15684d4ed85110cac4aea2e3ef8acf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e15684d4ed85110cac4aea2e3ef8acf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga1e15684d4ed85110cac4aea2e3ef8acf">SDHC_CTRL2_UHS_SDR25</a>&#160;&#160;&#160;(0x0001U)</td></tr>
<tr class="memdesc:ga1e15684d4ed85110cac4aea2e3ef8acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 UHS-I SDR25. <br/></td></tr>
<tr class="separator:ga1e15684d4ed85110cac4aea2e3ef8acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b82c868374ec90f24901eaa28a88e03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b82c868374ec90f24901eaa28a88e03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga5b82c868374ec90f24901eaa28a88e03">SDHC_CTRL2_UHS_SDR50</a>&#160;&#160;&#160;(0x0002U)</td></tr>
<tr class="memdesc:ga5b82c868374ec90f24901eaa28a88e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 UHS-I SDR50. <br/></td></tr>
<tr class="separator:ga5b82c868374ec90f24901eaa28a88e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5be7967d5f2ec353143635e31960c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b5be7967d5f2ec353143635e31960c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga3b5be7967d5f2ec353143635e31960c3">SDHC_CTRL2_UHS_SDR104</a>&#160;&#160;&#160;(0x0003U)</td></tr>
<tr class="memdesc:ga3b5be7967d5f2ec353143635e31960c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 UHS-I SDR104. <br/></td></tr>
<tr class="separator:ga3b5be7967d5f2ec353143635e31960c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8129661d9a8b87d5f84a8a923e123c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8129661d9a8b87d5f84a8a923e123c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gab8129661d9a8b87d5f84a8a923e123c1">SDHC_CTRL2_UHS_DDR50</a>&#160;&#160;&#160;(0x0004U)</td></tr>
<tr class="memdesc:gab8129661d9a8b87d5f84a8a923e123c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 UHS-I DDR50. <br/></td></tr>
<tr class="separator:gab8129661d9a8b87d5f84a8a923e123c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c59ad1d006c504f438693d1925bda5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c59ad1d006c504f438693d1925bda5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga5c59ad1d006c504f438693d1925bda5c">SDHC_CTRL2_HS_SDR200</a>&#160;&#160;&#160;(0x0005U)</td></tr>
<tr class="memdesc:ga5c59ad1d006c504f438693d1925bda5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 HS SDR2000. <br/></td></tr>
<tr class="separator:ga5c59ad1d006c504f438693d1925bda5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1708cd73492608ab64bbf5051760f6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1708cd73492608ab64bbf5051760f6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa1708cd73492608ab64bbf5051760f6f">SDHC_CTRL2_VDD_180</a>&#160;&#160;&#160;(0x0008U)</td></tr>
<tr class="memdesc:gaa1708cd73492608ab64bbf5051760f6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 1.8V SINGALING ENABLE. <br/></td></tr>
<tr class="separator:gaa1708cd73492608ab64bbf5051760f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a97c30d1e560b1d697fb430d7952acd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a97c30d1e560b1d697fb430d7952acd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga4a97c30d1e560b1d697fb430d7952acd">SDHC_CTRL2_DRV_TYPE_MASK</a>&#160;&#160;&#160;(0x0030U)</td></tr>
<tr class="memdesc:ga4a97c30d1e560b1d697fb430d7952acd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 DRIVE MASK. <br/></td></tr>
<tr class="separator:ga4a97c30d1e560b1d697fb430d7952acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df457554e63451b0102416866757d1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4df457554e63451b0102416866757d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga4df457554e63451b0102416866757d1d">SDHC_CTRL2_DRV_TYPE_B</a>&#160;&#160;&#160;(0x0000U)</td></tr>
<tr class="memdesc:ga4df457554e63451b0102416866757d1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 DRIVE TYPE B. <br/></td></tr>
<tr class="separator:ga4df457554e63451b0102416866757d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961ad222b6b7916e69e8a47d125d17f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga961ad222b6b7916e69e8a47d125d17f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga961ad222b6b7916e69e8a47d125d17f8">SDHC_CTRL2_DRV_TYPE_A</a>&#160;&#160;&#160;(0x0010U)</td></tr>
<tr class="memdesc:ga961ad222b6b7916e69e8a47d125d17f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 DRIVE TYPE A. <br/></td></tr>
<tr class="separator:ga961ad222b6b7916e69e8a47d125d17f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga351eb37ed230d1dfb10c937af2e916ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga351eb37ed230d1dfb10c937af2e916ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga351eb37ed230d1dfb10c937af2e916ce">SDHC_CTRL2_DRV_TYPE_C</a>&#160;&#160;&#160;(0x0020U)</td></tr>
<tr class="memdesc:ga351eb37ed230d1dfb10c937af2e916ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 DRIVE TYPE C. <br/></td></tr>
<tr class="separator:ga351eb37ed230d1dfb10c937af2e916ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga317a1a244a973787bd8f6befa06ae4f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga317a1a244a973787bd8f6befa06ae4f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga317a1a244a973787bd8f6befa06ae4f9">SDHC_CTRL2_DRV_TYPE_D</a>&#160;&#160;&#160;(0x0030U)</td></tr>
<tr class="memdesc:ga317a1a244a973787bd8f6befa06ae4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 DRIVE TYPE D. <br/></td></tr>
<tr class="separator:ga317a1a244a973787bd8f6befa06ae4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a1b1368ec119a7c7961d36f320f305"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70a1b1368ec119a7c7961d36f320f305"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga70a1b1368ec119a7c7961d36f320f305">SDHC_CTRL2_EXEC_TUNING</a>&#160;&#160;&#160;(0x0040U)</td></tr>
<tr class="memdesc:ga70a1b1368ec119a7c7961d36f320f305"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 EXECUTE TUNING. <br/></td></tr>
<tr class="separator:ga70a1b1368ec119a7c7961d36f320f305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afa142690e1c94cef1f48a1cb4ffba4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4afa142690e1c94cef1f48a1cb4ffba4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga4afa142690e1c94cef1f48a1cb4ffba4">SDHC_CTRL2_TUNED_CLK</a>&#160;&#160;&#160;(0x0080U)</td></tr>
<tr class="memdesc:ga4afa142690e1c94cef1f48a1cb4ffba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 SAMPLING CLOCK SELECT. <br/></td></tr>
<tr class="separator:ga4afa142690e1c94cef1f48a1cb4ffba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158ffd19d6523275dbe12dbe63fce797"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga158ffd19d6523275dbe12dbe63fce797"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga158ffd19d6523275dbe12dbe63fce797">SDHC_CTRL2_ASNYC_INTR_EN</a>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="memdesc:ga158ffd19d6523275dbe12dbe63fce797"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 ASYNC INTERRUPT ENABLE. <br/></td></tr>
<tr class="separator:ga158ffd19d6523275dbe12dbe63fce797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b87a89e43a2389ebccf5523c1519f43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b87a89e43a2389ebccf5523c1519f43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga6b87a89e43a2389ebccf5523c1519f43">SDHC_CTRL2_PRESET_VAL_EN</a>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="memdesc:ga6b87a89e43a2389ebccf5523c1519f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROL2 PRESET VALUE ENABLE. <br/></td></tr>
<tr class="separator:ga6b87a89e43a2389ebccf5523c1519f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e3bf289cd3c032d63d7bcab804668a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9e3bf289cd3c032d63d7bcab804668a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa9e3bf289cd3c032d63d7bcab804668a">SDHC_HOST_CAPABILITIES</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:gaa9e3bf289cd3c032d63d7bcab804668a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES REG. <br/></td></tr>
<tr class="separator:gaa9e3bf289cd3c032d63d7bcab804668a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d058e39838a8cdf934e9822bf14d2e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d058e39838a8cdf934e9822bf14d2e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga6d058e39838a8cdf934e9822bf14d2e5">SDHC_HCAP_TOCLKFREQ_MASK</a>&#160;&#160;&#160;(0x0000003F)</td></tr>
<tr class="memdesc:ga6d058e39838a8cdf934e9822bf14d2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES TIMEOUT CLOCK FREQUENCY. <br/></td></tr>
<tr class="separator:ga6d058e39838a8cdf934e9822bf14d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482d8ba0f568f8a99dc62a2011cc1053"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga482d8ba0f568f8a99dc62a2011cc1053"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga482d8ba0f568f8a99dc62a2011cc1053">SDHC_HCAP_TOCKLUINT_MHZ</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="memdesc:ga482d8ba0f568f8a99dc62a2011cc1053"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES TIMEOUT CLOCK UNIT. <br/></td></tr>
<tr class="separator:ga482d8ba0f568f8a99dc62a2011cc1053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e12e53d79905c864e73f28305dcf31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46e12e53d79905c864e73f28305dcf31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga46e12e53d79905c864e73f28305dcf31">SDHC_HCAP_CLK_BASE_MASK</a>&#160;&#160;&#160;(0x00003F00U)</td></tr>
<tr class="memdesc:ga46e12e53d79905c864e73f28305dcf31"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES BASE CLOCK FREQUENCY FOR SD CLOCK MASK. <br/></td></tr>
<tr class="separator:ga46e12e53d79905c864e73f28305dcf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314865ac9fb109759333e330b8f2b391"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga314865ac9fb109759333e330b8f2b391"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga314865ac9fb109759333e330b8f2b391">SDHC_HCAP_MAX_BLK_LSF</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:ga314865ac9fb109759333e330b8f2b391"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES MAX BLOCK LENGTH SHIFT. <br/></td></tr>
<tr class="separator:ga314865ac9fb109759333e330b8f2b391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab76b62e3358b8e124a08c451d8582f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ab76b62e3358b8e124a08c451d8582f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga8ab76b62e3358b8e124a08c451d8582f">SDHC_HCAP_MAX_BLK_MASK</a>&#160;&#160;&#160;(0x00030000U)</td></tr>
<tr class="memdesc:ga8ab76b62e3358b8e124a08c451d8582f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES MAX BLOCK LENGTH MASK. <br/></td></tr>
<tr class="separator:ga8ab76b62e3358b8e124a08c451d8582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a6f6c954a48b77aa6a3e171e015d98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8a6f6c954a48b77aa6a3e171e015d98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gab8a6f6c954a48b77aa6a3e171e015d98">SDHC_HCAP_MAXBLK_512</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:gab8a6f6c954a48b77aa6a3e171e015d98"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES MAX BLOCK LENGTH 512B. <br/></td></tr>
<tr class="separator:gab8a6f6c954a48b77aa6a3e171e015d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b73f99ed662ab0a51929c2049f558f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5b73f99ed662ab0a51929c2049f558f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaf5b73f99ed662ab0a51929c2049f558f">SDHC_HCAP_MAXBLK_1024</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:gaf5b73f99ed662ab0a51929c2049f558f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES MAX BLOCK LENGTH 1024B. <br/></td></tr>
<tr class="separator:gaf5b73f99ed662ab0a51929c2049f558f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf89ce3097939c0a4bd6337a93ce1b97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf89ce3097939c0a4bd6337a93ce1b97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gabf89ce3097939c0a4bd6337a93ce1b97">SDHC_HCAP_MAXBLK_2048</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="memdesc:gabf89ce3097939c0a4bd6337a93ce1b97"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES MAX BLOCK LENGTH 2048B. <br/></td></tr>
<tr class="separator:gabf89ce3097939c0a4bd6337a93ce1b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a236cf10fc7378749626752a791a44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76a236cf10fc7378749626752a791a44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga76a236cf10fc7378749626752a791a44">SDHC_HCAP_SUPPORT_8BIT</a>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="memdesc:ga76a236cf10fc7378749626752a791a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT 8 BIT. <br/></td></tr>
<tr class="separator:ga76a236cf10fc7378749626752a791a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7079ca9d807990999df8298e8fe91dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7079ca9d807990999df8298e8fe91dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaf7079ca9d807990999df8298e8fe91dd">SDHC_HCAP_SUPPORT_ADMA2</a>&#160;&#160;&#160;(0x00080000U)</td></tr>
<tr class="memdesc:gaf7079ca9d807990999df8298e8fe91dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT ADMA2. <br/></td></tr>
<tr class="separator:gaf7079ca9d807990999df8298e8fe91dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef44f8eef16e547cc690ffd05d00534"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafef44f8eef16e547cc690ffd05d00534"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gafef44f8eef16e547cc690ffd05d00534">SDHC_HCAP_SUPPORT_ADMA1</a>&#160;&#160;&#160;(0x00100000U)</td></tr>
<tr class="memdesc:gafef44f8eef16e547cc690ffd05d00534"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT ADMA1. <br/></td></tr>
<tr class="separator:gafef44f8eef16e547cc690ffd05d00534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a4a57fb27e7049ff819cad785916ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14a4a57fb27e7049ff819cad785916ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga14a4a57fb27e7049ff819cad785916ee">SDHC_HCAP_SUPPORT_HISPD</a>&#160;&#160;&#160;(0x00200000U)</td></tr>
<tr class="memdesc:ga14a4a57fb27e7049ff819cad785916ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT HIGH SPEED. <br/></td></tr>
<tr class="separator:ga14a4a57fb27e7049ff819cad785916ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ac5773de6712fd0f5c920c19681a18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1ac5773de6712fd0f5c920c19681a18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gae1ac5773de6712fd0f5c920c19681a18">SDHC_HCAP_SUPPORT_SDMA</a>&#160;&#160;&#160;(0x00400000U)</td></tr>
<tr class="memdesc:gae1ac5773de6712fd0f5c920c19681a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT SDMA. <br/></td></tr>
<tr class="separator:gae1ac5773de6712fd0f5c920c19681a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00c235f96d8a31ec87ab3f83b09f454"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae00c235f96d8a31ec87ab3f83b09f454"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gae00c235f96d8a31ec87ab3f83b09f454">SDHC_HCAP_SUPPORT_SUSPEND</a>&#160;&#160;&#160;(0x00800000U)</td></tr>
<tr class="memdesc:gae00c235f96d8a31ec87ab3f83b09f454"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT SUSPEND RESUME. <br/></td></tr>
<tr class="separator:gae00c235f96d8a31ec87ab3f83b09f454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9c56085091152b4982bf095e1e2a8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d9c56085091152b4982bf095e1e2a8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga0d9c56085091152b4982bf095e1e2a8c">SDHC_HCAP_SUPPORT_V330</a>&#160;&#160;&#160;(0x01000000U)</td></tr>
<tr class="memdesc:ga0d9c56085091152b4982bf095e1e2a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT 3.3V. <br/></td></tr>
<tr class="separator:ga0d9c56085091152b4982bf095e1e2a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f5a8ad25f27081d38fa55ce4ab52e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5f5a8ad25f27081d38fa55ce4ab52e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gac5f5a8ad25f27081d38fa55ce4ab52e5">SDHC_HCAP_SUPPORT_V300</a>&#160;&#160;&#160;(0x02000000U)</td></tr>
<tr class="memdesc:gac5f5a8ad25f27081d38fa55ce4ab52e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT 3.0V. <br/></td></tr>
<tr class="separator:gac5f5a8ad25f27081d38fa55ce4ab52e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88853fb6bbc205fb77047fc7de4d0943"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88853fb6bbc205fb77047fc7de4d0943"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga88853fb6bbc205fb77047fc7de4d0943">SDHC_HCAP_SUPPORT_V180</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="memdesc:ga88853fb6bbc205fb77047fc7de4d0943"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT 1.8V. <br/></td></tr>
<tr class="separator:ga88853fb6bbc205fb77047fc7de4d0943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf3c8368e33ce90a3f662cbbfc49883"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabf3c8368e33ce90a3f662cbbfc49883"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaabf3c8368e33ce90a3f662cbbfc49883">SDHC_HCAP_SUPPORT_64BIT</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="memdesc:gaabf3c8368e33ce90a3f662cbbfc49883"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT 64-BIT. <br/></td></tr>
<tr class="separator:gaabf3c8368e33ce90a3f662cbbfc49883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370740c7ce630a69c9f4c960fdad57e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga370740c7ce630a69c9f4c960fdad57e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga370740c7ce630a69c9f4c960fdad57e4">SDHC_HCAP_SUPPORT_ASYNC</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="memdesc:ga370740c7ce630a69c9f4c960fdad57e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SUPPORT ASYNC INTERRUPT. <br/></td></tr>
<tr class="separator:ga370740c7ce630a69c9f4c960fdad57e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66aefc0f8aeaa0f3419157e5b1cc7190"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66aefc0f8aeaa0f3419157e5b1cc7190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga66aefc0f8aeaa0f3419157e5b1cc7190">SDHC_HCAP_SLOT_TYPE_LSF</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memdesc:ga66aefc0f8aeaa0f3419157e5b1cc7190"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SLOT TYPE SHIFT. <br/></td></tr>
<tr class="separator:ga66aefc0f8aeaa0f3419157e5b1cc7190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ddbec09924104bedc9ecdb4ddb424a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6ddbec09924104bedc9ecdb4ddb424a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gac6ddbec09924104bedc9ecdb4ddb424a">SDHC_HCAP_SLOT_TYPE_MASK</a>&#160;&#160;&#160;(0xC0000000U)</td></tr>
<tr class="memdesc:gac6ddbec09924104bedc9ecdb4ddb424a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SLOT TYPE MASK. <br/></td></tr>
<tr class="separator:gac6ddbec09924104bedc9ecdb4ddb424a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7ce3f66abfcb385e2b856077bf5995"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb7ce3f66abfcb385e2b856077bf5995"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gafb7ce3f66abfcb385e2b856077bf5995">SDHC_HCAP_SLOT_REMOVABLE</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:gafb7ce3f66abfcb385e2b856077bf5995"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SLOT TYPE REMOVABLE. <br/></td></tr>
<tr class="separator:gafb7ce3f66abfcb385e2b856077bf5995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a429d0ada106d7421c7607aaede5c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74a429d0ada106d7421c7607aaede5c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga74a429d0ada106d7421c7607aaede5c3">SDHC_HCAP_SLOT_EMBEDDED</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:ga74a429d0ada106d7421c7607aaede5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SLOT TYPE EMBEDDED SLOT FOR ONE DEVICE. <br/></td></tr>
<tr class="separator:ga74a429d0ada106d7421c7607aaede5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7132826e4963393044064744fca716d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7132826e4963393044064744fca716d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga7132826e4963393044064744fca716d1">SDHC_HCAP_SLOT_SHARED</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="memdesc:ga7132826e4963393044064744fca716d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES SLOT TYPE SHARED BUS SLOT. <br/></td></tr>
<tr class="separator:ga7132826e4963393044064744fca716d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f25aef07819f31f6545dcc7344bf7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23f25aef07819f31f6545dcc7344bf7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga23f25aef07819f31f6545dcc7344bf7a">SDHC_HOST_CAPABILITIES_1</a>&#160;&#160;&#160;(0x44U)</td></tr>
<tr class="memdesc:ga23f25aef07819f31f6545dcc7344bf7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 REG. <br/></td></tr>
<tr class="separator:ga23f25aef07819f31f6545dcc7344bf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ef2170793c8e536f63691a97fb95ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5ef2170793c8e536f63691a97fb95ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gab5ef2170793c8e536f63691a97fb95ca">SDHC_HCAP_SUPORT_SDR50</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="memdesc:gab5ef2170793c8e536f63691a97fb95ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 SUPPORT SDR50. <br/></td></tr>
<tr class="separator:gab5ef2170793c8e536f63691a97fb95ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06495e030760bf69a7c89024698e1988"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06495e030760bf69a7c89024698e1988"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga06495e030760bf69a7c89024698e1988">SDHC_HCAP_SUPORT_SDR104</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="memdesc:ga06495e030760bf69a7c89024698e1988"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 SUPPORT SDR104. <br/></td></tr>
<tr class="separator:ga06495e030760bf69a7c89024698e1988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b484ab2f59f670c8d803e19e879dbf0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b484ab2f59f670c8d803e19e879dbf0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga1b484ab2f59f670c8d803e19e879dbf0">SDHC_HCAP_SUPORT_DDR50</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="memdesc:ga1b484ab2f59f670c8d803e19e879dbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 SUPPORT DDR50. <br/></td></tr>
<tr class="separator:ga1b484ab2f59f670c8d803e19e879dbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e54bda83f2ee72a14a043f05aa4b4f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e54bda83f2ee72a14a043f05aa4b4f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga1e54bda83f2ee72a14a043f05aa4b4f4">SDHC_HCAP_DRIVER_TYPE_A</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="memdesc:ga1e54bda83f2ee72a14a043f05aa4b4f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 SUPPORT DRIVER TYPE A. <br/></td></tr>
<tr class="separator:ga1e54bda83f2ee72a14a043f05aa4b4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad542d61b146bad8afe68276b00ee5e30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad542d61b146bad8afe68276b00ee5e30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gad542d61b146bad8afe68276b00ee5e30">SDHC_HCAP_DRIVER_TYPE_C</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="memdesc:gad542d61b146bad8afe68276b00ee5e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 SUPPORT DRIVER TYPE C. <br/></td></tr>
<tr class="separator:gad542d61b146bad8afe68276b00ee5e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc823cb2042ace36bdaa4ec4f56aa7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fc823cb2042ace36bdaa4ec4f56aa7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga0fc823cb2042ace36bdaa4ec4f56aa7a">SDHC_HCAP_DRIVER_TYPE_D</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="memdesc:ga0fc823cb2042ace36bdaa4ec4f56aa7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 SUPPORT DRIVER TYPE D. <br/></td></tr>
<tr class="separator:ga0fc823cb2042ace36bdaa4ec4f56aa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcddb65e0c1c9dc1d5609aaa9002418f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcddb65e0c1c9dc1d5609aaa9002418f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gafcddb65e0c1c9dc1d5609aaa9002418f">SDHC_HCAP_RT_TMCNT_LSF</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:gafcddb65e0c1c9dc1d5609aaa9002418f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 TIMER COUNT FOR RETUNING SHIFT. <br/></td></tr>
<tr class="separator:gafcddb65e0c1c9dc1d5609aaa9002418f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae69b4a60a0520322938df028d63de110"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae69b4a60a0520322938df028d63de110"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gae69b4a60a0520322938df028d63de110">SDHC_HCAP_RT_TMCNT_MASK</a>&#160;&#160;&#160;(0x00000F00U)</td></tr>
<tr class="memdesc:gae69b4a60a0520322938df028d63de110"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 TIMER COUNT FOR RETUNING MASK. <br/></td></tr>
<tr class="separator:gae69b4a60a0520322938df028d63de110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a29ae0014555801363dbe349cfdec83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a29ae0014555801363dbe349cfdec83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga8a29ae0014555801363dbe349cfdec83">SDHC_HCAP_USE_SDR50_TUNE</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="memdesc:ga8a29ae0014555801363dbe349cfdec83"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 USE TUNING FOR SDR50. <br/></td></tr>
<tr class="separator:ga8a29ae0014555801363dbe349cfdec83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e9b8e67a03d771fda4cdddf7dd68c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1e9b8e67a03d771fda4cdddf7dd68c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaf1e9b8e67a03d771fda4cdddf7dd68c0">SDHC_HCAP_RT_MODE_LSF</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memdesc:gaf1e9b8e67a03d771fda4cdddf7dd68c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 RETUNE MODE SHIFT. <br/></td></tr>
<tr class="separator:gaf1e9b8e67a03d771fda4cdddf7dd68c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fb6a3bdfb0b3ef24d1b7d0f7473e94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20fb6a3bdfb0b3ef24d1b7d0f7473e94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga20fb6a3bdfb0b3ef24d1b7d0f7473e94">SDHC_HCAP_RT_MODE_MASK</a>&#160;&#160;&#160;(0x0000C000U)</td></tr>
<tr class="memdesc:ga20fb6a3bdfb0b3ef24d1b7d0f7473e94"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 RETUNE MODE MASK. <br/></td></tr>
<tr class="separator:ga20fb6a3bdfb0b3ef24d1b7d0f7473e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b027b7537df09baaefea75e3d8483a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67b027b7537df09baaefea75e3d8483a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga67b027b7537df09baaefea75e3d8483a">SDHC_HCAP_CLK_MUL_LSF</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:ga67b027b7537df09baaefea75e3d8483a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 CLOCK MULTIPLIER SHIFT. <br/></td></tr>
<tr class="separator:ga67b027b7537df09baaefea75e3d8483a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b04562c24977afa4e41780c492c968"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74b04562c24977afa4e41780c492c968"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga74b04562c24977afa4e41780c492c968">SDHC_HCAP_CLK_MUL_MASK</a>&#160;&#160;&#160;(0x00FF0000U)</td></tr>
<tr class="memdesc:ga74b04562c24977afa4e41780c492c968"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC CAPABILITIES1 CLOCK MULTIPLIER MASK. <br/></td></tr>
<tr class="separator:ga74b04562c24977afa4e41780c492c968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353d1aea62373e409437923c8c49dc76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga353d1aea62373e409437923c8c49dc76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga353d1aea62373e409437923c8c49dc76">SDHC_MAX_CURRENT</a>&#160;&#160;&#160;(0x48U)</td></tr>
<tr class="memdesc:ga353d1aea62373e409437923c8c49dc76"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC MAX CURRENT REG. <br/></td></tr>
<tr class="separator:ga353d1aea62373e409437923c8c49dc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53732c5f6e89525733532c95e4b7955e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53732c5f6e89525733532c95e4b7955e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga53732c5f6e89525733532c95e4b7955e">SDHC_MC_330_LSF</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga53732c5f6e89525733532c95e4b7955e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC MAX CURRENT MAXIMUM CURRENT FOR 3.3V SHIFT. <br/></td></tr>
<tr class="separator:ga53732c5f6e89525733532c95e4b7955e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c8848b2b678be4cc8b195ff1f1fce8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42c8848b2b678be4cc8b195ff1f1fce8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga42c8848b2b678be4cc8b195ff1f1fce8">SDHC_MC_330_MASK</a>&#160;&#160;&#160;(0x0000FF)</td></tr>
<tr class="memdesc:ga42c8848b2b678be4cc8b195ff1f1fce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC MAX CURRENT MAXIMUM CURRENT FOR 3.3V MASK. <br/></td></tr>
<tr class="separator:ga42c8848b2b678be4cc8b195ff1f1fce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda6c77ca90caff407b93873a4a72954"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeda6c77ca90caff407b93873a4a72954"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaeda6c77ca90caff407b93873a4a72954">SDHC_MC_300_LSF</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:gaeda6c77ca90caff407b93873a4a72954"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC MAX CURRENT MAXIMUM CURRENT FOR 3.0V SHIFT. <br/></td></tr>
<tr class="separator:gaeda6c77ca90caff407b93873a4a72954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050c4c998f0efaa92e76ac32eaab4afa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga050c4c998f0efaa92e76ac32eaab4afa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga050c4c998f0efaa92e76ac32eaab4afa">SDHC_MC_300_MASK</a>&#160;&#160;&#160;(0x00FF00U)</td></tr>
<tr class="memdesc:ga050c4c998f0efaa92e76ac32eaab4afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC MAX CURRENT MAXIMUM CURRENT FOR 3.0V MASK. <br/></td></tr>
<tr class="separator:ga050c4c998f0efaa92e76ac32eaab4afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96174279e6e09dc6675fd0909403f110"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96174279e6e09dc6675fd0909403f110"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga96174279e6e09dc6675fd0909403f110">SDHC_MC_180_LSF</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:ga96174279e6e09dc6675fd0909403f110"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC MAX CURRENT MAXIMUM CURRENT FOR 1.8V SHIFT. <br/></td></tr>
<tr class="separator:ga96174279e6e09dc6675fd0909403f110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1289329c4a05e0f565790bf17db3af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b1289329c4a05e0f565790bf17db3af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga3b1289329c4a05e0f565790bf17db3af">SDHC_MC_180_MASK</a>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="memdesc:ga3b1289329c4a05e0f565790bf17db3af"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC MAX CURRENT MAXIMUM CURRENT FOR 1.8V MASK. <br/></td></tr>
<tr class="separator:ga3b1289329c4a05e0f565790bf17db3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49b94546d7bff209bc75355a46a8e54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae49b94546d7bff209bc75355a46a8e54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gae49b94546d7bff209bc75355a46a8e54">SDHC_FRC_EVENT_AUTOCMD</a>&#160;&#160;&#160;(0x50U)</td></tr>
<tr class="memdesc:gae49b94546d7bff209bc75355a46a8e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE EVENT FOR AUTOCMD REG. <br/></td></tr>
<tr class="separator:gae49b94546d7bff209bc75355a46a8e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa300d7803e0f352e5afe8387ee6e32ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa300d7803e0f352e5afe8387ee6e32ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa300d7803e0f352e5afe8387ee6e32ca">SDHC_FEA_E_NO_ACMD12_EXEC</a>&#160;&#160;&#160;(0x0001U)</td></tr>
<tr class="memdesc:gaa300d7803e0f352e5afe8387ee6e32ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE EVENT AUTO CMD12 NOT EXECUTED. <br/></td></tr>
<tr class="separator:gaa300d7803e0f352e5afe8387ee6e32ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e086ed10ecc1cb7443e7da9a4689fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39e086ed10ecc1cb7443e7da9a4689fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga39e086ed10ecc1cb7443e7da9a4689fb">SDHC_FEA_E_ACMD_TIMEOUT</a>&#160;&#160;&#160;(0x002U)</td></tr>
<tr class="memdesc:ga39e086ed10ecc1cb7443e7da9a4689fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE EVENT AUTO CMD TIMEOUT ERROR. <br/></td></tr>
<tr class="separator:ga39e086ed10ecc1cb7443e7da9a4689fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2896a851e90a6e1e364b38578fcb94d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2896a851e90a6e1e364b38578fcb94d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga2896a851e90a6e1e364b38578fcb94d3">SDHC_FEA_E_ACMD_CRC</a>&#160;&#160;&#160;(0x0004U)</td></tr>
<tr class="memdesc:ga2896a851e90a6e1e364b38578fcb94d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE EVENT AUTO CMD CRC ERROR. <br/></td></tr>
<tr class="separator:ga2896a851e90a6e1e364b38578fcb94d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd1bf0205d4036a62272adca87f5506"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fd1bf0205d4036a62272adca87f5506"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga3fd1bf0205d4036a62272adca87f5506">SDHC_FEA_E_ACMD_END</a>&#160;&#160;&#160;(0x0008U)</td></tr>
<tr class="memdesc:ga3fd1bf0205d4036a62272adca87f5506"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE EVENT AUTO CMD END BIT ERROR. <br/></td></tr>
<tr class="separator:ga3fd1bf0205d4036a62272adca87f5506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bf909722667a501006e073c39ccff1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3bf909722667a501006e073c39ccff1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gab3bf909722667a501006e073c39ccff1">SDHC_FEA_E_ACMD_INDEX</a>&#160;&#160;&#160;(0x0010U)</td></tr>
<tr class="memdesc:gab3bf909722667a501006e073c39ccff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE EVENT AUTO CMD INDEX ERROR. <br/></td></tr>
<tr class="separator:gab3bf909722667a501006e073c39ccff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cce10fe947c1887437d4fdb195614f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cce10fe947c1887437d4fdb195614f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga3cce10fe947c1887437d4fdb195614f7">SDHC_FEA_E_CMD_NOT_BY_ACMD12</a>&#160;&#160;&#160;(0x0080U)</td></tr>
<tr class="memdesc:ga3cce10fe947c1887437d4fdb195614f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE EVENT AUTO CMD NOT ISSUED ERROR. <br/></td></tr>
<tr class="separator:ga3cce10fe947c1887437d4fdb195614f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8754c3cff0689dffdef521693fbbe43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8754c3cff0689dffdef521693fbbe43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gac8754c3cff0689dffdef521693fbbe43">SDHC_FRC_EVENT_ERROR_INTR</a>&#160;&#160;&#160;(0x52U)</td></tr>
<tr class="memdesc:gac8754c3cff0689dffdef521693fbbe43"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE EVENT FOR ERROR REG. <br/></td></tr>
<tr class="separator:gac8754c3cff0689dffdef521693fbbe43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d9e6f7f25e1bbc809c72be2d7281bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0d9e6f7f25e1bbc809c72be2d7281bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gac0d9e6f7f25e1bbc809c72be2d7281bb">SDHC_FEI_E_CMD_TIMEOUT</a>&#160;&#160;&#160;(0x0001U)</td></tr>
<tr class="memdesc:gac0d9e6f7f25e1bbc809c72be2d7281bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE CMD TIMEOUT ERROR. <br/></td></tr>
<tr class="separator:gac0d9e6f7f25e1bbc809c72be2d7281bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15da7795e075bb82c190910f7ef85ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa15da7795e075bb82c190910f7ef85ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa15da7795e075bb82c190910f7ef85ff">SDHC_FEI_E_CMD_CRC</a>&#160;&#160;&#160;(0x0002U)</td></tr>
<tr class="memdesc:gaa15da7795e075bb82c190910f7ef85ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE CMD CRC ERROR. <br/></td></tr>
<tr class="separator:gaa15da7795e075bb82c190910f7ef85ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfb4928fb7a97b0619bdf2028488246"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddfb4928fb7a97b0619bdf2028488246"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaddfb4928fb7a97b0619bdf2028488246">SDHC_FEI_E_CMD_END_BIT</a>&#160;&#160;&#160;(0x0004U)</td></tr>
<tr class="memdesc:gaddfb4928fb7a97b0619bdf2028488246"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE CMD END BIT ERROR. <br/></td></tr>
<tr class="separator:gaddfb4928fb7a97b0619bdf2028488246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c69b77ae1684a67f154c80119133fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1c69b77ae1684a67f154c80119133fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa1c69b77ae1684a67f154c80119133fa">SDHC_FEI_E_DATA_TIMEOUT</a>&#160;&#160;&#160;(0x0008U)</td></tr>
<tr class="memdesc:gaa1c69b77ae1684a67f154c80119133fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE DATA TIMEOUT ERROR. <br/></td></tr>
<tr class="separator:gaa1c69b77ae1684a67f154c80119133fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf096fa02985fbedfc7e50f89c7f4d3e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf096fa02985fbedfc7e50f89c7f4d3e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaf096fa02985fbedfc7e50f89c7f4d3e1">SDHC_FEI_E_DATA_CRC</a>&#160;&#160;&#160;(0x0010U)</td></tr>
<tr class="memdesc:gaf096fa02985fbedfc7e50f89c7f4d3e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE DATA CRC ERROR. <br/></td></tr>
<tr class="separator:gaf096fa02985fbedfc7e50f89c7f4d3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cd826e7718141ffe7416a82bd087cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87cd826e7718141ffe7416a82bd087cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga87cd826e7718141ffe7416a82bd087cc">SDHC_FEI_E_DATA_END_BIT</a>&#160;&#160;&#160;(0x0020U)</td></tr>
<tr class="memdesc:ga87cd826e7718141ffe7416a82bd087cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE DATA END BIT ERROR. <br/></td></tr>
<tr class="separator:ga87cd826e7718141ffe7416a82bd087cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa08f69710714426b2a416c2563613a9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa08f69710714426b2a416c2563613a9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gaa08f69710714426b2a416c2563613a9b">SDHC_FEI_E_CURRENT_LIMIT</a>&#160;&#160;&#160;(0x0040U)</td></tr>
<tr class="memdesc:gaa08f69710714426b2a416c2563613a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE CURRENT LIMIT ERROR. <br/></td></tr>
<tr class="separator:gaa08f69710714426b2a416c2563613a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed09316d55cd6572a37081aa8d58795"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabed09316d55cd6572a37081aa8d58795"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gabed09316d55cd6572a37081aa8d58795">SDHC_FEI_E_AUTO_CMD</a>&#160;&#160;&#160;(0x0080U)</td></tr>
<tr class="memdesc:gabed09316d55cd6572a37081aa8d58795"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE AUTOCMD ERROR. <br/></td></tr>
<tr class="separator:gabed09316d55cd6572a37081aa8d58795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091709bdfbfe9bebd1b1c0b713a729c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga091709bdfbfe9bebd1b1c0b713a729c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga091709bdfbfe9bebd1b1c0b713a729c0">SDHC_FEI_E_ADMA</a>&#160;&#160;&#160;(0x0100U)</td></tr>
<tr class="memdesc:ga091709bdfbfe9bebd1b1c0b713a729c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC FORCE ADMA ERROR. <br/></td></tr>
<tr class="separator:ga091709bdfbfe9bebd1b1c0b713a729c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7210c59d4636cbf17c0d43ae3bc916fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7210c59d4636cbf17c0d43ae3bc916fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga7210c59d4636cbf17c0d43ae3bc916fc">SDHC_ADMA_ERROR</a>&#160;&#160;&#160;(0x54U)</td></tr>
<tr class="memdesc:ga7210c59d4636cbf17c0d43ae3bc916fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC ADMA ERROR REG. <br/></td></tr>
<tr class="separator:ga7210c59d4636cbf17c0d43ae3bc916fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d85d748aac7b7f614457b608f2e724"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59d85d748aac7b7f614457b608f2e724"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga59d85d748aac7b7f614457b608f2e724">SDHC_ADMA_ADDRESS</a>&#160;&#160;&#160;(0x58U)</td></tr>
<tr class="memdesc:ga59d85d748aac7b7f614457b608f2e724"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC ADMA ADDRESS REG. <br/></td></tr>
<tr class="separator:ga59d85d748aac7b7f614457b608f2e724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e6f24f26f9a2abfac97436a9f56ca0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7e6f24f26f9a2abfac97436a9f56ca0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gad7e6f24f26f9a2abfac97436a9f56ca0">SDHC_SLOT_INT_STATUS</a>&#160;&#160;&#160;(0xFCU)</td></tr>
<tr class="memdesc:gad7e6f24f26f9a2abfac97436a9f56ca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC SLOT INTERRUPT STATUS REG. <br/></td></tr>
<tr class="separator:gad7e6f24f26f9a2abfac97436a9f56ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ad784af3031742503162e796226d54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02ad784af3031742503162e796226d54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga02ad784af3031742503162e796226d54">SDHC_HOST_VERSION</a>&#160;&#160;&#160;(0xFEU)</td></tr>
<tr class="memdesc:ga02ad784af3031742503162e796226d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROLLER VERSION REG. <br/></td></tr>
<tr class="separator:ga02ad784af3031742503162e796226d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adf69d39f6df5b081a6602676dfb6cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9adf69d39f6df5b081a6602676dfb6cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga9adf69d39f6df5b081a6602676dfb6cc">SDHC_VENDOR_VER_LSF</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:ga9adf69d39f6df5b081a6602676dfb6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROLLER VERSION VENDOR VERSION SHIFT. <br/></td></tr>
<tr class="separator:ga9adf69d39f6df5b081a6602676dfb6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2edc0103c43ae18cb2ff35441d4b6615"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2edc0103c43ae18cb2ff35441d4b6615"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga2edc0103c43ae18cb2ff35441d4b6615">SDHC_VENDOR_VER_MASK</a>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="memdesc:ga2edc0103c43ae18cb2ff35441d4b6615"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROLLER VERSION VENDOR VERSION MASK. <br/></td></tr>
<tr class="separator:ga2edc0103c43ae18cb2ff35441d4b6615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017f0ac45c5e74603864842372413d5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga017f0ac45c5e74603864842372413d5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga017f0ac45c5e74603864842372413d5b">SDHC_SPEC_VER_LSF</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga017f0ac45c5e74603864842372413d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROLLER VERSION SPEC VERSION SHIFT. <br/></td></tr>
<tr class="separator:ga017f0ac45c5e74603864842372413d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad313a4a2a2efd65feb80b661c83ab950"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad313a4a2a2efd65feb80b661c83ab950"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#gad313a4a2a2efd65feb80b661c83ab950">SDHC_SPEC_VER_MASK</a>&#160;&#160;&#160;(0x00FFU)</td></tr>
<tr class="memdesc:gad313a4a2a2efd65feb80b661c83ab950"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROLLER VERSION SPEC VERSION MASK. <br/></td></tr>
<tr class="separator:gad313a4a2a2efd65feb80b661c83ab950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750d4962115b8ef4ef2bdef33e1c9126"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga750d4962115b8ef4ef2bdef33e1c9126"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga750d4962115b8ef4ef2bdef33e1c9126">SDHC_SPEC_100</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga750d4962115b8ef4ef2bdef33e1c9126"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROLLER VERSION SPEC VERSION 1.00. <br/></td></tr>
<tr class="separator:ga750d4962115b8ef4ef2bdef33e1c9126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf22f155b729879423b00d8f522856f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cf22f155b729879423b00d8f522856f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga8cf22f155b729879423b00d8f522856f">SDHC_SPEC_200</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga8cf22f155b729879423b00d8f522856f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROLLER VERSION SPEC VERSION 2.00. <br/></td></tr>
<tr class="separator:ga8cf22f155b729879423b00d8f522856f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459adf6d0fb918d0d4b0e010e95ba109"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga459adf6d0fb918d0d4b0e010e95ba109"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdhc__std__def.html#ga459adf6d0fb918d0d4b0e010e95ba109">SDHC_SPEC_300</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga459adf6d0fb918d0d4b0e010e95ba109"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC HOST CONTROLLER VERSION SPEC VERSION 3.00. <br/></td></tr>
<tr class="separator:ga459adf6d0fb918d0d4b0e010e95ba109"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">Thu Sep 24 2015 &copy; 2015 Freescale Semiconductor, Inc. All rights reserved.
    </li>
  </ul>
</div>
</body>
</html>
