//
// Book, "RTL Modeling with SystemVerilog for ASIC and FPGA Design"
// by Stuart Sutherland
//
// Simulation command file
//
// Copyright 2016, Stuart Sutherland. All rights reserved.
//
// Version 1.0
//

2-4_legacy_verilog_decoder.v
//2-4_legacy_verilog_decoder.sv  // work-around for Questa, which does not support `begin_keywords with a .v extension
2-4_testbench.sv

