-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity temporizador is
port(
	clk		: in std_logic;
    reset	: in std_logic;
    en		: in std_logic;
    val		: in unsigned(255 downto 0);
    fin		: out std_logic;
);
end temporizador;

architecture modular of temporizador is
	signal clk_i		: std_logic;
    
    component freq_div is
	generic(modulo:positive:=2);
	port(
        clk_in	: in std_logic;
        reset	: in std_logic;
        EN		: in std_logic;
	 	clk_out : out std_logic
	);  
    end component;
    
    component contador is
 	port (
 		reset	: in std_logic;
        clk 	: in std_logic;
        en		: in std_logic;
        val		: in unsigned(255 downto 0);
 		fin 	: out std_logic
 	);
    end component;
  
begin 

	fdiv: freq_div 
    generic map(modulo => 5)
    port map(
        clk_in => clk,
        reset => reset,
        EN => en,
        clk_out => clk_i
    ); 
    
    cnt: contador port map(
 		reset => reset,
        clk => clk_i,
        en	=> en,
        val	=> val,
 		fin => fin
 	);
end modular;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity contador is
 	port (
 		reset	: in std_logic;
        clk 	: in std_logic;
        en		: in std_logic;
        val		: in unsigned(255 downto 0);
 		fin 	: out std_logic
 );
end contador;

architecture behavioural of contador is
	signal cnt_i : unsigned(val'range);
begin
 	counter: process (reset, clk)
 		begin
 			if reset = '1' then
            	cnt_i <= val;
            elsif rising_edge(clk) then
            	if en = '1' then
                	if cnt_i>0 then 
                    	fin <= '0';
 						cnt_i <= cnt_i - 1;
                    elsif cnt_i=0 then
                    	fin <='1';
                    end if;
                end if;
 			end if;
 	end process;
end behavioural;

--Divisor de frecuencias
library IEEE;
use IEEE.std_logic_1164.all;

entity freq_div is
	generic(modulo:positive:=2);
	port(clk_in, reset, EN: in std_logic;
	 clk_out : out std_logic
	);
end freq_div;

architecture Behavioral of freq_div is
signal clk_out_signal:std_logic;

begin --arch
	process(clk_in, reset, EN) 
    variable contador: positive := modulo+1; --positive va de 1 a nosecuantos
    begin -- process
    	if reset='1' then -- if reset
            clk_out_signal <= '0';
            clk_out<=clk_out_signal;
            contador := modulo;-- si hago un subtipo podrÃ­a hacer subtipo'high
         elsif clk_in'event and clk_in='1' then --flanco de subida, tb risign_edg(clk_in)
         	if EN='1' then --if enable 
            	if contador /= 1 then--if contador --0 si integer, '0' si booleano, "0" si vector
                  contador:= contador-1;
            	else
                  clk_out_signal <= not clk_out_signal; --Toggle
                  contador:= modulo;
               	end if; --if contador
             end if; --if enable
         end if; -- if reset
         clk_out <= clk_out_signal;
    end process; -- process
end behavioral; --arch