# MIPS-Pipeline
5-stage pipelined MIPS CPU in Verilog
