blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
PBRAM.v,verilog,xil_defaultlib,../../../../My_Risc.gen/sources_1/ip/PBRAM/sim/PBRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
