
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
14       /home/mwp8699/CE387-Assignments/final_project/sv/square.sv (2024-03-08 12:18:20, 2024-03-08 13:38:09)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
13       work.square.verilog may have changed because the following files changed:
                        /home/mwp8699/CE387-Assignments/final_project/sv/square.sv (2024-03-08 12:18:20, 2024-03-08 13:38:09) <-- (module definition)

*******************************************************************
Unmodified files: 26
FID:  path (timestamp)
0        /home/mwp8699/CE387-Assignments/final_project/sv/add.sv (2024-03-08 13:26:39)
1        /home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv (2024-03-08 12:18:20)
2        /home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv (2024-03-08 12:18:20)
3        /home/mwp8699/CE387-Assignments/final_project/sv/div.sv (2024-03-08 13:26:59)
4        /home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv (2024-03-08 12:18:20)
5        /home/mwp8699/CE387-Assignments/final_project/sv/fir.sv (2024-03-08 12:18:20)
6        /home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv (2024-03-08 12:18:20)
7        /home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv (2024-03-08 13:35:10)
8        /home/mwp8699/CE387-Assignments/final_project/sv/gain.sv (2024-03-08 12:18:20)
9        /home/mwp8699/CE387-Assignments/final_project/sv/globals.sv (2024-03-08 12:18:20)
10       /home/mwp8699/CE387-Assignments/final_project/sv/iir.sv (2024-03-08 12:18:20)
11       /home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv (2024-03-08 13:27:55)
12       /home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv (2024-03-08 12:18:20)
13       /home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv (2024-03-08 12:18:20)
15       /home/mwp8699/CE387-Assignments/final_project/sv/sub.sv (2024-03-08 13:28:09)
16       /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/synwork//distcomp/distcomp0/distcomp0.xmr (2024-03-08 12:18:21)
17       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (2018-11-27 23:10:11)
18       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (2018-11-27 23:10:39)
19       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (2018-11-27 23:10:39)
20       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (2018-11-27 23:10:39)
21       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v (2018-11-27 23:10:40)
22       /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (2018-11-27 23:12:11)
23       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (2018-11-27 23:17:48)
24       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (2018-11-27 23:17:48)
25       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (2018-11-27 23:17:48)
26       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (2018-08-08 02:43:25)

*******************************************************************
Unchanged modules: 14
MID:  lib.cell.view
0        work.add.verilog
1        work.demod_fir.verilog
2        work.demodulate.verilog
3        work.div.verilog
4        work.fifo.verilog
5        work.fir.verilog
6        work.fir_cmplx.verilog
7        work.fm_radio.verilog
8        work.gain.verilog
9        work.iir.verilog
10       work.multiply.verilog
11       work.qarctan.verilog
12       work.read_iq.verilog
14       work.sub.verilog
