<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>i2c-master: i2c_master_engine Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">i2c-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">i2c_master_engine Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>react from the register in the global i2c_engine and output the register changes, SCL and SDA line.  
 <a href="classi2c__master__engine.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">use standard library  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acd03516902501cd1c7296a98e22c6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">use logic elements  <a href="#acd03516902501cd1c7296a98e22c6fcb"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a4a4609c199d30b3adebbeb3a01276ec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4a4609c199d30b3adebbeb3a01276ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock input  <a href="#a4a4609c199d30b3adebbeb3a01276ec5"></a><br /></td></tr>
<tr class="memitem:a373faa4fdd1aebdfb0b95d5d53da4434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a373faa4fdd1aebdfb0b95d5d53da4434">clk_ena</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a373faa4fdd1aebdfb0b95d5d53da4434"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable input  <a href="#a373faa4fdd1aebdfb0b95d5d53da4434"></a><br /></td></tr>
<tr class="memitem:acb5ff599d2768c125faacfd9361063eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#acb5ff599d2768c125faacfd9361063eb">sync_rst</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:acb5ff599d2768c125faacfd9361063eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">synchronous reset input  <a href="#acb5ff599d2768c125faacfd9361063eb"></a><br /></td></tr>
<tr class="memitem:a074411f95c6b7b20f917fc5793cff2c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a074411f95c6b7b20f917fc5793cff2c7">CTL_ACK</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a074411f95c6b7b20f917fc5793cff2c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTL_ACK bit input.  <a href="#a074411f95c6b7b20f917fc5793cff2c7"></a><br /></td></tr>
<tr class="memitem:ae210ead9f1d4a08ff72ae0b525cea727"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#ae210ead9f1d4a08ff72ae0b525cea727">CTL_RW</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae210ead9f1d4a08ff72ae0b525cea727"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTL_RW bit input.  <a href="#ae210ead9f1d4a08ff72ae0b525cea727"></a><br /></td></tr>
<tr class="memitem:afd3b0f78afdb8a56021a75cc0f03c69f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#afd3b0f78afdb8a56021a75cc0f03c69f">CTL_RESTART</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afd3b0f78afdb8a56021a75cc0f03c69f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTL_RESTART bit input.  <a href="#afd3b0f78afdb8a56021a75cc0f03c69f"></a><br /></td></tr>
<tr class="memitem:a1f6f5c161032ed17eaabd45b23e13dfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a1f6f5c161032ed17eaabd45b23e13dfa">CTL_STOP</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1f6f5c161032ed17eaabd45b23e13dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTL_STOP bit input.  <a href="#a1f6f5c161032ed17eaabd45b23e13dfa"></a><br /></td></tr>
<tr class="memitem:a7109500384a30f28579c6b6e8ff76d2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a7109500384a30f28579c6b6e8ff76d2f">CTL_START</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7109500384a30f28579c6b6e8ff76d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTL_START bit input.  <a href="#a7109500384a30f28579c6b6e8ff76d2f"></a><br /></td></tr>
<tr class="memitem:aa99e93d425b572e26ef2fb36b29d9c86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#aa99e93d425b572e26ef2fb36b29d9c86">CTL_RESET</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa99e93d425b572e26ef2fb36b29d9c86"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTL_RESET bit input.  <a href="#aa99e93d425b572e26ef2fb36b29d9c86"></a><br /></td></tr>
<tr class="memitem:a1548127b2c9f2b2fdee1c239d951a5a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a1548127b2c9f2b2fdee1c239d951a5a5">ST_RX_FULL</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1548127b2c9f2b2fdee1c239d951a5a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST_RX_FULL bit input.  <a href="#a1548127b2c9f2b2fdee1c239d951a5a5"></a><br /></td></tr>
<tr class="memitem:aac728a86d700109f366b38560f6e3ada"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#aac728a86d700109f366b38560f6e3ada">ST_TX_EMPTY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aac728a86d700109f366b38560f6e3ada"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST_TX_EMPTY bit input.  <a href="#aac728a86d700109f366b38560f6e3ada"></a><br /></td></tr>
<tr class="memitem:ac6b0a7edf9c2b243032204db9d65f177"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#ac6b0a7edf9c2b243032204db9d65f177">TX_DATA</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac6b0a7edf9c2b243032204db9d65f177"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_DATA byte input.  <a href="#ac6b0a7edf9c2b243032204db9d65f177"></a><br /></td></tr>
<tr class="memitem:a82e79d6ce7e6595b82fd7bcfae4dce09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a82e79d6ce7e6595b82fd7bcfae4dce09">BAUD_RATE</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a82e79d6ce7e6595b82fd7bcfae4dce09"><td class="mdescLeft">&#160;</td><td class="mdescRight">BAUD_RATE byte input.  <a href="#a82e79d6ce7e6595b82fd7bcfae4dce09"></a><br /></td></tr>
<tr class="memitem:a076711c9bf8c9e4ad38be7d4bde56ddf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a076711c9bf8c9e4ad38be7d4bde56ddf">CTL_RESTART_C</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a076711c9bf8c9e4ad38be7d4bde56ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTL_RESTART bit Clear output.  <a href="#a076711c9bf8c9e4ad38be7d4bde56ddf"></a><br /></td></tr>
<tr class="memitem:a084ae287c960145f1995096b379711cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a084ae287c960145f1995096b379711cd">CTL_STOP_C</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a084ae287c960145f1995096b379711cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTL_STOP bit Clear output.  <a href="#a084ae287c960145f1995096b379711cd"></a><br /></td></tr>
<tr class="memitem:a17d9807fb319897541f2d6b1707dc714"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a17d9807fb319897541f2d6b1707dc714">CTL_START_C</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a17d9807fb319897541f2d6b1707dc714"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTL_START bit Clear output.  <a href="#a17d9807fb319897541f2d6b1707dc714"></a><br /></td></tr>
<tr class="memitem:a555d445643d4a0c48d8963ea5e2d9dff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a555d445643d4a0c48d8963ea5e2d9dff">ST_BUSY_W</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a555d445643d4a0c48d8963ea5e2d9dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST_BUSY bit Write output.  <a href="#a555d445643d4a0c48d8963ea5e2d9dff"></a><br /></td></tr>
<tr class="memitem:a35dfd0eb5f623ff4b3eaa92f1767968e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a35dfd0eb5f623ff4b3eaa92f1767968e">ST_RX_FULL_S</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a35dfd0eb5f623ff4b3eaa92f1767968e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST_RX_FULL bit Set output.  <a href="#a35dfd0eb5f623ff4b3eaa92f1767968e"></a><br /></td></tr>
<tr class="memitem:af80eb88536f1e2191fd9191e99d242a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#af80eb88536f1e2191fd9191e99d242a5">ST_TX_EMPTY_S</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af80eb88536f1e2191fd9191e99d242a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST_TX_EMPTY bit set output.  <a href="#af80eb88536f1e2191fd9191e99d242a5"></a><br /></td></tr>
<tr class="memitem:ac0a3b517da19738dbbb4ec7a5f83612d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#ac0a3b517da19738dbbb4ec7a5f83612d">ST_RESTART_DETC_W</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac0a3b517da19738dbbb4ec7a5f83612d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST_RESTART_DETC bit set output.  <a href="#ac0a3b517da19738dbbb4ec7a5f83612d"></a><br /></td></tr>
<tr class="memitem:a3204ed6ce253b4b911f2929d6c36c890"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a3204ed6ce253b4b911f2929d6c36c890">ST_STOP_DETC_W</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3204ed6ce253b4b911f2929d6c36c890"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST_STOP bit write output.  <a href="#a3204ed6ce253b4b911f2929d6c36c890"></a><br /></td></tr>
<tr class="memitem:a0ec71b35aa301ece71deb8c72d8dca5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a0ec71b35aa301ece71deb8c72d8dca5d">ST_START_DETC_W</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0ec71b35aa301ece71deb8c72d8dca5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST_START_DETC bit write output.  <a href="#a0ec71b35aa301ece71deb8c72d8dca5d"></a><br /></td></tr>
<tr class="memitem:addd7ad0c235e85c4aa614edb71019430"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#addd7ad0c235e85c4aa614edb71019430">ST_ACK_REC_S</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:addd7ad0c235e85c4aa614edb71019430"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST_ACK_REC bit write output.  <a href="#addd7ad0c235e85c4aa614edb71019430"></a><br /></td></tr>
<tr class="memitem:a82c1b89857b443652ea136d1ce7d95dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classi2c__master__engine.html#a82c1b89857b443652ea136d1ce7d95dd">RX_DATA_W</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a82c1b89857b443652ea136d1ce7d95dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_DATA byte output.  <a href="#a82c1b89857b443652ea136d1ce7d95dd"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>react from the register in the global i2c_engine and output the register changes, SCL and SDA line. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a82e79d6ce7e6595b82fd7bcfae4dce09"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a82e79d6ce7e6595b82fd7bcfae4dce09">BAUD_RATE</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>BAUD_RATE byte input. </p>

</div>
</div>
<a class="anchor" id="a4a4609c199d30b3adebbeb3a01276ec5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>clock input </p>

</div>
</div>
<a class="anchor" id="a373faa4fdd1aebdfb0b95d5d53da4434"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a373faa4fdd1aebdfb0b95d5d53da4434">clk_ena</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>clock enable input </p>

</div>
</div>
<a class="anchor" id="a074411f95c6b7b20f917fc5793cff2c7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a074411f95c6b7b20f917fc5793cff2c7">CTL_ACK</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CTL_ACK bit input. </p>

</div>
</div>
<a class="anchor" id="aa99e93d425b572e26ef2fb36b29d9c86"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#aa99e93d425b572e26ef2fb36b29d9c86">CTL_RESET</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CTL_RESET bit input. </p>

</div>
</div>
<a class="anchor" id="afd3b0f78afdb8a56021a75cc0f03c69f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#afd3b0f78afdb8a56021a75cc0f03c69f">CTL_RESTART</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CTL_RESTART bit input. </p>

</div>
</div>
<a class="anchor" id="a076711c9bf8c9e4ad38be7d4bde56ddf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a076711c9bf8c9e4ad38be7d4bde56ddf">CTL_RESTART_C</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CTL_RESTART bit Clear output. </p>

</div>
</div>
<a class="anchor" id="ae210ead9f1d4a08ff72ae0b525cea727"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#ae210ead9f1d4a08ff72ae0b525cea727">CTL_RW</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CTL_RW bit input. </p>

</div>
</div>
<a class="anchor" id="a7109500384a30f28579c6b6e8ff76d2f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a7109500384a30f28579c6b6e8ff76d2f">CTL_START</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CTL_START bit input. </p>

</div>
</div>
<a class="anchor" id="a17d9807fb319897541f2d6b1707dc714"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a17d9807fb319897541f2d6b1707dc714">CTL_START_C</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CTL_START bit Clear output. </p>

</div>
</div>
<a class="anchor" id="a1f6f5c161032ed17eaabd45b23e13dfa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a1f6f5c161032ed17eaabd45b23e13dfa">CTL_STOP</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CTL_STOP bit input. </p>

</div>
</div>
<a class="anchor" id="a084ae287c960145f1995096b379711cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a084ae287c960145f1995096b379711cd">CTL_STOP_C</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CTL_STOP bit Clear output. </p>

</div>
</div>
<a class="anchor" id="a0a6af6eef40212dbaf130d57ce711256"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use standard library </p>

</div>
</div>
<a class="anchor" id="a82c1b89857b443652ea136d1ce7d95dd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a82c1b89857b443652ea136d1ce7d95dd">RX_DATA_W</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>RX_DATA byte output. </p>

</div>
</div>
<a class="anchor" id="addd7ad0c235e85c4aa614edb71019430"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#addd7ad0c235e85c4aa614edb71019430">ST_ACK_REC_S</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ST_ACK_REC bit write output. </p>

</div>
</div>
<a class="anchor" id="a555d445643d4a0c48d8963ea5e2d9dff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a555d445643d4a0c48d8963ea5e2d9dff">ST_BUSY_W</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ST_BUSY bit Write output. </p>

</div>
</div>
<a class="anchor" id="ac0a3b517da19738dbbb4ec7a5f83612d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#ac0a3b517da19738dbbb4ec7a5f83612d">ST_RESTART_DETC_W</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ST_RESTART_DETC bit set output. </p>

</div>
</div>
<a class="anchor" id="a1548127b2c9f2b2fdee1c239d951a5a5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a1548127b2c9f2b2fdee1c239d951a5a5">ST_RX_FULL</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ST_RX_FULL bit input. </p>

</div>
</div>
<a class="anchor" id="a35dfd0eb5f623ff4b3eaa92f1767968e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a35dfd0eb5f623ff4b3eaa92f1767968e">ST_RX_FULL_S</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ST_RX_FULL bit Set output. </p>

</div>
</div>
<a class="anchor" id="a0ec71b35aa301ece71deb8c72d8dca5d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a0ec71b35aa301ece71deb8c72d8dca5d">ST_START_DETC_W</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ST_START_DETC bit write output. </p>

</div>
</div>
<a class="anchor" id="a3204ed6ce253b4b911f2929d6c36c890"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#a3204ed6ce253b4b911f2929d6c36c890">ST_STOP_DETC_W</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ST_STOP bit write output. </p>

</div>
</div>
<a class="anchor" id="aac728a86d700109f366b38560f6e3ada"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#aac728a86d700109f366b38560f6e3ada">ST_TX_EMPTY</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ST_TX_EMPTY bit input. </p>

</div>
</div>
<a class="anchor" id="af80eb88536f1e2191fd9191e99d242a5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#af80eb88536f1e2191fd9191e99d242a5">ST_TX_EMPTY_S</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ST_TX_EMPTY bit set output. </p>

</div>
</div>
<a class="anchor" id="acd03516902501cd1c7296a98e22c6fcb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use logic elements </p>

</div>
</div>
<a class="anchor" id="acb5ff599d2768c125faacfd9361063eb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#acb5ff599d2768c125faacfd9361063eb">sync_rst</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>synchronous reset input </p>

</div>
</div>
<a class="anchor" id="ac6b0a7edf9c2b243032204db9d65f177"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classi2c__master__engine.html#ac6b0a7edf9c2b243032204db9d65f177">TX_DATA</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>TX_DATA byte input. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>C:/Users/Public/Documents/I2C_VHDL/VHDL Codes/I2C/I2C-master/i2c_master_engine/<a class="el" href="i2c__master__engine_8vhd.html">i2c_master_engine.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
