OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/clk_divider/runs/10-05_03-03/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/clk_divider/runs/10-05_03-03/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/clk_divider/runs/10-05_03-03/tmp/floorplan/7-pdn.def
Notice 0: Design: clk_divider
Notice 0:     Created 4 pins.
Notice 0:     Created 374 components and 1252 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 67 nets and 161 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/clk_divider/runs/10-05_03-03/tmp/floorplan/7-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 132020 136000
[INFO GPL-0006] NumInstances: 374
[INFO GPL-0007] NumPlaceInstances: 66
[INFO GPL-0008] NumFixedInstances: 308
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 67
[INFO GPL-0011] NumPins: 163
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 137890 148610
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 132020 136000
[INFO GPL-0016] CoreArea: 15827680000
[INFO GPL-0017] NonPlaceInstsArea: 615590400
[INFO GPL-0018] PlaceInstsArea: 804521600
[INFO GPL-0019] Util(%): 5.29
[INFO GPL-0020] StdInstsArea: 804521600
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00000009 HPWL: 948020
[InitialPlace]  Iter: 2 CG Error: 0.00000011 HPWL: 1018056
[InitialPlace]  Iter: 3 CG Error: 0.00000007 HPWL: 1020122
[InitialPlace]  Iter: 4 CG Error: 0.00000010 HPWL: 1021400
[InitialPlace]  Iter: 5 CG Error: 0.00000002 HPWL: 1021194
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 632
[INFO GPL-0032] FillerInit: NumGNets: 67
[INFO GPL-0033] FillerInit: NumGPins: 163
[INFO GPL-0023] TargetDensity: 0.50
[INFO GPL-0024] AveragePlaceInstArea: 12189721
[INFO GPL-0025] IdealBinArea: 24379442
[INFO GPL-0026] IdealBinCnt: 649
[INFO GPL-0027] TotalBinArea: 15827680000
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 7907 7820
[INFO GPL-0030] NumBins: 256
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.798612 HPWL: 365465
[NesterovSolve] Iter: 10 overflow: 0.770878 HPWL: 461164
[NesterovSolve] Iter: 20 overflow: 0.680892 HPWL: 457267
[NesterovSolve] Iter: 30 overflow: 0.771131 HPWL: 456044
[NesterovSolve] Iter: 40 overflow: 0.704679 HPWL: 448668
[NesterovSolve] Iter: 50 overflow: 0.728717 HPWL: 433430
[NesterovSolve] Iter: 60 overflow: 0.722605 HPWL: 423661
[NesterovSolve] Iter: 70 overflow: 0.743742 HPWL: 410300
[NesterovSolve] Iter: 80 overflow: 0.727228 HPWL: 401884
[NesterovSolve] Iter: 90 overflow: 0.720172 HPWL: 396330
[NesterovSolve] Iter: 100 overflow: 0.723356 HPWL: 399729
[NesterovSolve] Iter: 110 overflow: 0.735149 HPWL: 403920
[NesterovSolve] Iter: 120 overflow: 0.741639 HPWL: 406664
[NesterovSolve] Iter: 130 overflow: 0.765609 HPWL: 409296
[NesterovSolve] Iter: 140 overflow: 0.765439 HPWL: 416609
[NesterovSolve] Iter: 150 overflow: 0.74379 HPWL: 424675
[NesterovSolve] Iter: 160 overflow: 0.73422 HPWL: 427416
[NesterovSolve] Iter: 170 overflow: 0.733327 HPWL: 420104
[NesterovSolve] Iter: 180 overflow: 0.733447 HPWL: 408424
[NesterovSolve] Iter: 190 overflow: 0.729081 HPWL: 424123
[NesterovSolve] Iter: 200 overflow: 0.713269 HPWL: 417031
[NesterovSolve] Iter: 210 overflow: 0.660712 HPWL: 423499
[NesterovSolve] Iter: 220 overflow: 0.616473 HPWL: 434012
[NesterovSolve] Iter: 230 overflow: 0.594901 HPWL: 476725
[NesterovSolve] Iter: 240 overflow: 0.575754 HPWL: 523149
[NesterovSolve] Iter: 250 overflow: 0.509409 HPWL: 538223
[NesterovSolve] Iter: 260 overflow: 0.43993 HPWL: 556628
[NesterovSolve] Iter: 270 overflow: 0.395652 HPWL: 560004
[NesterovSolve] Iter: 280 overflow: 0.313149 HPWL: 525264
[NesterovSolve] Iter: 290 overflow: 0.28871 HPWL: 542423
[NesterovSolve] Iter: 300 overflow: 0.266882 HPWL: 546702
[NesterovSolve] Iter: 310 overflow: 0.267024 HPWL: 557609
[NesterovSolve] Iter: 320 overflow: 0.194973 HPWL: 546423
[NesterovSolve] Iter: 330 overflow: 0.179577 HPWL: 534092
[NesterovSolve] Iter: 340 overflow: 0.156413 HPWL: 535132
[NesterovSolve] Iter: 350 overflow: 0.12566 HPWL: 541671
[NesterovSolve] Iter: 360 overflow: 0.110771 HPWL: 542059
[NesterovSolve] Iter: 370 overflow: 0.108692 HPWL: 551687
[NesterovSolve] Iter: 380 overflow: 0.119245 HPWL: 552396
[NesterovSolve] Finished with Overflow: 0.078945
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 10.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 10.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _084_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _075_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _084_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.02    0.18    0.18 ^ _084_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.00                           counter[9] (net)
                  0.02    0.00    0.18 ^ _038_/D (sky130_fd_sc_hd__or4_2)
                  0.03    0.07    0.24 ^ _038_/X (sky130_fd_sc_hd__or4_2)
     1    0.00                           _030_ (net)
                  0.03    0.00    0.24 ^ _045_/B (sky130_fd_sc_hd__nor4_2)
                  0.02    0.03    0.27 v _045_/Y (sky130_fd_sc_hd__nor4_2)
     2    0.01                           _001_ (net)
                  0.02    0.00    0.27 v _075_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.27   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _075_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _074_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _074_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.27    0.77    0.77 ^ _074_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.02                           clock_out (net)
                  0.27    0.00    0.78 ^ clock_out (out)
                                  0.78   data arrival time

                  0.00   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                          0.00   50.00   clock reconvergence pessimism
                        -10.00   40.00   output external delay
                                 40.00   data required time
-----------------------------------------------------------------------------
                                 40.00   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


No paths found.
wns 0.00
tns 0.00
