#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2749000 .scope module, "hw4testbenchharness" "hw4testbenchharness" 2 12;
 .timescale 0 0;
v0x2793900_0 .net "Clk", 0 0, v0x271b8c0_0; 1 drivers
v0x2793c10_0 .net "ReadData1", 31 0, L_0x2798d10; 1 drivers
v0x2793c90_0 .net "ReadData2", 31 0, L_0x279a240; 1 drivers
v0x2793d10_0 .net "ReadRegister1", 4 0, v0x2784430_0; 1 drivers
v0x2793d90_0 .net "ReadRegister2", 4 0, v0x27844e0_0; 1 drivers
v0x2793e10_0 .net "RegWrite", 0 0, v0x2784580_0; 1 drivers
v0x2793e90_0 .net "WriteData", 31 0, v0x2784660_0; 1 drivers
v0x2793f10_0 .net "WriteRegister", 4 0, v0x2784700_0; 1 drivers
v0x2793f90_0 .var "begintest", 0 0;
v0x2794010_0 .net "dutpassed", 0 0, v0x2784890_0; 1 drivers
v0x2794090_0 .net "endtest", 0 0, v0x2784990_0; 1 drivers
E_0x2747fd0 .event posedge, v0x2784990_0;
S_0x2784a30 .scope module, "DUT" "regfile" 2 27, 3 9, S_0x2749000;
 .timescale 0 0;
v0x2792060_0 .alias "Clk", 0 0, v0x2793900_0;
v0x27920e0_0 .alias "ReadData1", 31 0, v0x2793c10_0;
v0x27921b0_0 .alias "ReadData2", 31 0, v0x2793c90_0;
v0x2792280_0 .alias "ReadRegister1", 4 0, v0x2793d10_0;
v0x2792350_0 .alias "ReadRegister2", 4 0, v0x2793d90_0;
v0x2792420_0 .alias "RegWrite", 0 0, v0x2793e10_0;
v0x2792530_0 .alias "WriteData", 31 0, v0x2793e90_0;
v0x27925b0_0 .alias "WriteRegister", 4 0, v0x2793f10_0;
v0x27926d0_0 .net "decoder_output", 31 0, L_0x27945c0; 1 drivers
v0x2792750_0 .net "input0", 31 0, v0x278cd70_0; 1 drivers
v0x2792830_0 .net "input1", 31 0, v0x27912c0_0; 1 drivers
v0x27928b0_0 .net "input10", 31 0, v0x278ea80_0; 1 drivers
v0x27929a0_0 .net "input11", 31 0, v0x278e600_0; 1 drivers
v0x2792a20_0 .net "input12", 31 0, v0x278e180_0; 1 drivers
v0x2792b20_0 .net "input13", 31 0, v0x278dd00_0; 1 drivers
v0x2792ba0_0 .net "input14", 31 0, v0x278d880_0; 1 drivers
v0x2792aa0_0 .net "input15", 31 0, v0x278d400_0; 1 drivers
v0x2792cb0_0 .net "input16", 31 0, v0x278a850_0; 1 drivers
v0x2792c20_0 .net "input17", 31 0, v0x278c8f0_0; 1 drivers
v0x2792dd0_0 .net "input18", 31 0, v0x278c470_0; 1 drivers
v0x2792d30_0 .net "input19", 31 0, v0x278bff0_0; 1 drivers
v0x2792f00_0 .net "input2", 31 0, v0x2790e40_0; 1 drivers
v0x2792e50_0 .net "input20", 31 0, v0x278bb70_0; 1 drivers
v0x2793040_0 .net "input21", 31 0, v0x278b6f0_0; 1 drivers
v0x2792f80_0 .net "input22", 31 0, v0x278b270_0; 1 drivers
v0x2793190_0 .net "input23", 31 0, v0x278adf0_0; 1 drivers
v0x27930c0_0 .net "input24", 31 0, v0x2789660_0; 1 drivers
v0x27932f0_0 .net "input25", 31 0, v0x278a3d0_0; 1 drivers
v0x2793210_0 .net "input26", 31 0, v0x2789f50_0; 1 drivers
v0x2793460_0 .net "input27", 31 0, v0x2789b20_0; 1 drivers
v0x2793370_0 .net "input28", 31 0, v0x27896f0_0; 1 drivers
v0x27935e0_0 .net "input29", 31 0, v0x2789190_0; 1 drivers
v0x27934e0_0 .net "input3", 31 0, v0x27909c0_0; 1 drivers
v0x2793560_0 .net "input30", 31 0, v0x2788d10_0; 1 drivers
v0x2793780_0 .net "input31", 31 0, v0x2788850_0; 1 drivers
v0x2793800_0 .net "input4", 31 0, v0x2790540_0; 1 drivers
v0x2793660_0 .net "input5", 31 0, v0x27900c0_0; 1 drivers
v0x27936e0_0 .net "input6", 31 0, v0x278fc40_0; 1 drivers
v0x27939c0_0 .net "input7", 31 0, v0x278f800_0; 1 drivers
v0x2793a40_0 .net "input8", 31 0, v0x278f380_0; 1 drivers
v0x2793880_0 .net "input9", 31 0, v0x278ef00_0; 1 drivers
L_0x27946f0 .part L_0x27945c0, 0, 1;
L_0x2794790 .part L_0x27945c0, 1, 1;
L_0x27948c0 .part L_0x27945c0, 2, 1;
L_0x2794960 .part L_0x27945c0, 3, 1;
L_0x2794a60 .part L_0x27945c0, 4, 1;
L_0x2794b30 .part L_0x27945c0, 5, 1;
L_0x2794d10 .part L_0x27945c0, 6, 1;
L_0x2794db0 .part L_0x27945c0, 7, 1;
L_0x2794e50 .part L_0x27945c0, 8, 1;
L_0x2794ef0 .part L_0x27945c0, 9, 1;
L_0x2794ff0 .part L_0x27945c0, 10, 1;
L_0x27950c0 .part L_0x27945c0, 11, 1;
L_0x2795190 .part L_0x27945c0, 12, 1;
L_0x2795260 .part L_0x27945c0, 13, 1;
L_0x2795540 .part L_0x27945c0, 14, 1;
L_0x27955e0 .part L_0x27945c0, 15, 1;
L_0x2795710 .part L_0x27945c0, 16, 1;
L_0x27957b0 .part L_0x27945c0, 17, 1;
L_0x2795920 .part L_0x27945c0, 18, 1;
L_0x27959c0 .part L_0x27945c0, 19, 1;
L_0x2795880 .part L_0x27945c0, 20, 1;
L_0x2795b10 .part L_0x27945c0, 21, 1;
L_0x2795a60 .part L_0x27945c0, 22, 1;
L_0x2795cd0 .part L_0x27945c0, 23, 1;
L_0x2795be0 .part L_0x27945c0, 24, 1;
L_0x2795ea0 .part L_0x27945c0, 25, 1;
L_0x2795da0 .part L_0x27945c0, 26, 1;
L_0x2796050 .part L_0x27945c0, 27, 1;
L_0x2795f70 .part L_0x27945c0, 28, 1;
L_0x2796210 .part L_0x27945c0, 29, 1;
L_0x2792630 .part L_0x27945c0, 30, 1;
L_0x2796120 .part L_0x27945c0, 31, 1;
S_0x278cec0 .scope module, "decoder1" "decoder1to32" 3 29, 4 4, S_0x2784a30;
 .timescale 0 0;
v0x278cfb0_0 .net *"_s0", 31 0, L_0x2794490; 1 drivers
v0x278d070_0 .net *"_s3", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x2791ee0_0 .alias "address", 4 0, v0x2793f10_0;
v0x2791f60_0 .alias "enable", 0 0, v0x2793e10_0;
v0x2791fe0_0 .alias "out", 31 0, v0x27926d0_0;
L_0x2794490 .concat [ 1 31 0 0], v0x2784580_0, C4<0000000000000000000000000000000>;
L_0x27945c0 .shift/l 32, L_0x2794490, v0x2784700_0;
S_0x2791410 .scope module, "register_zero_1" "register32zero" 3 38, 5 54, S_0x2784a30;
 .timescale 0 0;
P_0x2791508 .param/l "a" 5 55, +C4<0100000>;
P_0x2791530 .param/l "b" 5 55, +C4<011111>;
v0x2791640_0 .alias "clk", 0 0, v0x2793900_0;
v0x278ccf0_0 .alias "d", 31 0, v0x2793e90_0;
v0x278cd70_0 .var "q", 31 0;
v0x278ce40_0 .net "wrenable", 0 0, L_0x27946f0; 1 drivers
S_0x2790f90 .scope module, "reg32_1" "register32" 3 41, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x2791088 .param/l "a" 5 20, +C4<0100000>;
P_0x27910b0 .param/l "b" 5 20, +C4<011111>;
v0x27911c0_0 .alias "clk", 0 0, v0x2793900_0;
v0x2791240_0 .alias "d", 31 0, v0x2793e90_0;
v0x27912c0_0 .var "q", 31 0;
v0x2791390_0 .net "wrenable", 0 0, L_0x2794790; 1 drivers
S_0x2790b10 .scope module, "reg32_2" "register32" 3 42, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x2790c08 .param/l "a" 5 20, +C4<0100000>;
P_0x2790c30 .param/l "b" 5 20, +C4<011111>;
v0x2790d40_0 .alias "clk", 0 0, v0x2793900_0;
v0x2790dc0_0 .alias "d", 31 0, v0x2793e90_0;
v0x2790e40_0 .var "q", 31 0;
v0x2790f10_0 .net "wrenable", 0 0, L_0x27948c0; 1 drivers
S_0x2790690 .scope module, "reg32_3" "register32" 3 43, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x2790788 .param/l "a" 5 20, +C4<0100000>;
P_0x27907b0 .param/l "b" 5 20, +C4<011111>;
v0x27908c0_0 .alias "clk", 0 0, v0x2793900_0;
v0x2790940_0 .alias "d", 31 0, v0x2793e90_0;
v0x27909c0_0 .var "q", 31 0;
v0x2790a90_0 .net "wrenable", 0 0, L_0x2794960; 1 drivers
S_0x2790210 .scope module, "reg32_4" "register32" 3 44, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x2790308 .param/l "a" 5 20, +C4<0100000>;
P_0x2790330 .param/l "b" 5 20, +C4<011111>;
v0x2790440_0 .alias "clk", 0 0, v0x2793900_0;
v0x27904c0_0 .alias "d", 31 0, v0x2793e90_0;
v0x2790540_0 .var "q", 31 0;
v0x2790610_0 .net "wrenable", 0 0, L_0x2794a60; 1 drivers
S_0x278fd90 .scope module, "reg32_5" "register32" 3 45, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278fe88 .param/l "a" 5 20, +C4<0100000>;
P_0x278feb0 .param/l "b" 5 20, +C4<011111>;
v0x278ffc0_0 .alias "clk", 0 0, v0x2793900_0;
v0x2790040_0 .alias "d", 31 0, v0x2793e90_0;
v0x27900c0_0 .var "q", 31 0;
v0x2790190_0 .net "wrenable", 0 0, L_0x2794b30; 1 drivers
S_0x278f950 .scope module, "reg32_6" "register32" 3 46, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278fa48 .param/l "a" 5 20, +C4<0100000>;
P_0x278fa70 .param/l "b" 5 20, +C4<011111>;
v0x278fb40_0 .alias "clk", 0 0, v0x2793900_0;
v0x278fbc0_0 .alias "d", 31 0, v0x2793e90_0;
v0x278fc40_0 .var "q", 31 0;
v0x278fd10_0 .net "wrenable", 0 0, L_0x2794d10; 1 drivers
S_0x278f4d0 .scope module, "reg32_7" "register32" 3 47, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278f5c8 .param/l "a" 5 20, +C4<0100000>;
P_0x278f5f0 .param/l "b" 5 20, +C4<011111>;
v0x278f700_0 .alias "clk", 0 0, v0x2793900_0;
v0x278f780_0 .alias "d", 31 0, v0x2793e90_0;
v0x278f800_0 .var "q", 31 0;
v0x278f8d0_0 .net "wrenable", 0 0, L_0x2794db0; 1 drivers
S_0x278f050 .scope module, "reg32_8" "register32" 3 48, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278f148 .param/l "a" 5 20, +C4<0100000>;
P_0x278f170 .param/l "b" 5 20, +C4<011111>;
v0x278f280_0 .alias "clk", 0 0, v0x2793900_0;
v0x278f300_0 .alias "d", 31 0, v0x2793e90_0;
v0x278f380_0 .var "q", 31 0;
v0x278f450_0 .net "wrenable", 0 0, L_0x2794e50; 1 drivers
S_0x278ebd0 .scope module, "reg32_9" "register32" 3 49, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278ecc8 .param/l "a" 5 20, +C4<0100000>;
P_0x278ecf0 .param/l "b" 5 20, +C4<011111>;
v0x278ee00_0 .alias "clk", 0 0, v0x2793900_0;
v0x278ee80_0 .alias "d", 31 0, v0x2793e90_0;
v0x278ef00_0 .var "q", 31 0;
v0x278efd0_0 .net "wrenable", 0 0, L_0x2794ef0; 1 drivers
S_0x278e750 .scope module, "reg32_10" "register32" 3 50, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278e848 .param/l "a" 5 20, +C4<0100000>;
P_0x278e870 .param/l "b" 5 20, +C4<011111>;
v0x278e980_0 .alias "clk", 0 0, v0x2793900_0;
v0x278ea00_0 .alias "d", 31 0, v0x2793e90_0;
v0x278ea80_0 .var "q", 31 0;
v0x278eb50_0 .net "wrenable", 0 0, L_0x2794ff0; 1 drivers
S_0x278e2d0 .scope module, "reg32_11" "register32" 3 51, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278e3c8 .param/l "a" 5 20, +C4<0100000>;
P_0x278e3f0 .param/l "b" 5 20, +C4<011111>;
v0x278e500_0 .alias "clk", 0 0, v0x2793900_0;
v0x278e580_0 .alias "d", 31 0, v0x2793e90_0;
v0x278e600_0 .var "q", 31 0;
v0x278e6d0_0 .net "wrenable", 0 0, L_0x27950c0; 1 drivers
S_0x278de50 .scope module, "reg32_12" "register32" 3 52, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278df48 .param/l "a" 5 20, +C4<0100000>;
P_0x278df70 .param/l "b" 5 20, +C4<011111>;
v0x278e080_0 .alias "clk", 0 0, v0x2793900_0;
v0x278e100_0 .alias "d", 31 0, v0x2793e90_0;
v0x278e180_0 .var "q", 31 0;
v0x278e250_0 .net "wrenable", 0 0, L_0x2795190; 1 drivers
S_0x278d9d0 .scope module, "reg32_13" "register32" 3 53, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278dac8 .param/l "a" 5 20, +C4<0100000>;
P_0x278daf0 .param/l "b" 5 20, +C4<011111>;
v0x278dc00_0 .alias "clk", 0 0, v0x2793900_0;
v0x278dc80_0 .alias "d", 31 0, v0x2793e90_0;
v0x278dd00_0 .var "q", 31 0;
v0x278ddd0_0 .net "wrenable", 0 0, L_0x2795260; 1 drivers
S_0x278d550 .scope module, "reg32_14" "register32" 3 54, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278d648 .param/l "a" 5 20, +C4<0100000>;
P_0x278d670 .param/l "b" 5 20, +C4<011111>;
v0x278d780_0 .alias "clk", 0 0, v0x2793900_0;
v0x278d800_0 .alias "d", 31 0, v0x2793e90_0;
v0x278d880_0 .var "q", 31 0;
v0x278d950_0 .net "wrenable", 0 0, L_0x2795540; 1 drivers
S_0x278d110 .scope module, "reg32_15" "register32" 3 55, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278d208 .param/l "a" 5 20, +C4<0100000>;
P_0x278d230 .param/l "b" 5 20, +C4<011111>;
v0x278d300_0 .alias "clk", 0 0, v0x2793900_0;
v0x278d380_0 .alias "d", 31 0, v0x2793e90_0;
v0x278d400_0 .var "q", 31 0;
v0x278d4d0_0 .net "wrenable", 0 0, L_0x27955e0; 1 drivers
S_0x278ca40 .scope module, "reg32_16" "register32" 3 56, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278cb38 .param/l "a" 5 20, +C4<0100000>;
P_0x278cb60 .param/l "b" 5 20, +C4<011111>;
v0x278cc70_0 .alias "clk", 0 0, v0x2793900_0;
v0x278a7d0_0 .alias "d", 31 0, v0x2793e90_0;
v0x278a850_0 .var "q", 31 0;
v0x278a920_0 .net "wrenable", 0 0, L_0x2795710; 1 drivers
S_0x278c5c0 .scope module, "reg32_17" "register32" 3 57, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278c6b8 .param/l "a" 5 20, +C4<0100000>;
P_0x278c6e0 .param/l "b" 5 20, +C4<011111>;
v0x278c7f0_0 .alias "clk", 0 0, v0x2793900_0;
v0x278c870_0 .alias "d", 31 0, v0x2793e90_0;
v0x278c8f0_0 .var "q", 31 0;
v0x278c9c0_0 .net "wrenable", 0 0, L_0x27957b0; 1 drivers
S_0x278c140 .scope module, "reg32_18" "register32" 3 58, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278c238 .param/l "a" 5 20, +C4<0100000>;
P_0x278c260 .param/l "b" 5 20, +C4<011111>;
v0x278c370_0 .alias "clk", 0 0, v0x2793900_0;
v0x278c3f0_0 .alias "d", 31 0, v0x2793e90_0;
v0x278c470_0 .var "q", 31 0;
v0x278c540_0 .net "wrenable", 0 0, L_0x2795920; 1 drivers
S_0x278bcc0 .scope module, "reg32_19" "register32" 3 59, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278bdb8 .param/l "a" 5 20, +C4<0100000>;
P_0x278bde0 .param/l "b" 5 20, +C4<011111>;
v0x278bef0_0 .alias "clk", 0 0, v0x2793900_0;
v0x278bf70_0 .alias "d", 31 0, v0x2793e90_0;
v0x278bff0_0 .var "q", 31 0;
v0x278c0c0_0 .net "wrenable", 0 0, L_0x27959c0; 1 drivers
S_0x278b840 .scope module, "reg32_20" "register32" 3 60, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278b938 .param/l "a" 5 20, +C4<0100000>;
P_0x278b960 .param/l "b" 5 20, +C4<011111>;
v0x278ba70_0 .alias "clk", 0 0, v0x2793900_0;
v0x278baf0_0 .alias "d", 31 0, v0x2793e90_0;
v0x278bb70_0 .var "q", 31 0;
v0x278bc40_0 .net "wrenable", 0 0, L_0x2795880; 1 drivers
S_0x278b3c0 .scope module, "reg32_21" "register32" 3 61, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278b4b8 .param/l "a" 5 20, +C4<0100000>;
P_0x278b4e0 .param/l "b" 5 20, +C4<011111>;
v0x278b5f0_0 .alias "clk", 0 0, v0x2793900_0;
v0x278b670_0 .alias "d", 31 0, v0x2793e90_0;
v0x278b6f0_0 .var "q", 31 0;
v0x278b7c0_0 .net "wrenable", 0 0, L_0x2795b10; 1 drivers
S_0x278af40 .scope module, "reg32_22" "register32" 3 62, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278b038 .param/l "a" 5 20, +C4<0100000>;
P_0x278b060 .param/l "b" 5 20, +C4<011111>;
v0x278b170_0 .alias "clk", 0 0, v0x2793900_0;
v0x278b1f0_0 .alias "d", 31 0, v0x2793e90_0;
v0x278b270_0 .var "q", 31 0;
v0x278b340_0 .net "wrenable", 0 0, L_0x2795a60; 1 drivers
S_0x278aac0 .scope module, "reg32_23" "register32" 3 63, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278abb8 .param/l "a" 5 20, +C4<0100000>;
P_0x278abe0 .param/l "b" 5 20, +C4<011111>;
v0x278acf0_0 .alias "clk", 0 0, v0x2793900_0;
v0x278ad70_0 .alias "d", 31 0, v0x2793e90_0;
v0x278adf0_0 .var "q", 31 0;
v0x278aec0_0 .net "wrenable", 0 0, L_0x2795cd0; 1 drivers
S_0x278a520 .scope module, "reg32_24" "register32" 3 64, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278a618 .param/l "a" 5 20, +C4<0100000>;
P_0x278a640 .param/l "b" 5 20, +C4<011111>;
v0x278a750_0 .alias "clk", 0 0, v0x2793900_0;
v0x2789550_0 .alias "d", 31 0, v0x2793e90_0;
v0x2789660_0 .var "q", 31 0;
v0x278aa40_0 .net "wrenable", 0 0, L_0x2795be0; 1 drivers
S_0x278a0a0 .scope module, "reg32_25" "register32" 3 65, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x278a198 .param/l "a" 5 20, +C4<0100000>;
P_0x278a1c0 .param/l "b" 5 20, +C4<011111>;
v0x278a2d0_0 .alias "clk", 0 0, v0x2793900_0;
v0x278a350_0 .alias "d", 31 0, v0x2793e90_0;
v0x278a3d0_0 .var "q", 31 0;
v0x278a4a0_0 .net "wrenable", 0 0, L_0x2795ea0; 1 drivers
S_0x2789c20 .scope module, "reg32_26" "register32" 3 66, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x2789d18 .param/l "a" 5 20, +C4<0100000>;
P_0x2789d40 .param/l "b" 5 20, +C4<011111>;
v0x2789e50_0 .alias "clk", 0 0, v0x2793900_0;
v0x2789ed0_0 .alias "d", 31 0, v0x2793e90_0;
v0x2789f50_0 .var "q", 31 0;
v0x278a020_0 .net "wrenable", 0 0, L_0x2795da0; 1 drivers
S_0x27897f0 .scope module, "reg32_27" "register32" 3 67, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x27898e8 .param/l "a" 5 20, +C4<0100000>;
P_0x2789910 .param/l "b" 5 20, +C4<011111>;
v0x2789a20_0 .alias "clk", 0 0, v0x2793900_0;
v0x2789aa0_0 .alias "d", 31 0, v0x2793e90_0;
v0x2789b20_0 .var "q", 31 0;
v0x2789ba0_0 .net "wrenable", 0 0, L_0x2796050; 1 drivers
S_0x27892e0 .scope module, "reg32_28" "register32" 3 68, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x27893d8 .param/l "a" 5 20, +C4<0100000>;
P_0x2789400 .param/l "b" 5 20, +C4<011111>;
v0x27894d0_0 .alias "clk", 0 0, v0x2793900_0;
v0x27895e0_0 .alias "d", 31 0, v0x2793e90_0;
v0x27896f0_0 .var "q", 31 0;
v0x2789770_0 .net "wrenable", 0 0, L_0x2795f70; 1 drivers
S_0x2788e60 .scope module, "reg32_29" "register32" 3 69, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x2788f58 .param/l "a" 5 20, +C4<0100000>;
P_0x2788f80 .param/l "b" 5 20, +C4<011111>;
v0x2789090_0 .alias "clk", 0 0, v0x2793900_0;
v0x2789110_0 .alias "d", 31 0, v0x2793e90_0;
v0x2789190_0 .var "q", 31 0;
v0x2789260_0 .net "wrenable", 0 0, L_0x2796210; 1 drivers
S_0x2788950 .scope module, "reg32_30" "register32" 3 70, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x2788a48 .param/l "a" 5 20, +C4<0100000>;
P_0x2788a70 .param/l "b" 5 20, +C4<011111>;
v0x2788b70_0 .alias "clk", 0 0, v0x2793900_0;
v0x2788c40_0 .alias "d", 31 0, v0x2793e90_0;
v0x2788d10_0 .var "q", 31 0;
v0x2788de0_0 .net "wrenable", 0 0, L_0x2792630; 1 drivers
S_0x27882f0 .scope module, "reg32_31" "register32" 3 71, 5 18, S_0x2784a30;
 .timescale 0 0;
P_0x2785228 .param/l "a" 5 20, +C4<0100000>;
P_0x2785250 .param/l "b" 5 20, +C4<011111>;
v0x27886d0_0 .alias "clk", 0 0, v0x2793900_0;
v0x27887a0_0 .alias "d", 31 0, v0x2793e90_0;
v0x2788850_0 .var "q", 31 0;
v0x27888d0_0 .net "wrenable", 0 0, L_0x2796120; 1 drivers
E_0x27883e0 .event posedge, v0x271b8c0_0;
S_0x27863c0 .scope module, "mux1" "mux32to1by32" 3 74, 6 15, S_0x2784a30;
 .timescale 0 0;
L_0x2794f90 .functor BUFZ 32, v0x278cd70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27954d0 .functor BUFZ 32, v0x27912c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2794c00 .functor BUFZ 32, v0x2790e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2796840 .functor BUFZ 32, v0x27909c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2796990 .functor BUFZ 32, v0x2790540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2796ab0 .functor BUFZ 32, v0x27900c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2796c10 .functor BUFZ 32, v0x278fc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2796d00 .functor BUFZ 32, v0x278f800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2796e20 .functor BUFZ 32, v0x278f380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2796f40 .functor BUFZ 32, v0x278ef00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27970c0 .functor BUFZ 32, v0x278ea80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27971e0 .functor BUFZ 32, v0x278e600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2797060 .functor BUFZ 32, v0x278e180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2797430 .functor BUFZ 32, v0x278dd00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27975d0 .functor BUFZ 32, v0x278d880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27976f0 .functor BUFZ 32, v0x278d400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27978a0 .functor BUFZ 32, v0x278a850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27979c0 .functor BUFZ 32, v0x278c8f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2797810 .functor BUFZ 32, v0x278c470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2797c10 .functor BUFZ 32, v0x278bff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2797ae0 .functor BUFZ 32, v0x278bb70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2797e70 .functor BUFZ 32, v0x278b6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2797d30 .functor BUFZ 32, v0x278b270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27980e0 .functor BUFZ 32, v0x278adf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2797f90 .functor BUFZ 32, v0x2789660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2798360 .functor BUFZ 32, v0x278a3d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2798200 .functor BUFZ 32, v0x2789f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27985c0 .functor BUFZ 32, v0x2789b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2798450 .functor BUFZ 32, v0x27896f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2798830 .functor BUFZ 32, v0x2789190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27986b0 .functor BUFZ 32, v0x2788d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2798740 .functor BUFZ 32, v0x2788850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2798d10 .functor BUFZ 32, L_0x2798920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2786ac0_0 .net *"_s96", 31 0, L_0x2798920; 1 drivers
v0x2786b40_0 .alias "address", 4 0, v0x2793d10_0;
v0x2786bf0_0 .alias "input0", 31 0, v0x2792750_0;
v0x2786ca0_0 .alias "input1", 31 0, v0x2792830_0;
v0x2786d80_0 .alias "input10", 31 0, v0x27928b0_0;
v0x2786e30_0 .alias "input11", 31 0, v0x27929a0_0;
v0x2786eb0_0 .alias "input12", 31 0, v0x2792a20_0;
v0x2786f60_0 .alias "input13", 31 0, v0x2792b20_0;
v0x2787010_0 .alias "input14", 31 0, v0x2792ba0_0;
v0x27870c0_0 .alias "input15", 31 0, v0x2792aa0_0;
v0x2787170_0 .alias "input16", 31 0, v0x2792cb0_0;
v0x2787220_0 .alias "input17", 31 0, v0x2792c20_0;
v0x27872d0_0 .alias "input18", 31 0, v0x2792dd0_0;
v0x2787380_0 .alias "input19", 31 0, v0x2792d30_0;
v0x27874b0_0 .alias "input2", 31 0, v0x2792f00_0;
v0x2787560_0 .alias "input20", 31 0, v0x2792e50_0;
v0x2787400_0 .alias "input21", 31 0, v0x2793040_0;
v0x27876d0_0 .alias "input22", 31 0, v0x2792f80_0;
v0x27877f0_0 .alias "input23", 31 0, v0x2793190_0;
v0x2787870_0 .alias "input24", 31 0, v0x27930c0_0;
v0x2787750_0 .alias "input25", 31 0, v0x27932f0_0;
v0x27879d0_0 .alias "input26", 31 0, v0x2793210_0;
v0x2787920_0 .alias "input27", 31 0, v0x2793460_0;
v0x2787b10_0 .alias "input28", 31 0, v0x2793370_0;
v0x2787a50_0 .alias "input29", 31 0, v0x27935e0_0;
v0x2787c60_0 .alias "input3", 31 0, v0x27934e0_0;
v0x2787bc0_0 .alias "input30", 31 0, v0x2793560_0;
v0x2787df0_0 .alias "input31", 31 0, v0x2793780_0;
v0x2787ce0_0 .alias "input4", 31 0, v0x2793800_0;
v0x2787f60_0 .alias "input5", 31 0, v0x2793660_0;
v0x2787e70_0 .alias "input6", 31 0, v0x27936e0_0;
v0x27880e0_0 .alias "input7", 31 0, v0x27939c0_0;
v0x2787fe0_0 .alias "input8", 31 0, v0x2793a40_0;
v0x2788270_0 .alias "input9", 31 0, v0x2793880_0;
v0x2788160 .array "mux", 0 31;
v0x2788160_0 .net v0x2788160 0, 31 0, L_0x2794f90; 1 drivers
v0x2788160_1 .net v0x2788160 1, 31 0, L_0x27954d0; 1 drivers
v0x2788160_2 .net v0x2788160 2, 31 0, L_0x2794c00; 1 drivers
v0x2788160_3 .net v0x2788160 3, 31 0, L_0x2796840; 1 drivers
v0x2788160_4 .net v0x2788160 4, 31 0, L_0x2796990; 1 drivers
v0x2788160_5 .net v0x2788160 5, 31 0, L_0x2796ab0; 1 drivers
v0x2788160_6 .net v0x2788160 6, 31 0, L_0x2796c10; 1 drivers
v0x2788160_7 .net v0x2788160 7, 31 0, L_0x2796d00; 1 drivers
v0x2788160_8 .net v0x2788160 8, 31 0, L_0x2796e20; 1 drivers
v0x2788160_9 .net v0x2788160 9, 31 0, L_0x2796f40; 1 drivers
v0x2788160_10 .net v0x2788160 10, 31 0, L_0x27970c0; 1 drivers
v0x2788160_11 .net v0x2788160 11, 31 0, L_0x27971e0; 1 drivers
v0x2788160_12 .net v0x2788160 12, 31 0, L_0x2797060; 1 drivers
v0x2788160_13 .net v0x2788160 13, 31 0, L_0x2797430; 1 drivers
v0x2788160_14 .net v0x2788160 14, 31 0, L_0x27975d0; 1 drivers
v0x2788160_15 .net v0x2788160 15, 31 0, L_0x27976f0; 1 drivers
v0x2788160_16 .net v0x2788160 16, 31 0, L_0x27978a0; 1 drivers
v0x2788160_17 .net v0x2788160 17, 31 0, L_0x27979c0; 1 drivers
v0x2788160_18 .net v0x2788160 18, 31 0, L_0x2797810; 1 drivers
v0x2788160_19 .net v0x2788160 19, 31 0, L_0x2797c10; 1 drivers
v0x2788160_20 .net v0x2788160 20, 31 0, L_0x2797ae0; 1 drivers
v0x2788160_21 .net v0x2788160 21, 31 0, L_0x2797e70; 1 drivers
v0x2788160_22 .net v0x2788160 22, 31 0, L_0x2797d30; 1 drivers
v0x2788160_23 .net v0x2788160 23, 31 0, L_0x27980e0; 1 drivers
v0x2788160_24 .net v0x2788160 24, 31 0, L_0x2797f90; 1 drivers
v0x2788160_25 .net v0x2788160 25, 31 0, L_0x2798360; 1 drivers
v0x2788160_26 .net v0x2788160 26, 31 0, L_0x2798200; 1 drivers
v0x2788160_27 .net v0x2788160 27, 31 0, L_0x27985c0; 1 drivers
v0x2788160_28 .net v0x2788160 28, 31 0, L_0x2798450; 1 drivers
v0x2788160_29 .net v0x2788160 29, 31 0, L_0x2798830; 1 drivers
v0x2788160_30 .net v0x2788160 30, 31 0, L_0x27986b0; 1 drivers
v0x2788160_31 .net v0x2788160 31, 31 0, L_0x2798740; 1 drivers
v0x27881e0_0 .alias "out", 31 0, v0x2793c10_0;
L_0x2798920 .array/port v0x2788160, v0x2784430_0;
S_0x2784b20 .scope module, "mux2" "mux32to1by32" 3 75, 6 15, S_0x2784a30;
 .timescale 0 0;
L_0x2798e00 .functor BUFZ 32, v0x278cd70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2798e60 .functor BUFZ 32, v0x27912c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2798ec0 .functor BUFZ 32, v0x2790e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2798f20 .functor BUFZ 32, v0x27909c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2798fe0 .functor BUFZ 32, v0x2790540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799070 .functor BUFZ 32, v0x27900c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799100 .functor BUFZ 32, v0x278fc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799160 .functor BUFZ 32, v0x278f800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27991c0 .functor BUFZ 32, v0x278f380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799250 .functor BUFZ 32, v0x278ef00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799340 .functor BUFZ 32, v0x278ea80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27993d0 .functor BUFZ 32, v0x278e600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27992e0 .functor BUFZ 32, v0x278e180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799490 .functor BUFZ 32, v0x278dd00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799520 .functor BUFZ 32, v0x278d880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27995b0 .functor BUFZ 32, v0x278d400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27996d0 .functor BUFZ 32, v0x278a850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799760 .functor BUFZ 32, v0x278c8f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799640 .functor BUFZ 32, v0x278c470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799890 .functor BUFZ 32, v0x278bff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27997f0 .functor BUFZ 32, v0x278bb70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27999d0 .functor BUFZ 32, v0x278b6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799920 .functor BUFZ 32, v0x278b270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799b20 .functor BUFZ 32, v0x278adf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799a60 .functor BUFZ 32, v0x2789660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799c80 .functor BUFZ 32, v0x278a3d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799bb0 .functor BUFZ 32, v0x2789f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799dc0 .functor BUFZ 32, v0x2789b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799ce0 .functor BUFZ 32, v0x27896f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799f10 .functor BUFZ 32, v0x2789190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799e20 .functor BUFZ 32, v0x2788d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2799eb0 .functor BUFZ 32, v0x2788850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279a240 .functor BUFZ 32, L_0x2799f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2784c10_0 .net *"_s96", 31 0, L_0x2799f70; 1 drivers
v0x2784cd0_0 .alias "address", 4 0, v0x2793d90_0;
v0x2784d50_0 .alias "input0", 31 0, v0x2792750_0;
v0x2784dd0_0 .alias "input1", 31 0, v0x2792830_0;
v0x2784e80_0 .alias "input10", 31 0, v0x27928b0_0;
v0x2784f20_0 .alias "input11", 31 0, v0x27929a0_0;
v0x2784fc0_0 .alias "input12", 31 0, v0x2792a20_0;
v0x2785060_0 .alias "input13", 31 0, v0x2792b20_0;
v0x2785100_0 .alias "input14", 31 0, v0x2792ba0_0;
v0x27851a0_0 .alias "input15", 31 0, v0x2792aa0_0;
v0x27852a0_0 .alias "input16", 31 0, v0x2792cb0_0;
v0x2785340_0 .alias "input17", 31 0, v0x2792c20_0;
v0x2785450_0 .alias "input18", 31 0, v0x2792dd0_0;
v0x27854f0_0 .alias "input19", 31 0, v0x2792d30_0;
v0x2785610_0 .alias "input2", 31 0, v0x2792f00_0;
v0x27856b0_0 .alias "input20", 31 0, v0x2792e50_0;
v0x2785570_0 .alias "input21", 31 0, v0x2793040_0;
v0x2785800_0 .alias "input22", 31 0, v0x2792f80_0;
v0x2785920_0 .alias "input23", 31 0, v0x2793190_0;
v0x27859a0_0 .alias "input24", 31 0, v0x27930c0_0;
v0x2785880_0 .alias "input25", 31 0, v0x27932f0_0;
v0x2785ad0_0 .alias "input26", 31 0, v0x2793210_0;
v0x2785a20_0 .alias "input27", 31 0, v0x2793460_0;
v0x2785c10_0 .alias "input28", 31 0, v0x2793370_0;
v0x2785b70_0 .alias "input29", 31 0, v0x27935e0_0;
v0x2785d60_0 .alias "input3", 31 0, v0x27934e0_0;
v0x2785cb0_0 .alias "input30", 31 0, v0x2793560_0;
v0x2785ec0_0 .alias "input31", 31 0, v0x2793780_0;
v0x2785e00_0 .alias "input4", 31 0, v0x2793800_0;
v0x2786030_0 .alias "input5", 31 0, v0x2793660_0;
v0x2785f40_0 .alias "input6", 31 0, v0x27936e0_0;
v0x27861b0_0 .alias "input7", 31 0, v0x27939c0_0;
v0x27860b0_0 .alias "input8", 31 0, v0x2793a40_0;
v0x2786340_0 .alias "input9", 31 0, v0x2793880_0;
v0x2786230 .array "mux", 0 31;
v0x2786230_0 .net v0x2786230 0, 31 0, L_0x2798e00; 1 drivers
v0x2786230_1 .net v0x2786230 1, 31 0, L_0x2798e60; 1 drivers
v0x2786230_2 .net v0x2786230 2, 31 0, L_0x2798ec0; 1 drivers
v0x2786230_3 .net v0x2786230 3, 31 0, L_0x2798f20; 1 drivers
v0x2786230_4 .net v0x2786230 4, 31 0, L_0x2798fe0; 1 drivers
v0x2786230_5 .net v0x2786230 5, 31 0, L_0x2799070; 1 drivers
v0x2786230_6 .net v0x2786230 6, 31 0, L_0x2799100; 1 drivers
v0x2786230_7 .net v0x2786230 7, 31 0, L_0x2799160; 1 drivers
v0x2786230_8 .net v0x2786230 8, 31 0, L_0x27991c0; 1 drivers
v0x2786230_9 .net v0x2786230 9, 31 0, L_0x2799250; 1 drivers
v0x2786230_10 .net v0x2786230 10, 31 0, L_0x2799340; 1 drivers
v0x2786230_11 .net v0x2786230 11, 31 0, L_0x27993d0; 1 drivers
v0x2786230_12 .net v0x2786230 12, 31 0, L_0x27992e0; 1 drivers
v0x2786230_13 .net v0x2786230 13, 31 0, L_0x2799490; 1 drivers
v0x2786230_14 .net v0x2786230 14, 31 0, L_0x2799520; 1 drivers
v0x2786230_15 .net v0x2786230 15, 31 0, L_0x27995b0; 1 drivers
v0x2786230_16 .net v0x2786230 16, 31 0, L_0x27996d0; 1 drivers
v0x2786230_17 .net v0x2786230 17, 31 0, L_0x2799760; 1 drivers
v0x2786230_18 .net v0x2786230 18, 31 0, L_0x2799640; 1 drivers
v0x2786230_19 .net v0x2786230 19, 31 0, L_0x2799890; 1 drivers
v0x2786230_20 .net v0x2786230 20, 31 0, L_0x27997f0; 1 drivers
v0x2786230_21 .net v0x2786230 21, 31 0, L_0x27999d0; 1 drivers
v0x2786230_22 .net v0x2786230 22, 31 0, L_0x2799920; 1 drivers
v0x2786230_23 .net v0x2786230 23, 31 0, L_0x2799b20; 1 drivers
v0x2786230_24 .net v0x2786230 24, 31 0, L_0x2799a60; 1 drivers
v0x2786230_25 .net v0x2786230 25, 31 0, L_0x2799c80; 1 drivers
v0x2786230_26 .net v0x2786230 26, 31 0, L_0x2799bb0; 1 drivers
v0x2786230_27 .net v0x2786230 27, 31 0, L_0x2799dc0; 1 drivers
v0x2786230_28 .net v0x2786230 28, 31 0, L_0x2799ce0; 1 drivers
v0x2786230_29 .net v0x2786230 29, 31 0, L_0x2799f10; 1 drivers
v0x2786230_30 .net v0x2786230 30, 31 0, L_0x2799e20; 1 drivers
v0x2786230_31 .net v0x2786230 31, 31 0, L_0x2799eb0; 1 drivers
v0x2786910_0 .alias "out", 31 0, v0x2793c90_0;
L_0x2799f70 .array/port v0x2786230, v0x27844e0_0;
S_0x27714b0 .scope module, "tester" "hw4testbench" 2 40, 2 82, S_0x2749000;
 .timescale 0 0;
v0x271b8c0_0 .var "Clk", 0 0;
v0x27842f0_0 .alias "ReadData1", 31 0, v0x2793c10_0;
v0x2784390_0 .alias "ReadData2", 31 0, v0x2793c90_0;
v0x2784430_0 .var "ReadRegister1", 4 0;
v0x27844e0_0 .var "ReadRegister2", 4 0;
v0x2784580_0 .var "RegWrite", 0 0;
v0x2784660_0 .var "WriteData", 31 0;
v0x2784700_0 .var "WriteRegister", 4 0;
v0x27847f0_0 .net "begintest", 0 0, v0x2793f90_0; 1 drivers
v0x2784890_0 .var "dutpassed", 0 0;
v0x2784990_0 .var "endtest", 0 0;
E_0x2749900 .event posedge, v0x27847f0_0;
S_0x2748900 .scope module, "mux32to1by1" "mux32to1by1" 6 3;
 .timescale 0 0;
v0x2794110_0 .net "address", 4 0, C4<zzzzz>; 0 drivers
v0x2794190_0 .net "inputs", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2794210_0 .net "out", 0 0, L_0x279a330; 1 drivers
L_0x279a330 .part/v C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzz>, 1;
S_0x2714900 .scope module, "register" "register" 5 3;
 .timescale 0 0;
v0x2794290_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x2794310_0 .net "d", 0 0, C4<z>; 0 drivers
v0x2794390_0 .var "q", 0 0;
v0x2794410_0 .net "wrenable", 0 0, C4<z>; 0 drivers
E_0x2786000 .event posedge, v0x2794290_0;
    .scope S_0x2791410;
T_0 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278ce40_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0x278cd70_0, 0, 32;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2790f90;
T_1 ;
    %wait E_0x27883e0;
    %load/v 8, v0x2791390_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x2791240_0, 32;
    %set/v v0x27912c0_0, 8, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2790b10;
T_2 ;
    %wait E_0x27883e0;
    %load/v 8, v0x2790f10_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x2790dc0_0, 32;
    %set/v v0x2790e40_0, 8, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2790690;
T_3 ;
    %wait E_0x27883e0;
    %load/v 8, v0x2790a90_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x2790940_0, 32;
    %set/v v0x27909c0_0, 8, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2790210;
T_4 ;
    %wait E_0x27883e0;
    %load/v 8, v0x2790610_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0x27904c0_0, 32;
    %set/v v0x2790540_0, 8, 32;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x278fd90;
T_5 ;
    %wait E_0x27883e0;
    %load/v 8, v0x2790190_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x2790040_0, 32;
    %set/v v0x27900c0_0, 8, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x278f950;
T_6 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278fd10_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x278fbc0_0, 32;
    %set/v v0x278fc40_0, 8, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x278f4d0;
T_7 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278f8d0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x278f780_0, 32;
    %set/v v0x278f800_0, 8, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x278f050;
T_8 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278f450_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0x278f300_0, 32;
    %set/v v0x278f380_0, 8, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x278ebd0;
T_9 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278efd0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x278ee80_0, 32;
    %set/v v0x278ef00_0, 8, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x278e750;
T_10 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278eb50_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x278ea00_0, 32;
    %set/v v0x278ea80_0, 8, 32;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x278e2d0;
T_11 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278e6d0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x278e580_0, 32;
    %set/v v0x278e600_0, 8, 32;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x278de50;
T_12 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278e250_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x278e100_0, 32;
    %set/v v0x278e180_0, 8, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x278d9d0;
T_13 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278ddd0_0, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v0x278dc80_0, 32;
    %set/v v0x278dd00_0, 8, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x278d550;
T_14 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278d950_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x278d800_0, 32;
    %set/v v0x278d880_0, 8, 32;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x278d110;
T_15 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278d4d0_0, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v0x278d380_0, 32;
    %set/v v0x278d400_0, 8, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x278ca40;
T_16 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278a920_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x278a7d0_0, 32;
    %set/v v0x278a850_0, 8, 32;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x278c5c0;
T_17 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278c9c0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x278c870_0, 32;
    %set/v v0x278c8f0_0, 8, 32;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x278c140;
T_18 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278c540_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0x278c3f0_0, 32;
    %set/v v0x278c470_0, 8, 32;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x278bcc0;
T_19 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278c0c0_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x278bf70_0, 32;
    %set/v v0x278bff0_0, 8, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x278b840;
T_20 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278bc40_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x278baf0_0, 32;
    %set/v v0x278bb70_0, 8, 32;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x278b3c0;
T_21 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278b7c0_0, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x278b670_0, 32;
    %set/v v0x278b6f0_0, 8, 32;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x278af40;
T_22 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278b340_0, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x278b1f0_0, 32;
    %set/v v0x278b270_0, 8, 32;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x278aac0;
T_23 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278aec0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x278ad70_0, 32;
    %set/v v0x278adf0_0, 8, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x278a520;
T_24 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278aa40_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x2789550_0, 32;
    %set/v v0x2789660_0, 8, 32;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x278a0a0;
T_25 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278a4a0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x278a350_0, 32;
    %set/v v0x278a3d0_0, 8, 32;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x2789c20;
T_26 ;
    %wait E_0x27883e0;
    %load/v 8, v0x278a020_0, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x2789ed0_0, 32;
    %set/v v0x2789f50_0, 8, 32;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x27897f0;
T_27 ;
    %wait E_0x27883e0;
    %load/v 8, v0x2789ba0_0, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x2789aa0_0, 32;
    %set/v v0x2789b20_0, 8, 32;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x27892e0;
T_28 ;
    %wait E_0x27883e0;
    %load/v 8, v0x2789770_0, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v0x27895e0_0, 32;
    %set/v v0x27896f0_0, 8, 32;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x2788e60;
T_29 ;
    %wait E_0x27883e0;
    %load/v 8, v0x2789260_0, 1;
    %jmp/0xz  T_29.0, 8;
    %load/v 8, v0x2789110_0, 32;
    %set/v v0x2789190_0, 8, 32;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x2788950;
T_30 ;
    %wait E_0x27883e0;
    %load/v 8, v0x2788de0_0, 1;
    %jmp/0xz  T_30.0, 8;
    %load/v 8, v0x2788c40_0, 32;
    %set/v v0x2788d10_0, 8, 32;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x27882f0;
T_31 ;
    %wait E_0x27883e0;
    %load/v 8, v0x27888d0_0, 1;
    %jmp/0xz  T_31.0, 8;
    %load/v 8, v0x27887a0_0, 32;
    %set/v v0x2788850_0, 8, 32;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x27714b0;
T_32 ;
    %set/v v0x2784660_0, 0, 32;
    %set/v v0x2784430_0, 0, 5;
    %set/v v0x27844e0_0, 0, 5;
    %set/v v0x2784700_0, 0, 5;
    %set/v v0x2784580_0, 0, 1;
    %set/v v0x271b8c0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x27714b0;
T_33 ;
    %wait E_0x2749900;
    %set/v v0x2784990_0, 0, 1;
    %set/v v0x2784890_0, 1, 1;
    %delay 10, 0;
    %movi 8, 2, 5;
    %set/v v0x2784700_0, 8, 5;
    %movi 8, 42, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 1, 1;
    %movi 8, 2, 5;
    %set/v v0x2784430_0, 8, 5;
    %movi 8, 2, 5;
    %set/v v0x27844e0_0, 8, 5;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %load/v 8, v0x27842f0_0, 32;
    %cmpi/u 8, 42, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2784390_0, 32;
    %cmpi/u 9, 42, 32;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_33.0, 8;
    %set/v v0x2784890_0, 0, 1;
    %vpi_call 2 130 "$display", "Test Case 1 Failed: 42 written to reg 2 didn't read back correct";
    %jmp T_33.1;
T_33.0 ;
    %vpi_call 2 133 "$display", "Test Case 1 Passed";
T_33.1 ;
    %movi 8, 2, 5;
    %set/v v0x2784700_0, 8, 5;
    %movi 8, 15, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 1, 1;
    %movi 8, 2, 5;
    %set/v v0x2784430_0, 8, 5;
    %movi 8, 2, 5;
    %set/v v0x27844e0_0, 8, 5;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %load/v 8, v0x27842f0_0, 32;
    %cmpi/u 8, 15, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2784390_0, 32;
    %cmpi/u 9, 15, 32;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_33.2, 8;
    %set/v v0x2784890_0, 0, 1;
    %vpi_call 2 148 "$display", "Test Case 2 Failed: 15 written to reg 2 didn't read back correct";
    %jmp T_33.3;
T_33.2 ;
    %vpi_call 2 151 "$display", "Test Case 2 Passed";
T_33.3 ;
    %movi 8, 20, 5;
    %set/v v0x2784700_0, 8, 5;
    %set/v v0x2784660_0, 0, 32;
    %set/v v0x2784580_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %movi 8, 20, 5;
    %set/v v0x2784700_0, 8, 5;
    %movi 8, 1234, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 0, 1;
    %movi 8, 20, 5;
    %set/v v0x2784430_0, 8, 5;
    %movi 8, 20, 5;
    %set/v v0x27844e0_0, 8, 5;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %load/v 8, v0x27842f0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2784390_0, 32;
    %cmpi/u 9, 0, 32;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_33.4, 8;
    %set/v v0x2784890_0, 0, 1;
    %vpi_call 2 173 "$display", "Test Case 3 Failed: Write enable broken, register always written to";
    %jmp T_33.5;
T_33.4 ;
    %vpi_call 2 176 "$display", "Test Case 3 Passed";
T_33.5 ;
    %movi 8, 2, 5;
    %set/v v0x2784700_0, 8, 5;
    %set/v v0x2784660_0, 0, 32;
    %set/v v0x2784580_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %movi 8, 20, 5;
    %set/v v0x2784700_0, 8, 5;
    %movi 8, 3333, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 1, 1;
    %movi 8, 2, 5;
    %set/v v0x2784430_0, 8, 5;
    %movi 8, 2, 5;
    %set/v v0x27844e0_0, 8, 5;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %load/v 8, v0x27842f0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2784390_0, 32;
    %cmpi/u 9, 0, 32;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_33.6, 8;
    %set/v v0x2784890_0, 0, 1;
    %vpi_call 2 198 "$display", "Test Case 4 Failed: Decoder broken, all registers written to";
    %jmp T_33.7;
T_33.6 ;
    %vpi_call 2 201 "$display", "Test Case 4 Passed";
T_33.7 ;
    %set/v v0x2784700_0, 0, 5;
    %movi 8, 1111, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 1, 1;
    %set/v v0x2784430_0, 0, 5;
    %set/v v0x27844e0_0, 0, 5;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %load/v 8, v0x27842f0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2784390_0, 32;
    %cmpi/u 9, 0, 32;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_33.8, 8;
    %set/v v0x2784890_0, 0, 1;
    %vpi_call 2 218 "$display", "Test Case 5 Failed: Register zero is written to, instead of constant zero";
    %jmp T_33.9;
T_33.8 ;
    %vpi_call 2 221 "$display", "Test Case 5 Passed";
T_33.9 ;
    %movi 8, 17, 5;
    %set/v v0x2784700_0, 8, 5;
    %movi 8, 1111, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %movi 8, 21, 5;
    %set/v v0x2784700_0, 8, 5;
    %movi 8, 2222, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 1, 1;
    %movi 8, 21, 5;
    %set/v v0x2784430_0, 8, 5;
    %movi 8, 21, 5;
    %set/v v0x27844e0_0, 8, 5;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %load/v 8, v0x2784390_0, 32;
    %cmpi/u 8, 2222, 32;
    %inv 4, 1;
    %jmp/0xz  T_33.10, 4;
    %set/v v0x2784890_0, 0, 1;
    %vpi_call 2 244 "$display", "Test Case 6 Failed: Port 2 broken, always reads reg 17";
    %jmp T_33.11;
T_33.10 ;
    %vpi_call 2 247 "$display", "Test Case 6 Passed";
T_33.11 ;
    %movi 8, 10, 5;
    %set/v v0x2784700_0, 8, 5;
    %movi 8, 1111, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %movi 8, 21, 5;
    %set/v v0x2784700_0, 8, 5;
    %movi 8, 2222, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 1, 1;
    %movi 8, 21, 5;
    %set/v v0x2784430_0, 8, 5;
    %movi 8, 21, 5;
    %set/v v0x27844e0_0, 8, 5;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %load/v 8, v0x27842f0_0, 32;
    %cmpi/u 8, 2222, 32;
    %inv 4, 1;
    %jmp/0xz  T_33.12, 4;
    %set/v v0x2784890_0, 0, 1;
    %vpi_call 2 269 "$display", "Test Case 7 Failed: Port 1 broken, always reads reg 10";
    %jmp T_33.13;
T_33.12 ;
    %vpi_call 2 272 "$display", "Test Case 7 Passed";
T_33.13 ;
    %movi 8, 10, 5;
    %set/v v0x2784700_0, 8, 5;
    %movi 8, 2222, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 0, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %movi 8, 10, 5;
    %set/v v0x2784700_0, 8, 5;
    %movi 8, 1111, 32;
    %set/v v0x2784660_0, 8, 32;
    %set/v v0x2784580_0, 1, 1;
    %movi 8, 10, 5;
    %set/v v0x2784430_0, 8, 5;
    %movi 8, 10, 5;
    %set/v v0x27844e0_0, 8, 5;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x271b8c0_0, 0, 1;
    %load/v 8, v0x27842f0_0, 32;
    %cmpi/u 8, 1111, 32;
    %inv 4, 1;
    %jmp/0xz  T_33.14, 4;
    %set/v v0x2784890_0, 0, 1;
    %vpi_call 2 293 "$display", "Test Case 8 Failed: Write enable is flipped, command does opposite";
    %jmp T_33.15;
T_33.14 ;
    %vpi_call 2 296 "$display", "Test Case 8 Passed";
T_33.15 ;
    %delay 5, 0;
    %set/v v0x2784990_0, 1, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x2749000;
T_34 ;
    %set/v v0x2793f90_0, 0, 1;
    %delay 10, 0;
    %set/v v0x2793f90_0, 1, 1;
    %delay 1000, 0;
    %end;
    .thread T_34;
    .scope S_0x2749000;
T_35 ;
    %wait E_0x2747fd0;
    %vpi_call 2 65 "$display", "DUT passed?: %b", v0x2794010_0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x2714900;
T_36 ;
    %wait E_0x2786000;
    %load/v 8, v0x2794410_0, 1;
    %jmp/0xz  T_36.0, 8;
    %load/v 8, v0x2794310_0, 1;
    %set/v v0x2794390_0, 8, 1;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "regfile.t.v";
    "./regfile.v";
    "./decoders.v";
    "./register.v";
    "./multiplexers.v";
