{
    "code": "module TopModule (\n    input wire a,  // 1-bit input\n    input wire b,  // 1-bit input\n    input wire c,  // 1-bit input\n    input wire d,  // 1-bit input\n    output wire out // 1-bit output\n);\n\n    assign out = (~c & ~d & b) | (~c & d & ~b) | (c & ~d & b) | (c & d & ~b);\n\nendmodule",
    "test_results": {
        "num_mismatch": 112,
        "passfail": "R"
    }
}