
---------- Begin Simulation Statistics ----------
final_tick                                 1090607200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186856                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   324491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.12                       # Real time elapsed on the host
host_tick_rate                               98096033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2077400                       # Number of instructions simulated
sim_ops                                       3607604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001091                       # Number of seconds simulated
sim_ticks                                  1090607200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               437986                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24240                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463600                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             239608                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          437986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           198378                       # Number of indirect misses.
system.cpu.branchPred.lookups                  490551                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11666                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12165                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2371901                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1955854                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24322                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     345393                       # Number of branches committed
system.cpu.commit.bw_lim_events                598515                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          889349                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2077400                       # Number of instructions committed
system.cpu.commit.committedOps                3607604                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2334904                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.545076                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723119                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1152611     49.36%     49.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       182691      7.82%     57.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172408      7.38%     64.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       228679      9.79%     74.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       598515     25.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2334904                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9844                       # Number of function calls committed.
system.cpu.commit.int_insts                   3553437                       # Number of committed integer instructions.
system.cpu.commit.loads                        491604                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20166      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2843055     78.81%     79.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2299      0.06%     79.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.05%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.33%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472566     13.10%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         159677      4.43%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3607604                       # Class of committed instruction
system.cpu.commit.refs                         663350                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2077400                       # Number of Instructions Simulated
system.cpu.committedOps                       3607604                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.312467                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.312467                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7738                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33404                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48316                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4348                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1028005                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4714238                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   291662                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1142523                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24390                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90709                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      575591                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2028                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      191928                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      490551                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    241667                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2223340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4613                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2851339                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           599                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48780                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179918                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             328841                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             251274                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.045780                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2577289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.937134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1224304     47.50%     47.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75006      2.91%     50.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58686      2.28%     52.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76995      2.99%     55.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1142298     44.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2577289                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118544                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64791                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218344000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218344000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218344000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218344000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218343600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218343600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8836000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8835200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4348000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4302000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4512400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4549600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78275200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78201200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78212400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78230800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1660567600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28728                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   376185                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.519550                       # Inst execution rate
system.cpu.iew.exec_refs                       769247                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     191917                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  682615                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                607913                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                914                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               624                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               202496                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4496877                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                577330                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34420                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4143083                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3278                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9454                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24390                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15548                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41095                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116307                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30749                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20604                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8124                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5824222                       # num instructions consuming a value
system.cpu.iew.wb_count                       4121117                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565884                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3295833                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.511494                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4128026                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6424410                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3566093                       # number of integer regfile writes
system.cpu.ipc                               0.761924                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.761924                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26084      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3275159     78.40%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2321      0.06%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41857      1.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4264      0.10%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1240      0.03%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6790      0.16%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14781      0.35%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13674      0.33%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7036      0.17%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1999      0.05%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               563221     13.48%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              180927      4.33%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24475      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13678      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4177506                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88901                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179064                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85744                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127484                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4062521                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10771510                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4035373                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5258736                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4495802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4177506                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1075                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          889262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18276                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            343                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1320551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2577289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.620892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1164032     45.16%     45.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              176683      6.86%     52.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              302578     11.74%     63.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              340317     13.20%     76.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              593679     23.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2577289                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.532176                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      241767                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12644                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5192                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               607913                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              202496                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1558893                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2726519                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  832128                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4957851                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  48788                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   342933                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25089                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6209                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12113444                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4639329                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6358735                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1173517                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73145                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24390                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                185121                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1400861                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150747                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7374449                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19200                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    212619                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            913                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6233342                       # The number of ROB reads
system.cpu.rob.rob_writes                     9237210                       # The number of ROB writes
system.cpu.timesIdled                            1466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37560                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              413                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          794                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            794                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              158                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12011                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1340                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7907                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1356                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12011                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       941248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       941248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  941248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13367                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11219574                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29032926                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17329                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4111                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23355                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1105                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2091                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2091                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17329                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7545                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49433                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56978                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1253760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1420096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10433                       # Total snoops (count)
system.l2bus.snoopTraffic                       85888                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29851                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014103                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117919                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29430     98.59%     98.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                      421      1.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29851                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20183199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18632442                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3121998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1090607200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       238368                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           238368                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       238368                       # number of overall hits
system.cpu.icache.overall_hits::total          238368                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3298                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3298                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3298                       # number of overall misses
system.cpu.icache.overall_misses::total          3298                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168391200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168391200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168391200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168391200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       241666                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       241666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       241666                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       241666                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013647                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013647                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013647                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013647                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51058.580958                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51058.580958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51058.580958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51058.580958                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          697                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          697                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2601                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2601                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133355200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133355200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133355200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133355200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010763                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010763                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010763                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010763                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51270.742022                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51270.742022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51270.742022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51270.742022                       # average overall mshr miss latency
system.cpu.icache.replacements                   2345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       238368                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          238368                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3298                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3298                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168391200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168391200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       241666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       241666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013647                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013647                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51058.580958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51058.580958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133355200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133355200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51270.742022                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51270.742022                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.475876                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              206548                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.080171                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.475876                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990140                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990140                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            485933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           485933                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       670343                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           670343                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       670343                       # number of overall hits
system.cpu.dcache.overall_hits::total          670343                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34780                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34780                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34780                       # number of overall misses
system.cpu.dcache.overall_misses::total         34780                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1685597999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1685597999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1685597999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1685597999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       705123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       705123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       705123                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       705123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049325                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049325                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049325                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049325                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48464.577315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48464.577315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48464.577315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48464.577315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27536                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.961074                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1747                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2771                       # number of writebacks
system.cpu.dcache.writebacks::total              2771                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22203                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12577                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16819                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576967599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576967599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576967599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241731519                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    818699118                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017837                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017837                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017837                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023853                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45874.819035                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45874.819035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45874.819035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56985.270863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48677.038944                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       500717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          500717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1580044000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1580044000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       533371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       533371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48387.456361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48387.456361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474405200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474405200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019660                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019660                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45241.769979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45241.769979                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       169626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         169626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105553999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105553999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       171752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       171752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49649.105833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49649.105833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2091                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2091                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102562399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102562399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49049.449546                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49049.449546                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4242                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4242                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241731519                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241731519                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56985.270863                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56985.270863                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.738894                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632793                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15795                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.062868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.243940                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.494954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731684                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1427065                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1427065                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             780                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4972                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          918                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6670                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            780                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4972                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          918                       # number of overall hits
system.l2cache.overall_hits::total               6670                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1819                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7605                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3324                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12748                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1819                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7605                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3324                       # number of overall misses
system.l2cache.overall_misses::total            12748                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123656000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519805600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231655783                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    875117383                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123656000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519805600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231655783                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    875117383                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2599                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12577                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4242                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19418                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2599                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12577                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4242                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19418                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.699885                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604675                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.783593                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656504                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.699885                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604675                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.783593                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656504                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67980.208906                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68350.506246                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69691.872142                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68647.425714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67980.208906                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68350.506246                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69691.872142                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68647.425714                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1340                       # number of writebacks
system.l2cache.writebacks::total                 1340                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           27                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             35                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           27                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            35                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1819                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7597                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3297                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12713                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1819                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7597                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3297                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          654                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13367                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    109104000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458787600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204434611                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    772326211                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    109104000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458787600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204434611                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     38898167                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    811224378                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.699885                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.604039                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.777228                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654702                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.699885                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.604039                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.777228                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688382                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59980.208906                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60390.627879                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62006.251441                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60750.901518                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59980.208906                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60390.627879                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62006.251441                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59477.319572                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60688.589661                       # average overall mshr miss latency
system.l2cache.replacements                      9326                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2771                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2771                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2771                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2771                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          654                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          654                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     38898167                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     38898167                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59477.319572                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59477.319572                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          732                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              732                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1359                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1359                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93840000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93840000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2091                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2091                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649928                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649928                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69050.772627                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69050.772627                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1356                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1356                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82934000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82934000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648494                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648494                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61160.766962                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61160.766962                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          780                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4240                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          918                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5938                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1819                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6246                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3324                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11389                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123656000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425965600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231655783                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    781277383                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2599                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10486                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4242                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.699885                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595651                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.783593                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657298                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67980.208906                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68198.142811                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69691.872142                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68599.296075                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           27                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           32                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1819                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6241                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3297                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11357                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    109104000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375853600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204434611                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    689392211                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.699885                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595175                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.777228                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655451                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59980.208906                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60223.297548                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62006.251441                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60701.964515                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3708.582958                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25313                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9326                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.714240                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.281936                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   286.462223                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2360.124487                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   892.791598                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.922714                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002999                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069937                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576202                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217967                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038311                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905416                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1189                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2907                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          136                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1040                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          874                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.290283                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.709717                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313830                       # Number of tag accesses
system.l2cache.tags.data_accesses              313830                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1090607200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       211008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        41856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              855488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116416                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116416                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85760                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85760                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1819                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7597                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3297                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          654                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13367                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1340                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1340                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106744206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          445814038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    193477542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     38378621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              784414407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106744206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106744206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78635094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78635094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78635094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106744206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         445814038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    193477542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     38378621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             863049501                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1805108000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 538046                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                   898352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.72                       # Real time elapsed on the host
host_tick_rate                               73508996                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5229578                       # Number of instructions simulated
sim_ops                                       8731854                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000715                       # Number of seconds simulated
sim_ticks                                   714500800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               198066                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               867                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            198036                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             197542                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          198066                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              524                       # Number of indirect misses.
system.cpu.branchPred.lookups                  198156                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      52                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           72                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11607290                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3154948                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               867                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     197734                       # Number of branches committed
system.cpu.commit.bw_lim_events                982098                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            7054                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3152178                       # Number of instructions committed
system.cpu.commit.committedOps                5124250                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1782500                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.874755                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.376338                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4555      0.26%      0.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       594892     33.37%     33.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1899      0.11%     33.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       199056     11.17%     44.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       982098     55.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1782500                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                   5123288                       # Number of committed integer instructions.
system.cpu.commit.loads                        393856                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          829      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4532393     88.45%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          393740      7.68%     96.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         196853      3.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5124250                       # Class of committed instruction
system.cpu.commit.refs                         590781                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3152178                       # Number of Instructions Simulated
system.cpu.committedOps                       5124250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.566672                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.566672                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            5                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           16                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3241                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5141411                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   396296                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1382604                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    867                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1700                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      395609                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      196995                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      198156                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    395250                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1388124                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    18                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3165805                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1734                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.110934                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             395717                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             197594                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.772317                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1784708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.883027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.666619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   399300     22.37%     22.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      894      0.05%     22.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   196726     11.02%     33.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      137      0.01%     33.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1187651     66.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1784708                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       660                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      397                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    302286800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    302286400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    302286400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    302286400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    302286800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    302286800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     59266000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     59267200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     59266400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     59266000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2050928400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  885                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   197811                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.870845                       # Inst execution rate
system.cpu.iew.exec_refs                       592600                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     196995                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2500                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                395713                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               197021                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5131304                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                395605                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               151                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5128053                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    867                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     8                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               46                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1857                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           97                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           99                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            786                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11808061                       # num instructions consuming a value
system.cpu.iew.wb_count                       5126450                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.383849                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4532513                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.869948                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5127243                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9850620                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4731283                       # number of integer regfile writes
system.cpu.ipc                               1.764688                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.764688                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               883      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4534300     88.42%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  33      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   77      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 22      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               395467      7.71%     96.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              196936      3.84%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             186      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5128204                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     565                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1141                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          530                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1016                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5126756                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12040030                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5125920                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5137342                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5131283                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5128204                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            7054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                55                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        20289                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1784708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.873413                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.110705                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3902      0.22%      0.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              205038     11.49%     11.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              589599     33.04%     44.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              200708     11.25%     55.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              785461     44.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1784708                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.870930                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      395250                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                14                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               395713                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              197021                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  988274                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          1786252                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2653                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               7881913                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     50                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   397181                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22495304                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5138009                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7905475                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1383406                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    119                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    867                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   255                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    23561                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1038                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9870695                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       325                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5931706                       # The number of ROB reads
system.cpu.rob.rob_writes                    10264818                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            118                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           30                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            59                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 29                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            29                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                29                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      29    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  29                       # Request fanout histogram
system.membus.reqLayer2.occupancy               28401                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              61699                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  59                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                74                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             59                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           69                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     177                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                29                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 88                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.011364                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.106600                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       87     98.86%     98.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      1.14%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   88                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                58392                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               27999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       714500800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       395227                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           395227                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       395227                       # number of overall hits
system.cpu.icache.overall_hits::total          395227                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             23                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            23                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1078000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1078000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1078000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1078000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       395250                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       395250                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       395250                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       395250                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46869.565217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46869.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46869.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46869.565217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           23                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           23                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1059600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1059600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1059600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1059600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46069.565217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46069.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46069.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46069.565217                       # average overall mshr miss latency
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       395227                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          395227                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            23                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1078000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1078000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       395250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       395250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46869.565217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46869.565217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           23                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1059600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1059600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46069.565217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46069.565217                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6077                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                23                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            264.217391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            790523                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           790523                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       592431                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           592431                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       592431                       # number of overall hits
system.cpu.dcache.overall_hits::total          592431                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           55                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           55                       # number of overall misses
system.cpu.dcache.overall_misses::total            55                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1886800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1886800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1886800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1886800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       592486                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       592486                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       592486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       592486                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000093                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34305.454545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34305.454545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34305.454545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34305.454545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           26                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           29                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1007200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1007200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1007200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       123191                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1130391                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34731.034483                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34731.034483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34731.034483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17598.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31399.750000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     36                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       395506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          395506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           55                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            55                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1886800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1886800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       395561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       395561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34305.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34305.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1007200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1007200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34731.034483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34731.034483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       196925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         196925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       196925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       196925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       123191                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       123191                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17598.714286                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 17598.714286                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.527778                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   818.007159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   205.992841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.798835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.201165                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          818                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.201172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1185008                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1185008                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                29                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               29                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       964000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       838000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        65199                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1867199                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       964000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       838000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        65199                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1867199                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           23                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              59                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           23                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             59                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.652174                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.448276                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.491525                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.652174                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.448276                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.491525                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64266.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64461.538462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65199                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64386.172414                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64266.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64461.538462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65199                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64386.172414                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       844000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       734000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1635199                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       844000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       734000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1635199                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.652174                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.448276                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.491525                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.652174                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.448276                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.491525                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56266.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56461.538462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56386.172414                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56266.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56461.538462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56386.172414                       # average overall mshr miss latency
system.l2cache.replacements                        29                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       964000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       838000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        65199                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1867199                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           23                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.652174                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.448276                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.491525                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64266.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64461.538462                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65199                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64386.172414                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       844000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       734000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1635199                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.652174                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.448276                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.491525                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56266.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56461.538462                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56386.172414                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    113                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   29                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.896552                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           35                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   924.640158                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1954.018452                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   997.341390                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          185                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008545                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.225742                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.477055                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.243492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.045166                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1184                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2912                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1022                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          162                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2459                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289062                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  973                       # Number of tag accesses
system.l2cache.tags.data_accesses                 973                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    714500800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1343595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1164449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher        89573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                2597618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1343595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1343595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          268719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                268719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          268719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1343595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1164449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher        89573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               2866337                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2035475200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1929205                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                  3276683                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.98                       # Real time elapsed on the host
host_tick_rate                               77246238                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5753213                       # Number of instructions simulated
sim_ops                                       9771826                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000230                       # Number of seconds simulated
sim_ticks                                   230367200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               113735                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4764                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            108725                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50793                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          113735                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            62942                       # Number of indirect misses.
system.cpu.branchPred.lookups                  126098                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8615                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3420                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    601642                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   327339                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4806                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     107652                       # Number of branches committed
system.cpu.commit.bw_lim_events                162734                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           90199                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               523635                       # Number of instructions committed
system.cpu.commit.committedOps                1039972                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       510775                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.036067                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.640710                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       144366     28.26%     28.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        82773     16.21%     44.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        56443     11.05%     55.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        64459     12.62%     68.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       162734     31.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       510775                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      42228                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8027                       # Number of function calls committed.
system.cpu.commit.int_insts                   1006948                       # Number of committed integer instructions.
system.cpu.commit.loads                        136085                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4264      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           776862     74.70%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3796      0.37%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.03%     75.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1743      0.17%     75.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.03%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.02%     75.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6409      0.62%     76.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            6528      0.63%     76.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          14101      1.36%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.01%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          130279     12.53%     90.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          86859      8.35%     99.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5806      0.56%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2358      0.23%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1039972                       # Class of committed instruction
system.cpu.commit.refs                         225302                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      523635                       # Number of Instructions Simulated
system.cpu.committedOps                       1039972                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.099846                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.099846                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           98                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          255                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          445                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            31                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 41150                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1161823                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   166713                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    318365                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4830                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5357                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      144321                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           117                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       92680                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      126098                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     92079                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        364692                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1123                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         592584                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           268                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9660                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.218951                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             166572                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              59408                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.028938                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             536415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.198729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.882958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   204761     38.17%     38.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    31130      5.80%     43.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    16086      3.00%     46.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    21623      4.03%     51.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   262815     48.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               536415                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     69813                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    36980                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     54788000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     54788400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     54788000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     54788000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     54788000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     54788000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       843200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       842800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       224000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       224000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       224000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       224000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2829200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2693200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2759600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     24017200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     24008000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     24016800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     24022000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      438484400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           39503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6296                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   112220                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.898492                       # Inst execution rate
system.cpu.iew.exec_refs                       236866                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      92567                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   29185                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                149365                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                286                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               106                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                97106                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1130155                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                144299                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8262                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1093376                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     61                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   449                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4830                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   551                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             9824                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13282                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7889                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5576                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            720                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1226803                       # num instructions consuming a value
system.cpu.iew.wb_count                       1090379                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621597                       # average fanout of values written-back
system.cpu.iew.wb_producers                    762577                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.893289                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1091915                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1627993                       # number of integer regfile reads
system.cpu.int_regfile_writes                  850932                       # number of integer regfile writes
system.cpu.ipc                               0.909218                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.909218                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5427      0.49%      0.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                821819     74.60%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3800      0.34%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   415      0.04%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1860      0.17%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 380      0.03%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  207      0.02%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6590      0.60%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6642      0.60%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14138      1.28%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                198      0.02%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               140060     12.71%     90.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               91192      8.28%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6225      0.57%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2682      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1101635                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   43587                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               87238                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        43259                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              46246                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1052621                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2655054                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1047120                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1174129                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1129741                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1101635                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 414                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           90193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2604                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            220                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       118208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        536415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.053699                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.574686                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              149920     27.95%     27.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               58338     10.88%     38.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               84503     15.75%     54.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              100325     18.70%     73.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              143329     26.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          536415                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.912833                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       92126                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            94                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              4717                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2976                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               149365                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               97106                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  470467                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           575918                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   32511                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1163921                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1239                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   169919                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    489                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    76                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2944215                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1152974                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1279322                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    320083                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2137                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4830                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5228                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   115425                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             71941                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1726331                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3844                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                221                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6823                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            242                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1478212                       # The number of ROB reads
system.cpu.rob.rob_writes                     2286455                       # The number of ROB writes
system.cpu.timesIdled                            1445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         4127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           69                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           8246                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               69                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              5                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                625                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           42                       # Transaction distribution
system.membus.trans_dist::CleanEvict              604                       # Transaction distribution
system.membus.trans_dist::ReadExReq                56                       # Transaction distribution
system.membus.trans_dist::ReadExResp               56                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           625                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        46272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        46272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   46272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               681                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     681    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 681                       # Request fanout histogram
system.membus.reqLayer2.occupancy              598460                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1469140                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                4057                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           167                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4646                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 65                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                65                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           4058                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10994                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1373                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   12367                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       234432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   271680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               698                       # Total snoops (count)
system.l2bus.snoopTraffic                        2816                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4820                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.016183                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.126190                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4742     98.38%     98.38% # Request fanout histogram
system.l2bus.snoop_fanout::1                       78      1.62%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4820                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              549598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              3420327                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4398000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       230367200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        88257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            88257                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        88257                       # number of overall hits
system.cpu.icache.overall_hits::total           88257                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3822                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3822                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3822                       # number of overall misses
system.cpu.icache.overall_misses::total          3822                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69145200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69145200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69145200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69145200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        92079                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        92079                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        92079                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        92079                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041508                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041508                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041508                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041508                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18091.365777                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18091.365777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18091.365777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18091.365777                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3666                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3666                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3666                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3666                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59102800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59102800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59102800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59102800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.039814                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.039814                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.039814                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.039814                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16121.876705                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16121.876705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16121.876705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16121.876705                       # average overall mshr miss latency
system.cpu.icache.replacements                   3665                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        88257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           88257                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3822                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3822                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69145200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69145200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        92079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        92079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18091.365777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18091.365777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3666                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3666                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59102800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59102800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.039814                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.039814                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16121.876705                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16121.876705                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              515516                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3921                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            131.475644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            187823                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           187823                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       223043                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           223043                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       223043                       # number of overall hits
system.cpu.dcache.overall_hits::total          223043                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          719                       # number of overall misses
system.cpu.dcache.overall_misses::total           719                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32601200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32601200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32601200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32601200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       223762                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       223762                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       223762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       223762                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003213                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003213                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003213                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003213                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45342.420028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45342.420028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45342.420028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45342.420028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                49                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          125                       # number of writebacks
system.cpu.dcache.writebacks::total               125                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          327                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          327                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           66                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17007200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17007200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17007200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3843527                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20850727                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001752                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001752                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001752                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002047                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43385.714286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43385.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43385.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58235.257576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45525.604803                       # average overall mshr miss latency
system.cpu.dcache.replacements                    457                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       133779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       134432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       134432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43721.286371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43721.286371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13008800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13008800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39904.294479                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39904.294479                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        89264                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          89264                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4051200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4051200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        89330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        89330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61381.818182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61381.818182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           66                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           66                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3998400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3998400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60581.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60581.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           66                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           66                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3843527                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3843527                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58235.257576                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58235.257576                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              870102                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1481                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.509791                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   829.861930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   194.138070                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.810412                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.189588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          855                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.165039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.834961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            447981                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           447981                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            3259                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             171                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                3441                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3259                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            171                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           11                       # number of overall hits
system.l2cache.overall_hits::total               3441                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           405                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           220                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           55                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               680                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          405                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          220                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           55                       # number of overall misses
system.l2cache.overall_misses::total              680                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27320400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     15075600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3716739                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     46112739                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27320400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     15075600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3716739                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     46112739                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3664                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          391                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           66                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4121                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3664                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          391                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           66                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4121                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.110535                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.562660                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.165008                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.110535                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.562660                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.165008                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67457.777778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68525.454545                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67577.072727                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67812.851471                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67457.777778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68525.454545                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67577.072727                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67812.851471                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             42                       # number of writebacks
system.l2cache.writebacks::total                   42                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          405                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          219                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           55                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          679                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          219                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           55                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          682                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24088400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     13267200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3276739                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     40632339                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24088400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     13267200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3276739                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       177996                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     40810335                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.110535                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.560102                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.164766                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.110535                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.560102                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.165494                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59477.530864                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60580.821918                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59577.072727                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59841.441826                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59477.530864                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60580.821918                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59577.072727                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        59332                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59839.200880                       # average overall mshr miss latency
system.l2cache.replacements                       691                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          125                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          125                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          125                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          125                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           24                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       177996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       177996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        59332                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        59332                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            9                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                9                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           56                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             56                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3834400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3834400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           65                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           65                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.861538                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.861538                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68471.428571                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68471.428571                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           56                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           56                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      3386400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      3386400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.861538                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.861538                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60471.428571                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60471.428571                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         3259                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          162                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         3432                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          405                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          164                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           55                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          624                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27320400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11241200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3716739                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42278339                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3664                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          326                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         4056                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.110535                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.503067                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.153846                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67457.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68543.902439                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67577.072727                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67753.748397                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          405                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          163                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           55                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          623                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24088400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9880800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3276739                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37245939                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.110535                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.153600                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59477.530864                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60618.404908                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59577.072727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59784.813804                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  20742                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4787                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.332985                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.909319                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1117.309642                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1853.391064                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   917.449034                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   169.940941                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009255                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272781                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452488                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223987                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.041489                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1012                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3084                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          150                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          852                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          921                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1929                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.247070                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.752930                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                66603                       # Number of tag accesses
system.l2cache.tags.data_accesses               66603                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    230367200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           14016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               43584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2688                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2688                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              404                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              219                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           55                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  681                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            42                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  42                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112238201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           60841995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     15279953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       833452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              189193600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112238201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112238201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        11668328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              11668328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        11668328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112238201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          60841995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     15279953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       833452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             200861928                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
