{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750859229950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750859229965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 10:47:09 2025 " "Processing started: Wed Jun 25 10:47:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750859229965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750859229965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplicador -c Multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplicador -c Multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750859229965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750859231283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750859231283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter/Counter.v" "" { Text "C:/Users/LNV/Desktop/folders/UNIFEI/Sétimo Semestre/ELTD05A - Projeto de sistemas digitais/Multiplicador/Counter/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750859255888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750859255888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL/CONTROL.v" "" { Text "C:/Users/LNV/Desktop/folders/UNIFEI/Sétimo Semestre/ELTD05A - Projeto de sistemas digitais/Multiplicador/CONTROL/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750859255913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750859255913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder/Adder.v" "" { Text "C:/Users/LNV/Desktop/folders/UNIFEI/Sétimo Semestre/ELTD05A - Projeto de sistemas digitais/Multiplicador/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750859255929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750859255929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC/ACC.v" "" { Text "C:/Users/LNV/Desktop/folders/UNIFEI/Sétimo Semestre/ELTD05A - Projeto de sistemas digitais/Multiplicador/ACC/ACC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750859255955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750859255955 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Multiplicador.v(5) " "Verilog HDL syntax warning at Multiplicador.v(5): extra block comment delimiter characters /* within block comment" {  } { { "Multiplicador.v" "" { Text "C:/Users/LNV/Desktop/folders/UNIFEI/Sétimo Semestre/ELTD05A - Projeto de sistemas digitais/Multiplicador/Multiplicador.v" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1750859255974 ""}
{ "Error" "EVRFX_VERI_UNMATCHED_BEGIN_COMMENT" "Multiplicador.v(68) " "Verilog HDL syntax error at Multiplicador.v(68): experienced unexpected end-of-file while processing comment block -- comment block must have ending comment delimiter (asterisk and slash)" {  } { { "Multiplicador.v" "" { Text "C:/Users/LNV/Desktop/folders/UNIFEI/Sétimo Semestre/ELTD05A - Projeto de sistemas digitais/Multiplicador/Multiplicador.v" 68 0 0 } }  } 0 10225 "Verilog HDL syntax error at %1!s!: experienced unexpected end-of-file while processing comment block -- comment block must have ending comment delimiter (asterisk and slash)" 0 0 "Analysis & Synthesis" 0 -1 1750859255974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.v 0 0 " "Found 0 design units, including 0 entities, in source file multiplicador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750859255980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador_TB " "Found entity 1: Multiplicador_TB" {  } { { "Multiplicador_TB.v" "" { Text "C:/Users/LNV/Desktop/folders/UNIFEI/Sétimo Semestre/ELTD05A - Projeto de sistemas digitais/Multiplicador/Multiplicador_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750859255997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750859255997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750859256156 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 25 10:47:36 2025 " "Processing ended: Wed Jun 25 10:47:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750859256156 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750859256156 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750859256156 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750859256156 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750859257056 ""}
