OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 6 thread(s).
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
detailed_route -output_drc ./reports/asap7/ibex/base/5_route_drc.rpt -output_maze ./results/asap7/ibex/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 79538 79538 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     21582
Number of terminals:      264
Number of snets:          2
Number of nets:           21283

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 339.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 347664.
[INFO DRT-0033] V1 shape region query size = 628179.
[INFO DRT-0033] M2 shape region query size = 20201.
[INFO DRT-0033] V2 shape region query size = 11760.
[INFO DRT-0033] M3 shape region query size = 11760.
[INFO DRT-0033] V3 shape region query size = 7840.
[INFO DRT-0033] M4 shape region query size = 7901.
[INFO DRT-0033] V4 shape region query size = 7840.
[INFO DRT-0033] M5 shape region query size = 4543.
[INFO DRT-0033] V5 shape region query size = 784.
[INFO DRT-0033] M6 shape region query size = 420.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1957 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 339 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12621 groups.
#scanned instances     = 21582
#unique  instances     = 339
#stdCellGenAp          = 10718
#stdCellValidPlanarAp  = 136
#stdCellValidViaAp     = 8807
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 69189
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:27:17, elapsed time = 00:09:33, memory = 496.77 (MB), peak = 505.06 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195043

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 147 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 147 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 60906.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 60402.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 35089.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 6154.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1597.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 242.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 29.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 561.52 (MB), peak = 561.52 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 97621 vertical wires in 3 frboxes and 66798 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 13418 vertical wires in 3 frboxes and 17362 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:19, memory = 1055.14 (MB), peak = 1055.14 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.14 (MB), peak = 1055.14 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:01:13, memory = 1581.90 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:03:15, memory = 2444.56 (MB).
    Completing 30% with 1496 violations.
    elapsed time = 00:04:12, memory = 2720.86 (MB).
    Completing 40% with 1496 violations.
    elapsed time = 00:06:41, memory = 2792.93 (MB).
    Completing 50% with 1496 violations.
    elapsed time = 00:08:42, memory = 3023.73 (MB).
    Completing 60% with 2649 violations.
    elapsed time = 00:10:02, memory = 3202.79 (MB).
    Completing 70% with 2649 violations.
    elapsed time = 00:12:26, memory = 3206.70 (MB).
    Completing 80% with 3791 violations.
    elapsed time = 00:14:06, memory = 3459.49 (MB).
    Completing 90% with 3791 violations.
    elapsed time = 00:16:54, memory = 3452.48 (MB).
    Completing 100% with 4630 violations.
    elapsed time = 00:19:24, memory = 3141.51 (MB).
[INFO DRT-0199]   Number of violations = 5798.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6
CutSpcTbl            0      0      0      0     36      0     43      0      3      0      1
EOL                  0    404      0     51      0     18      0      3      0      0      0
Metal Spacing      256    111      0    353      0     33      0     14      0      1      0
Recheck              1    688      0    346      0     95      0     36      0      2      0
Short               46    392      1    102      7     31     15     73      1      1      0
eolKeepOut           0   2322      0    163      0    128      0     21      0      0      0
[INFO DRT-0267] cpu time = 00:53:17, elapsed time = 00:19:27, memory = 3244.24 (MB), peak = 3632.67 (MB)
Total wire length = 113557 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 26528 um.
Total wire length on LAYER M3 = 47134 um.
Total wire length on LAYER M4 = 26400 um.
Total wire length on LAYER M5 = 10987 um.
Total wire length on LAYER M6 = 2192 um.
Total wire length on LAYER M7 = 314 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 221757.
Up-via summary (total 221757):

-----------------
 Active         0
     M1     65898
     M2    122574
     M3     27640
     M4      4982
     M5       581
     M6        82
     M7         0
     M8         0
     M9         0
-----------------
       221757


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5798 violations.
    elapsed time = 00:01:26, memory = 3788.63 (MB).
    Completing 20% with 5798 violations.
    elapsed time = 00:02:48, memory = 3738.34 (MB).
    Completing 30% with 4373 violations.
    elapsed time = 00:03:40, memory = 3908.50 (MB).
    Completing 40% with 4373 violations.
    elapsed time = 00:06:03, memory = 3845.91 (MB).
    Completing 50% with 4373 violations.
    elapsed time = 00:07:41, memory = 3406.15 (MB).
    Completing 60% with 3152 violations.
    elapsed time = 00:09:30, memory = 3880.02 (MB).
    Completing 70% with 3152 violations.
    elapsed time = 00:11:36, memory = 3852.57 (MB).
    Completing 80% with 1927 violations.
    elapsed time = 00:12:37, memory = 4005.32 (MB).
    Completing 90% with 1927 violations.
    elapsed time = 00:14:28, memory = 3935.77 (MB).
    Completing 100% with 846 violations.
    elapsed time = 00:16:15, memory = 3411.40 (MB).
[INFO DRT-0199]   Number of violations = 849.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     V6
Corner Spacing       0      1      0      0      0      0      0      0
CutSpcTbl            0      0      0      0     11      0      2      1
EOL                  0     82      0      7      0      4      0      0
Metal Spacing       68     15      0    148      0      2      0      0
Recheck              0      1      0      2      0      0      0      0
Short               10     29      2     29      0      2      0      0
eolKeepOut           0    381      0     20      0     32      0      0
[INFO DRT-0267] cpu time = 00:51:10, elapsed time = 00:16:19, memory = 3411.40 (MB), peak = 4117.82 (MB)
Total wire length = 113106 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25666 um.
Total wire length on LAYER M3 = 46803 um.
Total wire length on LAYER M4 = 26942 um.
Total wire length on LAYER M5 = 11123 um.
Total wire length on LAYER M6 = 2253 um.
Total wire length on LAYER M7 = 317 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 218695.
Up-via summary (total 218695):

-----------------
 Active         0
     M1     65885
     M2    118647
     M3     27818
     M4      5601
     M5       659
     M6        85
     M7         0
     M8         0
     M9         0
-----------------
       218695


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 849 violations.
    elapsed time = 00:00:57, memory = 3960.82 (MB).
    Completing 20% with 849 violations.
    elapsed time = 00:02:34, memory = 3961.54 (MB).
    Completing 30% with 807 violations.
    elapsed time = 00:03:23, memory = 3863.48 (MB).
    Completing 40% with 807 violations.
    elapsed time = 00:04:45, memory = 3940.16 (MB).
    Completing 50% with 807 violations.
    elapsed time = 00:06:11, memory = 3411.48 (MB).
    Completing 60% with 723 violations.
    elapsed time = 00:07:15, memory = 3948.72 (MB).
    Completing 70% with 723 violations.
    elapsed time = 00:08:44, memory = 3951.81 (MB).
