
---------- Begin Simulation Statistics ----------
final_tick                                14332545500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246415                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436628                       # Number of bytes of host memory used
host_op_rate                                   412276                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.70                       # Real time elapsed on the host
host_tick_rate                              208631281                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16928178                       # Number of instructions simulated
sim_ops                                      28322552                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014333                       # Number of seconds simulated
sim_ticks                                 14332545500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     83                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6928178                       # Number of instructions committed
system.cpu0.committedOps                     11394621                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              4.137465                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3585939                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1085693                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2562                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     467124                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           86                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5876490                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.241694                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3299711                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          255                       # TLB misses on write requests
system.cpu0.numCycles                        28665091                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               8459      0.07%      0.07% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                9695645     85.09%     85.16% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.05%     85.22% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1578      0.01%     85.23% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      1.23%     86.46% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     86.46% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     86.46% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     86.46% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     86.46% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     86.46% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     86.46% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     86.46% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     86.47% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     86.47% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     86.48% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     86.48% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.02%     86.50% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.15%     86.65% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     86.65% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     86.65% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     86.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     86.66% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     86.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     86.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.25%     86.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     86.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     86.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.31%     87.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.43%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.64% # Class of committed instruction
system.cpu0.op_class_0::MemRead                881089      7.73%     95.38% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               400632      3.52%     98.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.71%     99.60% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.40%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                11394621                       # Class of committed instruction
system.cpu0.tickCycles                       22788601                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.866509                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2871784                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157402                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2422                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003150                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1713                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5734873                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.348856                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443057                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          209                       # TLB misses on write requests
system.cpu1.numCycles                        28665091                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22930218                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         74517                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       494898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2139                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       989860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2139                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              23724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17005                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19741                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14047                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14047                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23724                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       112288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       112288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 112288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3505664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3505664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3505664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37771                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37771    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37771                       # Request fanout histogram
system.membus.reqLayer4.occupancy           151502500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          200550250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      3232929                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3232929                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3232929                       # number of overall hits
system.cpu0.icache.overall_hits::total        3232929                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        66718                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         66718                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        66718                       # number of overall misses
system.cpu0.icache.overall_misses::total        66718                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1158425500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1158425500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1158425500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1158425500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3299647                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3299647                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3299647                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3299647                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.020220                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.020220                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.020220                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.020220                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17363.012980                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17363.012980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17363.012980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17363.012980                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        66702                       # number of writebacks
system.cpu0.icache.writebacks::total            66702                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        66718                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        66718                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        66718                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        66718                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1091707500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1091707500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1091707500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1091707500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.020220                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.020220                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.020220                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.020220                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16363.012980                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16363.012980                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16363.012980                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16363.012980                       # average overall mshr miss latency
system.cpu0.icache.replacements                 66702                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3232929                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3232929                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        66718                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        66718                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1158425500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1158425500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3299647                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3299647                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.020220                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.020220                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17363.012980                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17363.012980                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        66718                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        66718                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1091707500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1091707500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.020220                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.020220                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16363.012980                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16363.012980                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999040                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3299647                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            66718                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            49.456623                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999040                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26463894                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26463894                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1322614                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1322614                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1322671                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1322671                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       202845                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        202845                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       202902                       # number of overall misses
system.cpu0.dcache.overall_misses::total       202902                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   3665069000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3665069000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   3665069000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3665069000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1525459                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1525459                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1525573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1525573                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.132973                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.132973                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.133001                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.133001                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18068.323104                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18068.323104                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 18063.247282                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18063.247282                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       179261                       # number of writebacks
system.cpu0.dcache.writebacks::total           179261                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9778                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9778                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       193067                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       193067                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       193124                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       193124                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3068120500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3068120500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3069320000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3069320000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.126563                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.126563                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.126591                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.126591                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15891.480678                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15891.480678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15893.001388                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15893.001388                       # average overall mshr miss latency
system.cpu0.dcache.replacements                193108                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       896082                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         896082                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       183288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2827098000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2827098000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1079370                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1079370                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.169810                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169810                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15424.348566                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15424.348566                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       181826                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       181826                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2595658500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2595658500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.168456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.168456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14275.507903                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14275.507903                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       426532                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        426532                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        19557                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        19557                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    837971000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    837971000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       446089                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       446089                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043841                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043841                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42847.624891                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42847.624891                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8316                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8316                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11241                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11241                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    472462000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    472462000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42030.246419                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42030.246419                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1199500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1199500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 21043.859649                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 21043.859649                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999095                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1515795                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           193124                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.848817                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999095                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12397708                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12397708                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429268                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429268                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429268                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429268                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13742                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13742                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13742                       # number of overall misses
system.cpu1.icache.overall_misses::total        13742                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    467852000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    467852000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    467852000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    467852000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443010                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443010                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443010                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443010                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005625                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005625                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005625                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34045.408238                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34045.408238                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34045.408238                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34045.408238                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13726                       # number of writebacks
system.cpu1.icache.writebacks::total            13726                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13742                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13742                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13742                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13742                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    454110000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    454110000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    454110000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    454110000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005625                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005625                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005625                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005625                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33045.408238                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33045.408238                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33045.408238                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33045.408238                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13726                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429268                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429268                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13742                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13742                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    467852000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    467852000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005625                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005625                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34045.408238                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34045.408238                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13742                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13742                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    454110000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    454110000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005625                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005625                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33045.408238                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33045.408238                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998995                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443010                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13742                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           177.776888                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998995                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19557822                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19557822                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861531                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861531                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5863176                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5863176                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226374                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226374                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       232120                       # number of overall misses
system.cpu1.dcache.overall_misses::total       232120                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4387940496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4387940496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4387940496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4387940496                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087905                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087905                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095296                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095296                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037184                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037184                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038082                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038082                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19383.588645                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19383.588645                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 18903.758814                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18903.758814                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1999                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    90.863636                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        59685                       # number of writebacks
system.cpu1.dcache.writebacks::total            59685                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8739                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8739                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8739                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8739                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217635                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217635                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221378                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221378                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3854598500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3854598500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4144859000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4144859000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17711.298734                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17711.298734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18722.994155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18722.994155                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221362                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983212                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983212                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163004                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163004                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2566271500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2566271500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146216                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146216                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15743.610586                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15743.610586                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          371                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          371                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162633                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162633                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2387337000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2387337000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14679.290181                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14679.290181                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878319                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878319                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63370                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63370                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1821668996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1821668996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032637                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032637                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28746.551933                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28746.551933                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8368                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8368                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1467261500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1467261500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26676.511763                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26676.511763                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         1645                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1645                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         5746                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         5746                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.777432                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.777432                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    290260500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    290260500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 77547.555437                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 77547.555437                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998909                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6084554                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221378                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.484908                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998909                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48983746                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48983746                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               63362                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              181695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9702                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              202432                       # number of demand (read+write) hits
system.l2.demand_hits::total                   457191                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              63362                       # number of overall hits
system.l2.overall_hits::.cpu0.data             181695                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9702                       # number of overall hits
system.l2.overall_hits::.cpu1.data             202432                       # number of overall hits
system.l2.overall_hits::total                  457191                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3356                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             11429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4040                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             18946                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37771                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3356                       # number of overall misses
system.l2.overall_misses::.cpu0.data            11429                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4040                       # number of overall misses
system.l2.overall_misses::.cpu1.data            18946                       # number of overall misses
system.l2.overall_misses::total                 37771                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    275833500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    862792500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    326494000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1536444000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3001564000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    275833500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    862792500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    326494000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1536444000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3001564000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           66718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          193124                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221378                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494962                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          66718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         193124                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221378                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494962                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.050301                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.293989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.085582                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.050301                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.293989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.085582                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82191.150179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75491.512818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80815.346535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81095.956930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79467.422096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82191.150179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75491.512818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80815.346535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81095.956930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79467.422096                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17005                       # number of writebacks
system.l2.writebacks::total                     17005                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        11429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        18946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37771                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        11429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        18946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37771                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    242273500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    748502500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    286094000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1346984000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2623854000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    242273500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    748502500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    286094000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1346984000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2623854000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.050301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.293989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.085582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076311                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.050301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.293989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.085582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076311                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72191.150179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65491.512818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70815.346535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71095.956930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69467.422096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72191.150179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65491.512818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70815.346535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71095.956930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69467.422096                       # average overall mshr miss latency
system.l2.replacements                          38605                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       238946                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           238946                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       238946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       238946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        80428                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            80428                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        80428                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        80428                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          280                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           280                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             6332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            45864                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52196                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           4909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14047                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    387179000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    756087000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1143266000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.436705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.166139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.212053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78871.256875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82740.971766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81388.623905                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         4909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14047                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    338089000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    664707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1002796000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.436705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.166139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.212053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 68871.256875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 72740.971766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71388.623905                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         63362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9702                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73064                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7396                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    275833500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    326494000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    602327500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        66718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.050301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.293989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.091921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82191.150179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80815.346535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81439.629529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    242273500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    286094000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    528367500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.050301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.293989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.091921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72191.150179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70815.346535                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71439.629529                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       175363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       156568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            331931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         6520                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         9808                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    475613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    780357000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1255970500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       181883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        348259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.058951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 72946.855828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 79563.315661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76921.270211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         6520                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         9808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    410413500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    682277000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1092690500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.058951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 62946.855828                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 69563.315661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66921.270211                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.043466                       # Cycle average of tags in use
system.l2.tags.total_refs                      989579                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39629                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.971082                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.395476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       69.508561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      540.416406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       43.167899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      343.555123                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.527750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.042156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.335503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998089                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7958501                       # Number of tag accesses
system.l2.tags.data_accesses                  7958501                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        214784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        731456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        258560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1212544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2417344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       214784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       258560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        473344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1088320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1088320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          11429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          18946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17005                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17005                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14985754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         51034619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         18040061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         84600743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             168661177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14985754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     18040061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33025815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75933476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75933476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75933476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14985754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        51034619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        18040061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        84600743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            244594653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      9563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     18345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000528607750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          998                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          998                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89242                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15912                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37771                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17005                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37771                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17005                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2467                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    96                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    433455750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  176520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1095405750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12277.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31027.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14086                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37771                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17005                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   28556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.729712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.278517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.946182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4194     33.50%     33.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4000     31.95%     65.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1227      9.80%     75.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          784      6.26%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          747      5.97%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          324      2.59%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          265      2.12%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          200      1.60%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          779      6.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.359719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.205332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.857697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            713     71.44%     71.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           192     19.24%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            43      4.31%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           18      1.80%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      1.00%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      1.00%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.20%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.20%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           998                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.910822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.878518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              552     55.31%     55.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      2.20%     57.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              393     39.38%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      2.61%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.40%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           998                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2259456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  157888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1080128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2417344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1088320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       157.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    168.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14330842000                       # Total gap between requests
system.mem_ctrls.avgGap                     261626.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       214784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       612032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       258560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1174080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1080128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14985753.926265226677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 42702254.111106783152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 18040061.341511178762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81917060.720302611589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75361909.717991128564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        11429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        18946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        17005                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    104570000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    296986750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    120564000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    573285000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 338304780750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31159.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25985.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29842.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30258.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19894429.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             56156100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             29843880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           148126440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           57988980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1130937600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4269717240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1908146400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7600916640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.325659                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4920981500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    478400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8933164000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             33243840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17669520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           103944120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           30108960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1130937600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3622579710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2453104320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7391588070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.720538                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6343497250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    478400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7510648250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            428719                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       255951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80428                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          197124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66243                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80460                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       348259                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       200138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       579356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1484822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8538880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     23832640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1757952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17988032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               52117504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38605                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1088320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           533567                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063203                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 531427     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2140      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             533567                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          814304000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332158317                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20632960                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         289758353                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         100105942                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14332545500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
