Running: /media/uold/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/tb_hravframework_isim_beh.exe -prj /home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/tb_hravframework_beh.prj work.tb_hravframework work.glbl 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/../simple_scanner.v" into library work
Analyzing Verilog file "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/../fifo72x128.v" into library work
Analyzing Verilog file "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/../fifo288x128.v" into library work
Analyzing Verilog file "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/../scanner_wrapper.v" into library work
Analyzing Verilog file "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/../dispatcher.v" into library work
Analyzing Verilog file "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/../collector.v" into library work
Analyzing Verilog file "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/../hravframework.v" into library work
Analyzing Verilog file "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/../tb_hravframework.v" into library work
Analyzing Verilog file "/media/uold/opt/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/../hravframework.v" Line 265: Size mismatch in connection of port <dpt_id_scn>. Formal port size is 32-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:189 - "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/../hravframework.v" Line 274: Size mismatch in connection of port <scn_id_clt>. Formal port size is 32-bit while actual signal size is 24-bit.
Completed static elaboration
Fuse Memory Usage: 97668 KB
Fuse CPU Usage: 1030 ms
Compiling module dispatcher
Compiling module simple_scanner
Compiling module scanner_wrapper
Compiling module fifo_generator_v8_4_bhv_ver_ss(C...
Compiling module fifo_generator_v8_4_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V8_4_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V8_4(C_COMMON_CLO...
Compiling module fifo288x128
Compiling module fifo_generator_v8_4_bhv_ver_ss(C...
Compiling module fifo_generator_v8_4_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V8_4_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V8_4(C_COMMON_CLO...
Compiling module fifo72x128
Compiling module collector
Compiling module hravframework
Compiling module tb_hravframework
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable /home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/tb_hravframework_isim_beh.exe
Fuse Memory Usage: 659700 KB
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 4970 ms
