{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 21:43:00 2004 " "Info: Processing started: Tue Jan 13 21:43:00 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --import_settings_files=off --export_settings_files=off qsoc -c qSoc " "Info: Command: quartus_eda --import_settings_files=off --export_settings_files=off qsoc -c qSoc" {  } {  } 0 }
{  "Info" "IBASEO_DONE_HDL_SDO_GENERATION" "qSoc.vho qSoc_vhd.sdo \\CpuGen\\Applications\\Apex\\simulation\\custom\\ simulation " "Info: Generated files qSoc.vho and qSoc_vhd.sdo in directory \\CpuGen\\Applications\\Apex\\simulation\\custom\\ for EDA simulation tool" {  } {  } 0 }
{  "Warning" "WIBISO_TRUNCATED_NAME" "HEADER_SWITCH_enable1_n HEADER_SWITCH_enable " "Warning: Truncated pin name HEADER_SWITCH_enable1_n in IBIS Output File to HEADER_SWITCH_enable to comply with IBIS 3.2 standard" {  } {  } 0 }
{  "Info" "IBASEO_DONE_IBIS_GENERATION" "\\CpuGen\\Applications\\Apex\\board\\ibis\\qSoc.ibs " "Info: Generated IBIS Output File \\CpuGen\\Applications\\Apex\\board\\ibis\\qSoc.ibs for board level analysis" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 21:43:07 2004 " "Info: Processing ended: Tue Jan 13 21:43:07 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "qSoc.eda.rpt " "Info: Writing report file qSoc.eda.rpt" {  } {  } 0 }
