# 👋 Hi, I'm Srishanth Pathakamuri

🎓 **Electronics and Communication Engineering Student**  
📍 RGUKT Nuzvid  
💡 Passionate about **VLSI Design**, **Digital Systems**, and **Semiconductor Technology**  

---

## 🚀 About Me

I am a highly motivated and curious ECE student with a deep passion for the **VLSI industry**. My academic journey is driven by a strong interest in **chip design**, **digital logic**, and **hardware development**. I actively seek opportunities to gain **hands-on experience** through academic projects, self-learning, and practical tool exposure.

I aim to contribute meaningfully to the future of chip and system design by continuously sharpening my technical skills and staying aligned with the evolving VLSI ecosystem.

---

## 🧠 Technical Skills

### 📌 VLSI & Digital Design
- ✅ Digital Electronics
- ✅ Verilog HDL
- ✅ RTL Design & Simulation
- ✅ SystemVerilog (Basics)
- ✅ FSMs, Multipliers, ALUs, Adders

### 🛠️ Tools & Technologies
- **Xilinx Vivado** (FPGA Design & Simulation)
- **LTSpice** (Analog Circuit Simulation)
- **MATLAB** (Signal Processing & Simulation)

### 💻 Programming Languages
- `C`
- `C++`
- `Python`

---

## 📂 Projects & Learning

I actively work on:
- ✅ Digital System Designs using Verilog/SystemVerilog
- ✅ Mini-projects involving Design and Verification

Stay tuned! I’ll be sharing these in my repositories soon. 🚧


## 📫 Connect With Me

- 📧 Email: `srishanthpathakamuri09@gmail.com`
- 🔗 LinkedIn: [Srishanth Pathakamuri](https://www.linkedin.com/in/srishanth-pathakamuri)

---

> *“Stay curious. Stay designing. Stay digital.”* 💡
