Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decryption_top_tb_behav xil_defaultlib.decryption_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_expansion_module
Compiling module xil_defaultlib.invshiftrow
Compiling module xil_defaultlib.invsbox
Compiling module xil_defaultlib.invsubbyte_default
Compiling module xil_defaultlib.addroundkey_decrypt
Compiling module xil_defaultlib.invmixcolumn_sub
Compiling module xil_defaultlib.invmixcol
Compiling module xil_defaultlib.decryption_top
Compiling module xil_defaultlib.decryption_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decryption_top_tb_behav
