0.6
2019.2
Nov  6 2019
21:42:20
/home/user/Desktop/HW4_Final_Project/elec3342hw4_project_tmp/project_tmp.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/user/Desktop/HW4_Final_Project/elec3342hw4_project_tmp/project_tmp.srcs/sources_1/new/signal_preprocessing.vhd,1732513046,vhdl,,,,signal_preprocessing,,,,,,,,
/home/user/Desktop/HW4_Final_Project/elec3342hw4_project_tmp/src_files/mcdecoder.vhd,1732544379,vhdl,,,,mcdecoder,,,,,,,,
/home/user/Desktop/HW4_Final_Project/elec3342hw4_project_tmp/src_files/myuart.vhd,1732421939,vhdl,,,,myuart,,,,,,,,
/home/user/Desktop/HW4_Final_Project/elec3342hw4_project_tmp/src_files/sim_top.vhd,1732464430,vhdl,,,,sim_top,,,,,,,,
/home/user/Desktop/HW4_Final_Project/elec3342hw4_project_tmp/src_files/symb_det.vhd,1732517020,vhdl,,,,symb_det,,,,,,,,
/home/user/Desktop/HW4_Final_Project/elec3342hw4_project_tmp/tb/sim_top_tb.vhd,1732431870,vhdl,,,,sim_top_tb,,,,,,,,
