0.7
2020.2
Nov 18 2020
09:47:47
D:/ish/verilog/vivadoWS/20240510_8bit_Adder_FND_Display/20240510_8bit_Adder_FND_Display.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/ish/verilog/vivadoWS/20240510_8bit_Adder_FND_Display/20240510_8bit_Adder_FND_Display.srcs/sim_1/new/tb_adder.sv,1715304786,systemVerilog,,,,$unit_tb_adder_sv;tb_adder,,uvm,,,,,,
D:/ish/verilog/vivadoWS/20240510_8bit_Adder_FND_Display/20240510_8bit_Adder_FND_Display.srcs/sources_1/new/adder.v,1715304690,verilog,,,,Adder_4bit;Adder_8bit;fullAdder;halfAdder,,uvm,,,,,,
