{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522358004863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522358004878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 30 00:13:24 2018 " "Processing started: Fri Mar 30 00:13:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522358004878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358004878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256_spi -c sha256_spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256_spi -c sha256_spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358004878 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358005743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522358005847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522358005850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/sha/modified/adders.v 7 7 " "Found 7 design units, including 7 entities, in source file /workspace/sha256-core/src/sha/modified/adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32b_param " "Found entity 1: adder_32b_param" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030771 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_select_adder_4bit_slice " "Found entity 2: carry_select_adder_4bit_slice" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030771 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2X1 " "Found entity 3: mux2X1" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030771 ""} { "Info" "ISGN_ENTITY_NAME" "4 ripple_carry_4_bit " "Found entity 4: ripple_carry_4_bit" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030771 ""} { "Info" "ISGN_ENTITY_NAME" "5 carry_select_adder_16bit " "Found entity 5: carry_select_adder_16bit" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030771 ""} { "Info" "ISGN_ENTITY_NAME" "6 full_adder " "Found entity 6: full_adder" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030771 ""} { "Info" "ISGN_ENTITY_NAME" "7 half_adder " "Found entity 7: half_adder" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358030771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/altera/adders/sha256_core_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file /workspace/sha256-core/src/altera/adders/sha256_core_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_core " "Found entity 1: sha256_core" {  } { { "../../src/altera/adders/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030789 ""} { "Info" "ISGN_ENTITY_NAME" "2 sha256_digester_comb " "Found entity 2: sha256_digester_comb" {  } { { "../../src/altera/adders/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358030789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/sha/vanilla/sha256_coefs.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/sha/vanilla/sha256_coefs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_coefs " "Found entity 1: sha256_coefs" {  } { { "../../src/sha/Vanilla/sha256_coefs.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_coefs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358030797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/sha/vanilla/sha256_math.v 6 6 " "Found 6 design units, including 6 entities, in source file /workspace/sha256-core/src/sha/vanilla/sha256_math.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch " "Found entity 1: ch" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030811 ""} { "Info" "ISGN_ENTITY_NAME" "2 maj " "Found entity 2: maj" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030811 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum0 " "Found entity 3: sum0" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030811 ""} { "Info" "ISGN_ENTITY_NAME" "4 sum1 " "Found entity 4: sum1" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030811 ""} { "Info" "ISGN_ENTITY_NAME" "5 sigm0 " "Found entity 5: sigm0" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030811 ""} { "Info" "ISGN_ENTITY_NAME" "6 sigm1 " "Found entity 6: sigm1" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358030811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/spi/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/spi/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "../../src/spi/spi_slave.v" "" { Text "C:/workspace/sha256-core/src/spi/spi_slave.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358030827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/top/sha256_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/top/sha256_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_spi " "Found entity 1: sha256_spi" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358030842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_lpm_add.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_lpm_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_lpm_add " "Found entity 1: adder_lpm_add" {  } { { "adder_lpm_add.v" "" { Text "C:/workspace/sha256-core/projects/quartus1adders/adder_lpm_add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358030855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_add_6.v 1 1 " "Found 1 design units, including 1 entities, in source file par_add_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_6 " "Found entity 1: par_add_6" {  } { { "par_add_6.v" "" { Text "C:/workspace/sha256-core/projects/quartus1adders/par_add_6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358030864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_add_7.v 1 1 " "Found 1 design units, including 1 entities, in source file par_add_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_7 " "Found entity 1: par_add_7" {  } { { "par_add_7.v" "" { Text "C:/workspace/sha256-core/projects/quartus1adders/par_add_7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358030874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_add_4.v 1 1 " "Found 1 design units, including 1 entities, in source file par_add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_4 " "Found entity 1: par_add_4" {  } { { "par_add_4.v" "" { Text "C:/workspace/sha256-core/projects/quartus1adders/par_add_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522358030890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358030890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outcarry1 adders.v(104) " "Verilog HDL Implicit Net warning at adders.v(104): created implicit net for \"outcarry1\"" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358030891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo11 sha256_core_clk.v(208) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(208): created implicit net for \"carryo11\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358030891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo12 sha256_core_clk.v(209) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(209): created implicit net for \"carryo12\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358030891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ss_edge sha256_spi.v(76) " "Verilog HDL Implicit Net warning at sha256_spi.v(76): created implicit net for \"ss_edge\"" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358030891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck_edge_f sha256_spi.v(77) " "Verilog HDL Implicit Net warning at sha256_spi.v(77): created implicit net for \"sck_edge_f\"" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358030891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck_edge_r sha256_spi.v(78) " "Verilog HDL Implicit Net warning at sha256_spi.v(78): created implicit net for \"sck_edge_r\"" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358030891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256_spi " "Elaborating entity \"sha256_spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522358031092 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_edge sha256_spi.v(76) " "Verilog HDL or VHDL warning at sha256_spi.v(76): object \"ss_edge\" assigned a value but never read" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522358031095 "|sha256_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_core sha256_core:sha256_core_inst " "Elaborating entity \"sha256_core\" for hierarchy \"sha256_core:sha256_core_inst\"" {  } { { "../../src/top/sha256_spi.v" "sha256_core_inst" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358031097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_digester_comb sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1 " "Elaborating entity \"sha256_digester_comb\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "inst_sh1" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358031133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32b_param sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch " "Elaborating entity \"adder_32b_param\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "st1_kt_ch" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358031150 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_carry adders.v(12) " "Output port \"o_carry\" at adders.v(12) has no driver" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522358031160 "|sha256_spi|sha256_core:sha256_core_inst|sha256_digester_comb:inst_sh1|adder_32b_param:st1_kt_ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_16bit sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l " "Elaborating entity \"carry_select_adder_16bit\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\"" {  } { { "../../src/sha/Modified/adders.v" "inst_csla_16_l" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358031208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_4_bit sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|ripple_carry_4_bit:rca1 " "Elaborating entity \"ripple_carry_4_bit\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|ripple_carry_4_bit:rca1\"" {  } { { "../../src/sha/Modified/adders.v" "rca1" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358031236 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum\[0\] adders.v(171) " "Output port \"sum\[0\]\" at adders.v(171) has no driver" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522358031237 "|sha256_spi|sha256_core:sha256_core_inst|sha256_digester_comb:inst_sh1|adder_32b_param:st1_kt_ch|carry_select_adder_16bit:inst_csla_16_l|ripple_carry_4_bit:rca1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|ripple_carry_4_bit:rca1\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|ripple_carry_4_bit:rca1\|full_adder:fa1\"" {  } { { "../../src/sha/Modified/adders.v" "fa1" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358031263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|ripple_carry_4_bit:rca1\|full_adder:fa1\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|ripple_carry_4_bit:rca1\|full_adder:fa1\|half_adder:inst1\"" {  } { { "../../src/sha/Modified/adders.v" "inst1" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358031297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_4bit_slice sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1 " "Elaborating entity \"carry_select_adder_4bit_slice\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1\"" {  } { { "../../src/sha/Modified/adders.v" "csa_slice1" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358031344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X1 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1\|mux2X1:ms0 " "Elaborating entity \"mux2X1\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1\|mux2X1:ms0\"" {  } { { "../../src/sha/Modified/adders.v" "ms0" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358031430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X1 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1\|mux2X1:mc0 " "Elaborating entity \"mux2X1\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|adder_32b_param:st1_kt_ch\|carry_select_adder_16bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1\|mux2X1:mc0\"" {  } { { "../../src/sha/Modified/adders.v" "mc0" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358031476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum0 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sum0:inst_sum0 " "Elaborating entity \"sum0\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sum0:inst_sum0\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "inst_sum0" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358036557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sum1:inst_sum1 " "Elaborating entity \"sum1\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sum1:inst_sum1\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "inst_sum1" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358036562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigm0 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sigm0:inst_sigm0 " "Elaborating entity \"sigm0\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sigm0:inst_sigm0\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "inst_sigm0" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358036568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigm1 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sigm1:inst_sigm1 " "Elaborating entity \"sigm1\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sigm1:inst_sigm1\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "inst_sigm1" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358036572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|ch:inst_ch " "Elaborating entity \"ch\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|ch:inst_ch\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "inst_ch" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358036577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|maj:inst_maj " "Elaborating entity \"maj\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|maj:inst_maj\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "inst_maj" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358036582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_coefs sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha256_coefs:inst_coef " "Elaborating entity \"sha256_coefs\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha256_coefs:inst_coef\"" {  } { { "../../src/altera/adders/sha256_core_clk.v" "inst_coef" { Text "C:/workspace/sha256-core/src/altera/adders/sha256_core_clk.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358036588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_ints " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_ints\"" {  } { { "../../src/top/sha256_spi.v" "spi_ints" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358036594 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/spi/spi_slave.v" "" { Text "C:/workspace/sha256-core/src/spi/spi_slave.v" 56 -1 0 } } { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1522358043377 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1522358043378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522358045956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522358049528 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358049736 ""}
{ "Info" "ISTA_SDC_FOUND" "clocks.sdc " "Reading SDC File: 'clocks.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1522358050270 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "i_clk (Rise) i_clk (Rise) setup and hold " "From i_clk (Rise) to i_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1522358050347 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1522358050347 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1522358050347 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522358050347 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522358050347 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000        i_clk " "   5.000        i_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522358050347 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358050347 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358050502 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 2 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 2 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1522358054226 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358054236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522358055601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522358055601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1804 " "Implemented 1804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522358056033 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522358056033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1797 " "Implemented 1797 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522358056033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522358056033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522358056142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 30 00:14:16 2018 " "Processing ended: Fri Mar 30 00:14:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522358056142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522358056142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522358056142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522358056142 ""}
