                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            clk                                   4.453 (224.568 MHz)  

Setup Slack Path Summary

               Data                                                                                                                              Data
       Setup   Path   Source  Dest.                                                                                                              End 
Index  Slack   Delay  Clock   Clock                     Data Start Pin                                         Data End Pin                      Edge
-----  ------  -----  ------  -----  ----------------------------------------------------  ----------------------------------------------------  ----
  1    -0.453  3.070  clk     clk    reg_out_txflex_obuf/clk                               txflex                                                Fall
  2    -0.344  3.764  clk     clk    u_uw_uart_u_uarts/reg_TxDivisor(5)/clk                u_uw_uart_u_uarts/modgen_counter_RxDiv/reg_q(9)/sclr  Rise
  3    -0.301  3.721  clk     clk    u_uw_uart_u_uarts/modgen_counter_RxDiv/reg_q(7)/clk   u_uw_uart_u_uarts/modgen_counter_RxDiv/reg_q(9)/sclr  Rise
  4    -0.301  3.721  clk     clk    u_uw_uart_u_uarts/modgen_counter_RxDiv/reg_q(10)/clk  u_uw_uart_u_uarts/modgen_counter_RxDiv/reg_q(9)/sclr  Rise
  5    -0.278  3.698  clk     clk    u_uw_uart_u_uarts/modgen_counter_RxDiv/reg_q(6)/clk   u_uw_uart_u_uarts/modgen_counter_RxDiv/reg_q(9)/sclr  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
