// Seed: 3359909623
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = 1;
  reg id_2, id_3;
  assign id_2 = id_2;
  type_7(
      1, id_1, 1
  );
  logic id_4;
  type_8(
      id_2#(.id_2(1)), 1, 1
  );
  reg id_5 = id_3;
  always @(1)
    if (1 && 1 && (id_5 * id_2 + (1))) id_2 = 1;
    else id_1 <= id_5;
endmodule
