// Seed: 2161613165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_18[-1] = (-1);
  wire id_19;
  assign id_7 = id_15;
  wire id_20;
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_15 = id_16;
  assign id_14 = 1 ? -1'h0 : id_16;
  id_22(
      id_5[1], -1, 1'b0, $realtime
  );
  always @(posedge id_18) begin : LABEL_0
    id_10 = $realtime;
  end
  module_0 modCall_1 (
      id_20,
      id_9,
      id_8,
      id_8,
      id_9,
      id_12,
      id_4,
      id_12,
      id_18,
      id_12,
      id_9,
      id_8,
      id_11,
      id_1,
      id_8,
      id_16,
      id_7,
      id_5
  );
  parameter id_23 = $realtime;
  wire id_24, id_25;
endmodule
