
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_35712:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:107136*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107136*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35713:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:107139*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107139*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35714:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:107142*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107142*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35715:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:107145*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107145*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35716:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86800000; valaddr_reg:x3; val_offset:107148*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107148*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35717:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86800001; valaddr_reg:x3; val_offset:107151*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107151*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35718:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86800003; valaddr_reg:x3; val_offset:107154*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107154*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35719:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86800007; valaddr_reg:x3; val_offset:107157*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107157*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35720:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x8680000f; valaddr_reg:x3; val_offset:107160*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107160*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35721:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x8680001f; valaddr_reg:x3; val_offset:107163*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107163*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35722:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x8680003f; valaddr_reg:x3; val_offset:107166*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107166*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35723:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x8680007f; valaddr_reg:x3; val_offset:107169*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107169*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35724:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x868000ff; valaddr_reg:x3; val_offset:107172*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107172*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35725:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x868001ff; valaddr_reg:x3; val_offset:107175*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107175*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35726:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x868003ff; valaddr_reg:x3; val_offset:107178*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107178*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35727:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x868007ff; valaddr_reg:x3; val_offset:107181*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107181*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35728:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86800fff; valaddr_reg:x3; val_offset:107184*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107184*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35729:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86801fff; valaddr_reg:x3; val_offset:107187*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107187*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35730:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86803fff; valaddr_reg:x3; val_offset:107190*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107190*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35731:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86807fff; valaddr_reg:x3; val_offset:107193*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107193*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35732:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x8680ffff; valaddr_reg:x3; val_offset:107196*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107196*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35733:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x8681ffff; valaddr_reg:x3; val_offset:107199*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107199*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35734:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x8683ffff; valaddr_reg:x3; val_offset:107202*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107202*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35735:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x8687ffff; valaddr_reg:x3; val_offset:107205*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107205*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35736:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x868fffff; valaddr_reg:x3; val_offset:107208*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107208*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35737:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x869fffff; valaddr_reg:x3; val_offset:107211*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107211*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35738:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86bfffff; valaddr_reg:x3; val_offset:107214*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107214*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35739:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86c00000; valaddr_reg:x3; val_offset:107217*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107217*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35740:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86e00000; valaddr_reg:x3; val_offset:107220*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107220*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35741:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86f00000; valaddr_reg:x3; val_offset:107223*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107223*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35742:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86f80000; valaddr_reg:x3; val_offset:107226*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107226*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35743:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86fc0000; valaddr_reg:x3; val_offset:107229*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107229*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35744:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86fe0000; valaddr_reg:x3; val_offset:107232*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107232*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35745:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86ff0000; valaddr_reg:x3; val_offset:107235*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107235*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35746:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86ff8000; valaddr_reg:x3; val_offset:107238*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107238*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35747:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86ffc000; valaddr_reg:x3; val_offset:107241*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107241*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35748:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86ffe000; valaddr_reg:x3; val_offset:107244*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107244*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35749:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86fff000; valaddr_reg:x3; val_offset:107247*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107247*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35750:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86fff800; valaddr_reg:x3; val_offset:107250*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107250*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35751:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86fffc00; valaddr_reg:x3; val_offset:107253*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107253*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35752:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86fffe00; valaddr_reg:x3; val_offset:107256*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107256*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35753:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86ffff00; valaddr_reg:x3; val_offset:107259*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107259*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35754:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86ffff80; valaddr_reg:x3; val_offset:107262*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107262*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35755:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86ffffc0; valaddr_reg:x3; val_offset:107265*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107265*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35756:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86ffffe0; valaddr_reg:x3; val_offset:107268*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107268*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35757:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86fffff0; valaddr_reg:x3; val_offset:107271*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107271*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35758:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86fffff8; valaddr_reg:x3; val_offset:107274*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107274*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35759:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86fffffc; valaddr_reg:x3; val_offset:107277*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107277*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35760:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86fffffe; valaddr_reg:x3; val_offset:107280*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107280*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35761:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x325b88 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f325b88; op2val:0x80000000;
op3val:0x86ffffff; valaddr_reg:x3; val_offset:107283*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107283*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35762:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1800000; valaddr_reg:x3; val_offset:107286*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107286*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35763:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1800001; valaddr_reg:x3; val_offset:107289*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107289*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35764:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1800003; valaddr_reg:x3; val_offset:107292*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107292*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35765:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1800007; valaddr_reg:x3; val_offset:107295*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107295*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35766:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe180000f; valaddr_reg:x3; val_offset:107298*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107298*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35767:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe180001f; valaddr_reg:x3; val_offset:107301*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107301*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35768:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe180003f; valaddr_reg:x3; val_offset:107304*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107304*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35769:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe180007f; valaddr_reg:x3; val_offset:107307*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107307*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35770:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe18000ff; valaddr_reg:x3; val_offset:107310*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107310*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35771:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe18001ff; valaddr_reg:x3; val_offset:107313*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107313*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35772:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe18003ff; valaddr_reg:x3; val_offset:107316*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107316*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35773:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe18007ff; valaddr_reg:x3; val_offset:107319*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107319*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35774:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1800fff; valaddr_reg:x3; val_offset:107322*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107322*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35775:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1801fff; valaddr_reg:x3; val_offset:107325*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107325*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35776:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1803fff; valaddr_reg:x3; val_offset:107328*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107328*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35777:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1807fff; valaddr_reg:x3; val_offset:107331*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107331*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35778:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe180ffff; valaddr_reg:x3; val_offset:107334*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107334*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35779:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe181ffff; valaddr_reg:x3; val_offset:107337*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107337*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35780:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe183ffff; valaddr_reg:x3; val_offset:107340*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107340*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35781:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe187ffff; valaddr_reg:x3; val_offset:107343*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107343*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35782:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe18fffff; valaddr_reg:x3; val_offset:107346*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107346*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35783:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe19fffff; valaddr_reg:x3; val_offset:107349*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107349*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35784:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1bfffff; valaddr_reg:x3; val_offset:107352*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107352*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35785:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1c00000; valaddr_reg:x3; val_offset:107355*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107355*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35786:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1e00000; valaddr_reg:x3; val_offset:107358*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107358*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35787:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1f00000; valaddr_reg:x3; val_offset:107361*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107361*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35788:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1f80000; valaddr_reg:x3; val_offset:107364*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107364*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35789:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1fc0000; valaddr_reg:x3; val_offset:107367*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107367*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35790:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1fe0000; valaddr_reg:x3; val_offset:107370*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107370*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35791:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1ff0000; valaddr_reg:x3; val_offset:107373*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107373*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35792:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1ff8000; valaddr_reg:x3; val_offset:107376*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107376*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35793:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1ffc000; valaddr_reg:x3; val_offset:107379*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107379*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35794:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1ffe000; valaddr_reg:x3; val_offset:107382*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107382*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35795:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1fff000; valaddr_reg:x3; val_offset:107385*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107385*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35796:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1fff800; valaddr_reg:x3; val_offset:107388*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107388*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35797:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1fffc00; valaddr_reg:x3; val_offset:107391*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107391*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35798:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1fffe00; valaddr_reg:x3; val_offset:107394*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107394*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35799:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1ffff00; valaddr_reg:x3; val_offset:107397*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107397*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35800:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1ffff80; valaddr_reg:x3; val_offset:107400*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107400*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35801:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1ffffc0; valaddr_reg:x3; val_offset:107403*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107403*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35802:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1ffffe0; valaddr_reg:x3; val_offset:107406*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107406*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35803:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1fffff0; valaddr_reg:x3; val_offset:107409*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107409*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35804:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1fffff8; valaddr_reg:x3; val_offset:107412*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107412*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35805:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1fffffc; valaddr_reg:x3; val_offset:107415*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107415*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35806:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1fffffe; valaddr_reg:x3; val_offset:107418*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107418*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35807:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xe1ffffff; valaddr_reg:x3; val_offset:107421*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107421*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35808:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff000001; valaddr_reg:x3; val_offset:107424*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107424*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35809:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff000003; valaddr_reg:x3; val_offset:107427*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107427*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35810:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff000007; valaddr_reg:x3; val_offset:107430*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107430*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff199999; valaddr_reg:x3; val_offset:107433*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107433*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35812:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff249249; valaddr_reg:x3; val_offset:107436*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107436*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35813:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff333333; valaddr_reg:x3; val_offset:107439*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107439*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35814:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:107442*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107442*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35815:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:107445*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107445*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35816:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff444444; valaddr_reg:x3; val_offset:107448*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107448*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35817:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:107451*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107451*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35818:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:107454*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107454*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35819:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff666666; valaddr_reg:x3; val_offset:107457*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107457*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35820:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:107460*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107460*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35821:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:107463*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107463*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35822:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:107466*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107466*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35823:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e4e1 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x372b7a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e4e1; op2val:0xbfb72b7a;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:107469*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107469*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35824:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:107472*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107472*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35825:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:107475*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107475*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35826:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:107478*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107478*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35827:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:107481*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107481*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35828:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:107484*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107484*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35829:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:107487*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107487*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35830:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:107490*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107490*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35831:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:107493*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107493*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35832:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:107496*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107496*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35833:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:107499*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107499*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35834:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:107502*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107502*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35835:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:107505*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107505*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35836:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:107508*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107508*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35837:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:107511*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107511*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35838:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:107514*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107514*0 + 3*279*FLEN/8, x4, x1, x2)

inst_35839:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x32e9ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f32e9ff; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:107517*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 107517*0 + 3*279*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535552,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535553,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535555,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535559,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535567,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535583,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535615,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535679,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535807,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256536063,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256536575,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256537599,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256539647,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256543743,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256551935,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256568319,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256601087,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256666623,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256797695,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2257059839,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2257584127,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2258632703,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2260729855,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2260729856,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2262827008,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2263875584,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264399872,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264662016,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264793088,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264858624,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264891392,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264907776,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264915968,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264920064,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264922112,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264923136,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264923648,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264923904,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924032,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924096,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924128,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924144,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924152,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924156,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924158,32,FLEN)
NAN_BOXED(2134006664,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924159,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783262208,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783262209,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783262211,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783262215,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783262223,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783262239,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783262271,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783262335,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783262463,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783262719,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783263231,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783264255,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783266303,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783270399,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783278591,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783294975,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783327743,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783393279,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783524351,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3783786495,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3784310783,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3785359359,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3787456511,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3787456512,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3789553664,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3790602240,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791126528,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791388672,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791519744,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791585280,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791618048,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791634432,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791642624,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791646720,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791648768,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791649792,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791650304,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791650560,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791650688,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791650752,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791650784,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791650800,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791650808,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791650812,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791650814,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(3791650815,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2134041825,32,FLEN)
NAN_BOXED(3216452474,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2134043135,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
