<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Component Instance : uart1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___u_a_r_t1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Component Instance : uart1</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___h_p_s.html">Address Space : ALT_HPS</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Instance uart1 of component <a class="el" href="group___a_l_t___u_a_r_t.html">ALT_UART</a>. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1208429a6074fca9d465871305074d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga1208429a6074fca9d465871305074d4b">ALT_UART1_RBR_THR_DLL_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_b_r___t_h_r___d_l_l.html#ga68a7924622c15bd8d0ca9367c9e78cb7">ALT_UART_RBR_THR_DLL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga1208429a6074fca9d465871305074d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a8a9adab69b1c7f44679e3505bcbd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gae6a8a9adab69b1c7f44679e3505bcbd4">ALT_UART1_IER_DLH_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___i_e_r___d_l_h.html#ga79126945b09cc8c8434c098923a846b2">ALT_UART_IER_DLH_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gae6a8a9adab69b1c7f44679e3505bcbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1729acbe24e83acf8c1aeffe43902beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga1729acbe24e83acf8c1aeffe43902beb">ALT_UART1_IIR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___i_i_r.html#gae027b7e3d2923077d7f9c3e2af0ec8bf">ALT_UART_IIR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga1729acbe24e83acf8c1aeffe43902beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5fe489801d2855a575e25ea0f208d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga4e5fe489801d2855a575e25ea0f208d4">ALT_UART1_FCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga0debdaf466a26669f44def3744d3ff1a">ALT_UART_FCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga4e5fe489801d2855a575e25ea0f208d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424f9c5fc97e1dccd6f4556952d7bf32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga424f9c5fc97e1dccd6f4556952d7bf32">ALT_UART1_LCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___l_c_r.html#gaca25a31893bbdcd478023a325e0a66fc">ALT_UART_LCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga424f9c5fc97e1dccd6f4556952d7bf32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2de57a6e0fec59ebccaa73f17c09b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gaf2de57a6e0fec59ebccaa73f17c09b62">ALT_UART1_MCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___m_c_r.html#gaf6a5aabf7793deebba26951347c75a6e">ALT_UART_MCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gaf2de57a6e0fec59ebccaa73f17c09b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a579eeb6b92279dbc01fe9799dee83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga00a579eeb6b92279dbc01fe9799dee83">ALT_UART1_LSR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___l_s_r.html#gaf086e695b686e7a4d73e9bd507dbb6ac">ALT_UART_LSR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga00a579eeb6b92279dbc01fe9799dee83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7574eefa7d0746dbf4f6fd7037e90050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga7574eefa7d0746dbf4f6fd7037e90050">ALT_UART1_MSR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___m_s_r.html#ga140645f0a4f4fff86468d43b86b3dfb9">ALT_UART_MSR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga7574eefa7d0746dbf4f6fd7037e90050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd51857829f8f69acb81befda95b6a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gadfd51857829f8f69acb81befda95b6a1">ALT_UART1_SCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_c_r.html#ga3c4f60dfa30ea07cad067bb7bb893a79">ALT_UART_SCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gadfd51857829f8f69acb81befda95b6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bfe55ea5c77b97a2b4f28112b6a34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga58bfe55ea5c77b97a2b4f28112b6a34b">ALT_UART1_SRBR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r.html#ga833135f4bde59086ca8006934ed457ea">ALT_UART_SRBR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga58bfe55ea5c77b97a2b4f28112b6a34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc75e03b3c424b46adfc368aaa0c8f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gacc75e03b3c424b46adfc368aaa0c8f9b">ALT_UART1_STHR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_t_h_r.html#ga537f60b325cf4c51fd1730b6fc81abb7">ALT_UART_STHR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gacc75e03b3c424b46adfc368aaa0c8f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f1e303aba644fc6a63e50b2c8e1969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gaf9f1e303aba644fc6a63e50b2c8e1969">ALT_UART1_FAR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___f_a_r.html#gad3fe3c18ac1c158eb18beddfefd61c0a">ALT_UART_FAR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gaf9f1e303aba644fc6a63e50b2c8e1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65eac2f88b0bfd80cf86cddca2e3b5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga65eac2f88b0bfd80cf86cddca2e3b5e4">ALT_UART1_TFR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___t_f_r.html#ga1aef855dc9c2391f2d344a0dfde1a64a">ALT_UART_TFR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga65eac2f88b0bfd80cf86cddca2e3b5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66a4f532e292eee11a20de517594c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gab66a4f532e292eee11a20de517594c38">ALT_UART1_RFW_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_f_w.html#ga85776b1c58904117c6c7e4352c33c0aa">ALT_UART_RFW_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gab66a4f532e292eee11a20de517594c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9edf96c3d67ea6e797792d7342e5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gadf9edf96c3d67ea6e797792d7342e5a0">ALT_UART1_USR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___u_s_r.html#gaf4cffd5b9ddca7654a54ee1cf2d7b99a">ALT_UART_USR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gadf9edf96c3d67ea6e797792d7342e5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a1b23141726c5bffeb29d5a32c365b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga57a1b23141726c5bffeb29d5a32c365b">ALT_UART1_TFL_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___t_f_l.html#ga2f6858dbbdf8c12158d44af35ad214d2">ALT_UART_TFL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga57a1b23141726c5bffeb29d5a32c365b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23105d402e9d177c8e23ed59c0daed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gae23105d402e9d177c8e23ed59c0daed2">ALT_UART1_RFL_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_f_l.html#ga341d0a4f31614725e1e54b3ed5e2d44c">ALT_UART_RFL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gae23105d402e9d177c8e23ed59c0daed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abe5d245ad299d42b4c9d60763d0cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga2abe5d245ad299d42b4c9d60763d0cac">ALT_UART1_SRR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_r.html#ga5c0e8355c965e0c7013d4c1f19780c43">ALT_UART_SRR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga2abe5d245ad299d42b4c9d60763d0cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ca12630a63a79249a6caab0a45771b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga96ca12630a63a79249a6caab0a45771b">ALT_UART1_SRTS_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_t_s.html#ga10da761f1fcfa63431d009d51e73e9ce">ALT_UART_SRTS_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga96ca12630a63a79249a6caab0a45771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c71dab4bf2a32fefb2bdd72481572a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga99c71dab4bf2a32fefb2bdd72481572a">ALT_UART1_SBCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_b_c_r.html#gac9d624c1dbcf14b45de2e4d9909509f6">ALT_UART_SBCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga99c71dab4bf2a32fefb2bdd72481572a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488453dbe20ef37e5cad32cf9e6ded4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga488453dbe20ef37e5cad32cf9e6ded4d">ALT_UART1_SDMAM_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_d_m_a_m.html#ga42ecd6b8fd9ec7945f1ac6edf14c9985">ALT_UART_SDMAM_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga488453dbe20ef37e5cad32cf9e6ded4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a841d69f77709c6dd8772717905dc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga5a841d69f77709c6dd8772717905dc45">ALT_UART1_SFE_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_f_e.html#ga3060813d309c16eedc638c03cc5f1fb4">ALT_UART_SFE_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga5a841d69f77709c6dd8772717905dc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da755e01424ffde727293287f10ae22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga2da755e01424ffde727293287f10ae22">ALT_UART1_SRT_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_t.html#gaff6421a9299ca89ffd52c592dbebff0e">ALT_UART_SRT_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga2da755e01424ffde727293287f10ae22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f008f8dd6e931eed1dcf8a69238ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gac6f008f8dd6e931eed1dcf8a69238ae1">ALT_UART1_STET_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_t_e_t.html#ga8a33b34a0e4d1ea68ec736a33b236dac">ALT_UART_STET_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gac6f008f8dd6e931eed1dcf8a69238ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55c2abdfa23a01e5c3f765172629dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gab55c2abdfa23a01e5c3f765172629dae">ALT_UART1_HTX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___h_t_x.html#ga7e61bb685d56252440a4f455ebf3903a">ALT_UART_HTX_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gab55c2abdfa23a01e5c3f765172629dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d17f8cd2ac6ef95211ba9e5891993b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga32d17f8cd2ac6ef95211ba9e5891993b">ALT_UART1_DMASA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___d_m_a_s_a.html#ga0e7490f2d2fbf21ca4a81c045ea3ccc3">ALT_UART_DMASA_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga32d17f8cd2ac6ef95211ba9e5891993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3875cb3bbd136c7f24294518fdacddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gae3875cb3bbd136c7f24294518fdacddd">ALT_UART1_CPR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___c_p_r.html#gaabfd3a6c2394a9176190184a3c625e23">ALT_UART_CPR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:gae3875cb3bbd136c7f24294518fdacddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465c541987490c249865f47c97495aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga465c541987490c249865f47c97495aa1">ALT_UART1_UCV_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___u_c_v.html#gaff7509b4ceba3ed9ba1862f5a3a5bcec">ALT_UART_UCV_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga465c541987490c249865f47c97495aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2383bd203b6d5577abe0235b2ce5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga2f2383bd203b6d5577abe0235b2ce5e6">ALT_UART1_CTR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___c_t_r.html#gaaa8c7906dd6e60b38d0e612269316758">ALT_UART_CTR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td></tr>
<tr class="separator:ga2f2383bd203b6d5577abe0235b2ce5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff1418f6a4e02c034bc5d37fb3052eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#gaeff1418f6a4e02c034bc5d37fb3052eb">ALT_UART1_OFST</a>&#160;&#160;&#160;0xffc03000</td></tr>
<tr class="separator:gaeff1418f6a4e02c034bc5d37fb3052eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c20d75088fb2161a89e3e741e800d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, ALT_HPS_ADDR) + <a class="el" href="group___a_l_t___u_a_r_t1.html#gaeff1418f6a4e02c034bc5d37fb3052eb">ALT_UART1_OFST</a>))</td></tr>
<tr class="separator:ga9c20d75088fb2161a89e3e741e800d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111ae16751da79bbb75fd89897be192b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga111ae16751da79bbb75fd89897be192b">ALT_UART1_LB_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a></td></tr>
<tr class="separator:ga111ae16751da79bbb75fd89897be192b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad7366b8a2deb7dbee328167806ebbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t1.html#ga7ad7366b8a2deb7dbee328167806ebbd">ALT_UART1_UB_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, ((<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>) + 0x100) - 1))</td></tr>
<tr class="separator:ga7ad7366b8a2deb7dbee328167806ebbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga1208429a6074fca9d465871305074d4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_RBR_THR_DLL_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_b_r___t_h_r___d_l_l.html#ga68a7924622c15bd8d0ca9367c9e78cb7">ALT_UART_RBR_THR_DLL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___r_b_r___t_h_r___d_l_l.html">ALT_UART_RBR_THR_DLL</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gae6a8a9adab69b1c7f44679e3505bcbd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_IER_DLH_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___i_e_r___d_l_h.html#ga79126945b09cc8c8434c098923a846b2">ALT_UART_IER_DLH_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___i_e_r___d_l_h.html">ALT_UART_IER_DLH</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga1729acbe24e83acf8c1aeffe43902beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_IIR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___i_i_r.html#gae027b7e3d2923077d7f9c3e2af0ec8bf">ALT_UART_IIR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___i_i_r.html">ALT_UART_IIR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga4e5fe489801d2855a575e25ea0f208d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_FCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga0debdaf466a26669f44def3744d3ff1a">ALT_UART_FCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html">ALT_UART_FCR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga424f9c5fc97e1dccd6f4556952d7bf32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_LCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___l_c_r.html#gaca25a31893bbdcd478023a325e0a66fc">ALT_UART_LCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___l_c_r.html">ALT_UART_LCR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf2de57a6e0fec59ebccaa73f17c09b62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_MCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___m_c_r.html#gaf6a5aabf7793deebba26951347c75a6e">ALT_UART_MCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___m_c_r.html">ALT_UART_MCR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga00a579eeb6b92279dbc01fe9799dee83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_LSR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___l_s_r.html#gaf086e695b686e7a4d73e9bd507dbb6ac">ALT_UART_LSR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___l_s_r.html">ALT_UART_LSR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga7574eefa7d0746dbf4f6fd7037e90050"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_MSR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___m_s_r.html#ga140645f0a4f4fff86468d43b86b3dfb9">ALT_UART_MSR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___m_s_r.html">ALT_UART_MSR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gadfd51857829f8f69acb81befda95b6a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_SCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_c_r.html#ga3c4f60dfa30ea07cad067bb7bb893a79">ALT_UART_SCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_c_r.html">ALT_UART_SCR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga58bfe55ea5c77b97a2b4f28112b6a34b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_SRBR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r.html#ga833135f4bde59086ca8006934ed457ea">ALT_UART_SRBR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r.html">ALT_UART_SRBR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gacc75e03b3c424b46adfc368aaa0c8f9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_STHR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_t_h_r.html#ga537f60b325cf4c51fd1730b6fc81abb7">ALT_UART_STHR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_t_h_r.html">ALT_UART_STHR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf9f1e303aba644fc6a63e50b2c8e1969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_FAR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___f_a_r.html#gad3fe3c18ac1c158eb18beddfefd61c0a">ALT_UART_FAR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___f_a_r.html">ALT_UART_FAR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga65eac2f88b0bfd80cf86cddca2e3b5e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_TFR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___t_f_r.html#ga1aef855dc9c2391f2d344a0dfde1a64a">ALT_UART_TFR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___t_f_r.html">ALT_UART_TFR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gab66a4f532e292eee11a20de517594c38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_RFW_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_f_w.html#ga85776b1c58904117c6c7e4352c33c0aa">ALT_UART_RFW_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___r_f_w.html">ALT_UART_RFW</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gadf9edf96c3d67ea6e797792d7342e5a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_USR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___u_s_r.html#gaf4cffd5b9ddca7654a54ee1cf2d7b99a">ALT_UART_USR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___u_s_r.html">ALT_UART_USR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga57a1b23141726c5bffeb29d5a32c365b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_TFL_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___t_f_l.html#ga2f6858dbbdf8c12158d44af35ad214d2">ALT_UART_TFL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___t_f_l.html">ALT_UART_TFL</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gae23105d402e9d177c8e23ed59c0daed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_RFL_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_f_l.html#ga341d0a4f31614725e1e54b3ed5e2d44c">ALT_UART_RFL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___r_f_l.html">ALT_UART_RFL</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga2abe5d245ad299d42b4c9d60763d0cac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_SRR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_r.html#ga5c0e8355c965e0c7013d4c1f19780c43">ALT_UART_SRR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_r.html">ALT_UART_SRR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga96ca12630a63a79249a6caab0a45771b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_SRTS_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_t_s.html#ga10da761f1fcfa63431d009d51e73e9ce">ALT_UART_SRTS_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_t_s.html">ALT_UART_SRTS</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga99c71dab4bf2a32fefb2bdd72481572a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_SBCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_b_c_r.html#gac9d624c1dbcf14b45de2e4d9909509f6">ALT_UART_SBCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_b_c_r.html">ALT_UART_SBCR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga488453dbe20ef37e5cad32cf9e6ded4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_SDMAM_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_d_m_a_m.html#ga42ecd6b8fd9ec7945f1ac6edf14c9985">ALT_UART_SDMAM_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_d_m_a_m.html">ALT_UART_SDMAM</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga5a841d69f77709c6dd8772717905dc45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_SFE_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_f_e.html#ga3060813d309c16eedc638c03cc5f1fb4">ALT_UART_SFE_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_f_e.html">ALT_UART_SFE</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga2da755e01424ffde727293287f10ae22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_SRT_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_t.html#gaff6421a9299ca89ffd52c592dbebff0e">ALT_UART_SRT_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_t.html">ALT_UART_SRT</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gac6f008f8dd6e931eed1dcf8a69238ae1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_STET_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_t_e_t.html#ga8a33b34a0e4d1ea68ec736a33b236dac">ALT_UART_STET_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_t_e_t.html">ALT_UART_STET</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gab55c2abdfa23a01e5c3f765172629dae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_HTX_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___h_t_x.html#ga7e61bb685d56252440a4f455ebf3903a">ALT_UART_HTX_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___h_t_x.html">ALT_UART_HTX</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga32d17f8cd2ac6ef95211ba9e5891993b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_DMASA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___d_m_a_s_a.html#ga0e7490f2d2fbf21ca4a81c045ea3ccc3">ALT_UART_DMASA_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___d_m_a_s_a.html">ALT_UART_DMASA</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gae3875cb3bbd136c7f24294518fdacddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_CPR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___c_p_r.html#gaabfd3a6c2394a9176190184a3c625e23">ALT_UART_CPR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___c_p_r.html">ALT_UART_CPR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga465c541987490c249865f47c97495aa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_UCV_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___u_c_v.html#gaff7509b4ceba3ed9ba1862f5a3a5bcec">ALT_UART_UCV_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___u_c_v.html">ALT_UART_UCV</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga2f2383bd203b6d5577abe0235b2ce5e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_CTR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___c_t_r.html#gaaa8c7906dd6e60b38d0e612269316758">ALT_UART_CTR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___c_t_r.html">ALT_UART_CTR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaeff1418f6a4e02c034bc5d37fb3052eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_OFST&#160;&#160;&#160;0xffc03000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The base address byte offset for the start of the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> component. </p>

</div>
</div>
<a class="anchor" id="ga9c20d75088fb2161a89e3e741e800d7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, ALT_HPS_ADDR) + <a class="el" href="group___a_l_t___u_a_r_t1.html#gaeff1418f6a4e02c034bc5d37fb3052eb">ALT_UART1_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The start address of the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> component. </p>

</div>
</div>
<a class="anchor" id="ga111ae16751da79bbb75fd89897be192b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_LB_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The lower bound address range of the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> component. </p>

</div>
</div>
<a class="anchor" id="ga7ad7366b8a2deb7dbee328167806ebbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART1_UB_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, ((<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___u_a_r_t1.html#ga9c20d75088fb2161a89e3e741e800d7c">ALT_UART1_ADDR</a>) + 0x100) - 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The upper bound address range of the <a class="el" href="group___a_l_t___u_a_r_t1.html">ALT_UART1</a> component. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:10 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
