#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001f4007cbbb0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v000001f4006f2190_0 .var "OpALU", 0 1;
v000001f4006f1f10_0 .var "a", 0 31;
v000001f4006f22d0_0 .var "b", 0 31;
v000001f4006f1bf0_0 .var "clk", 0 0;
v000001f4006f2230_0 .var "funct", 0 5;
v000001f4006f16f0_0 .net "outputULA", 0 31, v000001f4006fb5f0_0;  1 drivers
S_000001f400701f50 .scope module, "MIPS_tb" "MIPS" 2 73, 3 1 0, S_000001f4007cbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "OpALU";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /OUTPUT 32 "outputULA";
v000001f4006c2d80_0 .net "OpALU", 0 1, v000001f4006f2190_0;  1 drivers
v000001f4006c2e20_0 .net "a", 0 31, v000001f4006f1f10_0;  1 drivers
v000001f4006c2ec0_0 .net "b", 0 31, v000001f4006f22d0_0;  1 drivers
v000001f4006c2f60_0 .net "clk", 0 0, v000001f4006f1bf0_0;  1 drivers
v000001f4006c3000_0 .net "funct", 0 5, v000001f4006f2230_0;  1 drivers
v000001f4006c30a0_0 .net "inputALU", 0 3, v000001f4006c2ce0_0;  1 drivers
v000001f4006f2050_0 .net "outputULA", 0 31, v000001f4006fb5f0_0;  alias, 1 drivers
S_000001f4007020e0 .scope module, "alu_unit" "ULA" 3 22, 4 1 0, S_000001f400701f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "inputULA";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "outputULA";
v000001f400702270_0 .net "a", 0 31, v000001f4006f1f10_0;  alias, 1 drivers
v000001f4006fdf80_0 .net "b", 0 31, v000001f4006f22d0_0;  alias, 1 drivers
v000001f400702310_0 .net "clk", 0 0, v000001f4006f1bf0_0;  alias, 1 drivers
v000001f4006fb550_0 .net "inputULA", 0 3, v000001f4006c2ce0_0;  alias, 1 drivers
v000001f4006fb5f0_0 .var "outputULA", 0 31;
E_000001f4006e5f30 .event edge, v000001f4006fb550_0, v000001f400702270_0, v000001f4006fdf80_0;
S_000001f4006fb690 .scope module, "control_unit" "ULAControl" 3 14, 5 1 0, S_000001f400701f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "OpALU";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 4 "inputALU";
v000001f4006fb820_0 .net "OpALU", 0 1, v000001f4006f2190_0;  alias, 1 drivers
v000001f4006fb8c0_0 .net "clk", 0 0, v000001f4006f1bf0_0;  alias, 1 drivers
v000001f4006fb960_0 .net "funct", 0 5, v000001f4006f2230_0;  alias, 1 drivers
v000001f4006c2ce0_0 .var "inputALU", 0 3;
E_000001f4006e5070 .event edge, v000001f4006fb820_0, v000001f4006fb960_0;
    .scope S_000001f4006fb690;
T_0 ;
    %wait E_000001f4006e5070;
    %load/vec4 v000001f4006fb820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f4006c2ce0_0, 0, 4;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f4006c2ce0_0, 0, 4;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f4006c2ce0_0, 0, 4;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000001f4006fb960_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001f4006c2ce0_0, 0, 4;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f4006c2ce0_0, 0, 4;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f4006c2ce0_0, 0, 4;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f4006c2ce0_0, 0, 4;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f4006c2ce0_0, 0, 4;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f4006c2ce0_0, 0, 4;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f4007020e0;
T_1 ;
    %wait E_000001f4006e5f30;
    %load/vec4 v000001f4006fb550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001f4006fb5f0_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v000001f400702270_0;
    %load/vec4 v000001f4006fdf80_0;
    %and;
    %store/vec4 v000001f4006fb5f0_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v000001f400702270_0;
    %load/vec4 v000001f4006fdf80_0;
    %or;
    %store/vec4 v000001f4006fb5f0_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001f400702270_0;
    %load/vec4 v000001f4006fdf80_0;
    %add;
    %store/vec4 v000001f4006fb5f0_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001f400702270_0;
    %load/vec4 v000001f4006fdf80_0;
    %sub;
    %store/vec4 v000001f4006fb5f0_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000001f400702270_0;
    %load/vec4 v000001f4006fdf80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v000001f4006fb5f0_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f4007cbbb0;
T_2 ;
    %vpi_call 2 12 "$monitor", "clk=%b, OpALU=%b, funct=%b, a=%b, b=%b, outputULA=%b", v000001f4006f1bf0_0, v000001f4006f2190_0, v000001f4006f2230_0, v000001f4006f1f10_0, v000001f4006f22d0_0, v000001f4006f16f0_0 {0 0 0};
    %vpi_call 2 13 "$dumpfile", "MIPS.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f4007cbbb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4006f1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4006f2190_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001f4006f2230_0, 0, 6;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001f4006f1f10_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001f4006f22d0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4006f2190_0, 0, 2;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001f4006f2230_0, 0, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f4006f1f10_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001f4006f22d0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4006f2190_0, 0, 2;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000001f4006f2230_0, 0, 6;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001f4006f1f10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f4006f22d0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4006f2190_0, 0, 2;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000001f4006f2230_0, 0, 6;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001f4006f1f10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f4006f22d0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4006f2190_0, 0, 2;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v000001f4006f2230_0, 0, 6;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001f4006f1f10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f4006f22d0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4006f2190_0, 0, 2;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v000001f4006f2230_0, 0, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f4006f1f10_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001f4006f22d0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001f4007cbbb0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v000001f4006f1bf0_0;
    %nor/r;
    %store/vec4 v000001f4006f1bf0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "MIPS_tb.v";
    "MIPS.v";
    "ULA.v";
    "ULAControl.v";
