$date
	Mon Jun 12 10:57:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_and_gate $end
$var wire 1 ! out $end
$var reg 1 " in0 $end
$var reg 1 # in1 $end
$scope module inst_and_gate $end
$var wire 1 $ in0 $end
$var wire 1 % in1 $end
$var reg 1 & out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#30
1#
1%
#60
0#
0%
1"
1$
#90
1&
1!
1#
1%
#120
0&
0!
0"
0$
#150
