<?xml version='1.0' encoding='UTF-8'?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <id>1</id>
  <title>Libre/Open blockchain / cryptographic ASICs</title>
  <updated>2026-01-19T04:11:07.848028+00:00</updated>
  <author>
    <name>ZmnSCPxj</name>
  </author>
  <timestamp>2021-02-14 00:27:00+00:00</timestamp>
  <generator uri="https://lkiesow.github.io/python-feedgen" version="0.9.0">python-feedgen</generator>
  <entry>
    <id>1</id>
    <title>Libre/Open blockchain / cryptographic ASICs</title>
    <updated>2026-01-19T04:11:07.848058+00:00</updated>
    <link href="https://gnusha.org/pi/bitcoindev/CAPweEDxRUaGDrezZqdM9dm9QrbQtxF_JZND84SQfgX_yQUuvLA@mail.gmail.com/T/#m8baae59b0fe84c1f96b10884fb05ad1093a77026" rel="alternate"/>
    <summary>The discussion revolves around the intricacies and vulnerabilities associated with designing test modes for CPUs, particularly in the context of security and data protection. The primary concern highlighted is the potential risk when a CPU enters test mode while it still contains key material in its registers or caches. If these components are part of the scan chain, there's a risk that sensitive data could be exfiltrated, especially if the clock control falls into the hands of an attacker. This scenario underscores the importance of considering how test modes are designed and the implications for cryptographic materials.

The conversation further delves into the design philosophy at a previous company, which was notably cautious due to experiences with random bit flips that posed significant risks, especially in automotive chips. This led to a rigorous design approach to mitigate such risks, including forcing state machines into known states, using error-correcting code (ECC) encoding for crucial state machines, and implementing clear states at specific intervals to prevent unexpected states from persisting. The use of flip-flops that periodically reload settings from flash memory, which is more resistant to bitflips, was another strategy employed to ensure reliability and safety.

Additionally, the experience with electrostatic discharge (ESD) testing highlighted the potential for sudden failures, prompting a thorough review and adjustment of the design to enhance resilience. This included the adoption of measures to ensure that any display errors would be transient rather than permanent, reflecting a broader commitment to maintaining functionality and safety even under adverse conditions.

The narrative underscores the importance of adopting stringent design principles and mitigation strategies, particularly for chips used in critical applications like automotive displays and cryptographic operations. It reflects a broader awareness within the industry of the need to anticipate and counteract potential vulnerabilities, ensuring that devices remain secure and reliable in the face of various threats. This approach is essential not only for safeguarding key material but also for maintaining the integrity and trustworthiness of the broader technological ecosystem.</summary>
    <published>2021-02-14T00:27:00+00:00</published>
  </entry>
</feed>
