{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/Comparable-Implementations"},"metadata":{"title":"Comparable Implementations","modules":[{"name":"VHDLModelChecker"}],"roleHeading":"API Collection","role":"collectionGroup"},"topicSections":[{"generated":true,"identifiers":["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/...(_:)-4o4oe","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/...(_:)-7jyjm","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/...(_:_:)","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/.._(_:)","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/.._(_:_:)","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/_(_:_:)-1gae2","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/_(_:_:)-2z4gm","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/_=(_:_:)-4igbj","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/_=(_:_:)-5yt2t"],"title":"Operators"}],"sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"kind":"article","hierarchy":{"paths":[["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/comparable-implementations"]}],"references":{"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral":{"abstract":[{"text":"Add ","type":"text"},{"code":"Comparable","type":"codeVoice"},{"text":" conformance.","type":"text"}],"kind":"symbol","navigatorTitle":[{"text":"SignalLiteral","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral","title":"SignalLiteral","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SignalLiteral","kind":"identifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"}]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/_=(_:_:)-4igbj":{"abstract":[],"kind":"symbol","role":"symbol","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/_=(_:_:)-4igbj","title":"<=(_:_:)","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/_=(_:_:)-4igbj","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"<=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/...(_:)-4o4oe":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/...(_:)-4o4oe","role":"symbol","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/'...(_:)-4o4oe","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"...","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"PartialRangeFrom","preciseIdentifier":"s:s16PartialRangeFromV","kind":"typeIdentifier"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"title":"...(_:)","abstract":[]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/.._(_:_:)":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/.._(_:_:)","role":"symbol","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/'.._(_:_:)","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"..<","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Range","preciseIdentifier":"s:Sn","kind":"typeIdentifier"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"title":"..<(_:_:)","abstract":[]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/...(_:_:)":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/...(_:_:)","role":"symbol","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/'...(_:_:)","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"...","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"ClosedRange","preciseIdentifier":"s:SN","kind":"typeIdentifier"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"title":"...(_:_:)","abstract":[]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/_(_:_:)-2z4gm":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/_(_:_:)-2z4gm","role":"symbol","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/_(_:_:)-2z4gm","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"<","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"title":"<(_:_:)","abstract":[{"code":"Comparable","type":"codeVoice"},{"text":" implementation.","type":"text"}]},"doc://VHDLModelChecker/documentation/VHDLModelChecker":{"url":"\/documentation\/vhdlmodelchecker","type":"topic","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","kind":"symbol","abstract":[],"role":"collection","title":"VHDLModelChecker"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing","role":"collection","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing","kind":"symbol","title":"VHDLParsing","abstract":[]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/_=(_:_:)-5yt2t":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/_=(_:_:)-5yt2t","role":"symbol","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/_=(_:_:)-5yt2t","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":">=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"title":">=(_:_:)","abstract":[]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/.._(_:)":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/.._(_:)","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/'.._(_:)","title":"..<(_:)","type":"topic","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"..<","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"preciseIdentifier":"s:s16PartialRangeUpToV","text":"PartialRangeUpTo","kind":"typeIdentifier"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"abstract":[]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/...(_:)-7jyjm":{"role":"symbol","type":"topic","kind":"symbol","abstract":[],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"..."},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"PartialRangeThrough","preciseIdentifier":"s:s19PartialRangeThroughV"},{"kind":"text","text":"<"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":">"}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/...(_:)-7jyjm","title":"...(_:)","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/'...(_:)-7jyjm"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/_(_:_:)-1gae2":{"role":"symbol","type":"topic","kind":"symbol","abstract":[],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":">"},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/_(_:_:)-1gae2","title":">(_:_:)","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/_(_:_:)-1gae2"}}}