Level__SHIFT 0x10
#define DPM_TABLE_448__UvdBootLevel_MASK 0xff000000
#define DPM_TABLE_448__UvdBootLevel__SHIFT 0x18
#define DPM_TABLE_449__GraphicsInterval_MASK 0xff
#define DPM_TABLE_449__GraphicsInterval__SHIFT 0x0
#define DPM_TABLE_449__GraphicsThermThrottleEnable_MASK 0xff00
#define DPM_TABLE_449__GraphicsThermThrottleEnable__SHIFT 0x8
#define DPM_TABLE_449__GraphicsVoltageChangeEnable_MASK 0xff0000
#define DPM_TABLE_449__GraphicsVoltageChangeEnable__SHIFT 0x10
#define DPM_TABLE_449__GraphicsBootLevel_MASK 0xff000000
#define DPM_TABLE_449__GraphicsBootLevel__SHIFT 0x18
#define DPM_TABLE_450__TemperatureLimitHigh_MASK 0xffff
#define DPM_TABLE_450__TemperatureLimitHigh__SHIFT 0x0
#define DPM_TABLE_450__ThermalInterval_MASK 0xff0000
#define DPM_TABLE_450__ThermalInterval__SHIFT 0x10
#define DPM_TABLE_450__VoltageInterval_MASK 0xff000000
#define DPM_TABLE_450__VoltageInterval__SHIFT 0x18
#define DPM_TABLE_451__MemoryVoltageChangeEnable_MASK 0xff
#define DPM_TABLE_451__MemoryVoltageChangeEnable__SHIFT 0x0
#define DPM_TABLE_451__MemoryBootLevel_MASK 0xff00
#define DPM_TABLE_451__MemoryBootLevel__SHIFT 0x8
#define DPM_TABLE_451__TemperatureLimitLow_MASK 0xffff0000
#define DPM_TABLE_451__TemperatureLimitLow__SHIFT 0x10
#define DPM_TABLE_452__MemoryThermThrottleEnable_MASK 0xff
#define DPM_TABLE_452__MemoryThermThrottleEnable__SHIFT 0x0
#define DPM_TABLE_452__MemoryInterval_MASK 0xff00
#define DPM_TABLE_452__MemoryInterval__SHIFT 0x8
#define DPM_TABLE_452__BootMVdd_MASK 0xffff0000
#define DPM_TABLE_452__BootMVdd__SHIFT 0x10
#define DPM_TABLE_453__PhaseResponseTime_MASK 0xffff
#define DPM_TABLE_453__PhaseResponseTime__SHIFT 0x0
#define DPM_TABLE_453__VoltageResponseTime_MASK 0xffff0000
#define DPM_TABLE_453__VoltageResponseTime__SHIFT 0x10
#define DPM_TABLE_454__DTEMode_MASK 0xff
#define DPM_TABLE_454__DTEMode__SHIFT 0x0
#define DPM_TABLE_454__DTEInterval_MASK 0xff00
#define DPM_TABLE_454__DTEInterval__SHIFT 0x8
#define DPM_TABLE_454__PCIeGenInterval_MASK 0xff0000
#define DPM_TABLE_454__PCIeGenInterval__SHIFT 0x10
#define DPM_TABLE_454__PCIeBootLinkLevel_MASK 0xff000000
#define DPM_TABLE_454__PCIeBootLinkLevel__SHIFT 0x18
#define DPM_TABLE_455__ThermGpio_MASK 0xff
#define DPM_TABLE_455__ThermGpio__SHIFT 0x0
#define DPM_TABLE_455__AcDcGpio_MASK 0xff00
#define DPM_TABLE_455__AcDcGpio__SHIFT 0x8
#define DPM_TABLE_455__VRHotGpio_MASK 0xff0000
#define DPM_TABLE_455__VRHotGpio__SHIFT 0x10
#define DPM_TABLE_455__SVI2Enable_MASK 0xff000000
#define DPM_TABLE_455__SVI2Enable__SHIFT 0x18
#define DPM_TABLE_456__PPM_TemperatureLimit_MASK 0xffff
#define DPM_TABLE_456__PPM_TemperatureLimit__SHIFT 0x0
#define DPM_TABLE_456__PPM_PkgPwrLimit_MASK 0xffff0000
#define DPM_TABLE_456__PPM_PkgPwrLimit__SHIFT 0x10
#define DPM_TABLE_457__TargetTdp_MASK 0xffff
#define DPM_TABLE_457__TargetTdp__SHIFT 0x0
#define DPM_TABLE_457__DefaultTdp_MASK 0xffff0000
#define DPM_TABLE_457__DefaultTdp__SHIFT 0x10
#define DPM_TABLE_458__FpsLowThreshold_MASK 0xffff
#define DPM_TABLE_458__FpsLowThreshold__SHIFT 0x0
#define DPM_TABLE_458__FpsHighThreshold_MASK 0xffff0000
#define DPM_TABLE_458__FpsHighThreshold__SHIFT 0x10
#define DPM_TABLE_459__BAPMTI_R_0_1_0_MASK 0xffff
#define DPM_TABLE_459__BAPMTI_R_0_1_0__SHIFT 0x0
#define DPM_TABLE_459__BAPMTI_R_0_0_0_MASK 0xffff0000
#define DPM_TABLE_459__BAPMTI_R_0_0_0__SHIFT 0x10
#define DPM_TABLE_460__BAPMTI_R_1_0_0_MASK 0xffff
#define DPM_TABLE_460__BAPMTI_R_1_0_0__SHIFT 0x0
#define DPM_TABLE_460__BAPMTI_R_0_2_0_MASK 0xffff0000
#define DPM_TABLE_460__BAPMTI_R_0_2_0__SHIFT 0x10
#define DPM_TABLE_461__BAPMTI_R_1_2_0_MASK 0xffff
#define DPM_TABLE_461__BAPMTI_R_1_2_0__SHIFT 0x0
#define DPM_TABLE_461__BAPMTI_R_1_1_0_MASK 0xffff0000
#define DPM_TABLE_461__BAPMTI_R_1_1_0__SHIFT 0x10
#define DPM_TABLE_462__BAPMTI_R_2_1_0_MASK 0xffff
#define DPM_TABLE_462__BAPMTI_R_2_1_0__SHIFT 0x0
#define DPM_TABLE_462__BAPMTI_R_2_0_0_MASK 0xffff0000
#define DPM_TABLE_462__BAPMTI_R_2_0_0__SHIFT 0x10
#define DPM_TABLE_463__BAPMTI_R_3_0_0_MASK 0xffff
#define DPM_TABLE_463__BAPMTI_R_3_0_0__SHIFT 0x0
#define DPM_TABLE_463__BAPMTI_R_2_2_0_MASK 0xffff0000
#define DPM_TABLE_463__BAPMTI_R_2_2_0__SHIFT 0x10
#define DPM_TABLE_464__BAPMTI_R_3_2_0_MASK 0xffff
#define DPM_TABLE_464__BAPMTI_R_3_2_0__SHIFT 0x0
#define DPM_TABLE_464__BAPMTI_R_3_1_0_MASK 0xffff0000
#define DPM_TABLE_464__BAPMTI_R_3_1_0__SHIFT 0x10
#define DPM_TABLE_465__BAPMTI_R_4_1_0_MASK 0xffff
#define DPM_TABLE_465__BAPMTI_R_4_1_0__SHIFT 0x0
#define DPM_TABLE_465__BAPMTI_R_4_0_0_MASK 0xffff0000
#define DPM_TABLE_465__BAPMTI_R_4_0_0__SHIFT 0x10
#define DPM_TABLE_466__BAPMTI_RC_0_0_0_MASK 0xffff
#define DPM_TABLE_466__BAPMTI_RC_0_0_0__SHIFT 0x0
#define DPM_TABLE_466__BAPMTI_R_4_2_0_MASK 0xffff0000
#define DPM_TABLE_466__BAPMTI_R_4_2_0__SHIFT 0x10
#define DPM_TABLE_467__BAPMTI_RC_0_2_0_MASK 0xffff
#define DPM_TABLE_467__BAPMTI_RC_0_2_0__SHIFT 0x0
#define DPM_TABLE_467__BAPMTI_RC_0_1_0_MASK 0xffff0000
#define DPM_TABLE_467__BAPMTI_RC_0_1_0__SHIFT 0x10
#define DPM_TABLE_468__BAPMTI_RC_1_1_0_MASK 0xffff
#define DPM_TABLE_468__BAPMTI_RC_1_1_0__SHIFT 0x0
#define DPM_TABLE_468__BAPMTI_RC_1_0_0_MASK 0xffff0000
#define DPM_TABLE_468__BAPMTI_RC_1_0_0__SHIFT 0x10
#define DPM_TABLE_469__BAPMTI_RC_2_0_0_MASK 0xffff
#define DPM_TABLE_469__BAPMTI_RC_2_0_0__SHIFT 0x0
#define DPM_TABLE_469__BAPMTI_RC_1_2_0_MASK 0xffff0000
#define DPM_TABLE_469__BAPMTI_RC_1_2_0__SHIFT 0x10
#define DPM_TABLE_470__BAPMTI_RC_2_2_0_MASK 0xffff
#define DPM_TABLE_470__BAPMTI_RC_2_2_0__SHIFT 0x0
#define DPM_TABLE_470__BAPMTI_RC_2_1_0_MASK 0xffff0000
#define DPM_TABLE_470__BAPMTI_RC_2_1_0__SHIFT 0x10
#define DPM_TABLE_471__BAPMTI_RC_3_1_0_MASK 0xffff
#define DPM_TABLE_471__BAPMTI_RC_3_1_0__SHIFT 0x0
#define DPM_TABLE_471__BAPMTI_RC_3_0_0_MASK 0xffff0000
#define DPM_TABLE_471__BAPMTI_RC_3_0_0__SHIFT 0x10
#define DPM_TABLE_472__BAPMTI_RC_4_0_0_MASK 0xffff
#define DPM_TABLE_472__BAPMTI_RC_4_0_0__SHIFT 0x0
#define DPM_TABLE_472__BAPMTI_RC_3_2_0_MASK 0xffff0000
#define DPM_TABLE_472__BAPMTI_RC_3_2_0__SHIFT 0x10
#define DPM_TABLE_473__BAPMTI_RC_4_2_0_MASK 0xffff
#define DPM_TABLE_473__BAPMTI_RC_4_2_0__SHIFT 0x0
#define DPM_TABLE_473__BAPMTI_RC_4_1_0_MASK 0xffff0000
#define DPM_TABLE_473__BAPMTI_RC_4_1_0__SHIFT 0x10
#define DPM_TABLE_474__GpuTjHyst_MASK 0xff
#define DPM_TABLE_474__GpuTjHyst__SHIFT 0x0
#define DPM_TABLE_474__GpuTjMax_MASK 0xff00
#define DPM_TABLE_474__GpuTjMax__SHIFT 0x8
#define DPM_TABLE_474__DTETjOffset_MASK 0xff0000
#define DPM_TABLE_474__DTETjOffset__SHIFT 0x10
#define DPM_TABLE_474__DTEAmbientTempBase_MASK 0xff000000
#define DPM_TABLE_474__DTEAmbientTempBase__SHIFT 0x18
#define DPM_TABLE_475__BootVoltage_Phases_MASK 0xff
#define DPM_TABLE_475__BootVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_475__BootVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_475__BootVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_475__BootVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_475__BootVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_475__BootVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_475__BootVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_476__BAPM_TEMP_GRADIENT_MASK 0xffffffff
#define DPM_TABLE_476__BAPM_TEMP_GRADIENT__SHIFT 0x0
#define DPM_TABLE_477__LowSclkInterruptThreshold_MASK 0xffffffff
#define DPM_TABLE_477__LowSclkInterruptThreshold__SHIFT 0x0
#define DPM_TABLE_478__VddGfxReChkWait_MASK 0xffffffff
#define DPM_TABLE_478__VddGfxReChkWait__SHIFT 0x0
#define DPM_TABLE_479__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_1_MASK 0xff
#define DPM_TABLE_479__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_1__SHIFT 0x0
#define DPM_TABLE_479__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_0_MASK 0xff00
#define DPM_TABLE_479__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_0__SHIFT 0x8
#define DPM_TABLE_479__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_maxVID_MASK 0xff0000
#define DPM_TABLE_479__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_maxVID__SHIFT 0x10
#define DPM_TABLE_479__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_minVID_MASK 0xff000000
#define DPM_TABLE_479__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_minVID__SHIFT 0x18
#define DPM_TABLE_480__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_3_MASK 0xff
#define DPM_TABLE_480__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_3__SHIFT 0x0
#define DPM_TABLE_480__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_2_MASK 0xff00
#define DPM_TABLE_480__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_2__SHIFT 0x8
#define DPM_TABLE_480__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_1_MASK 0xff0000
#define DPM_TABLE_480__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_1__SHIFT 0x10
#define DPM_TABLE_480__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_0_MASK 0xff000000
#define DPM_TABLE_480__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_0__SHIFT 0x18
#define DPM_TABLE_481__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_7_MASK 0xff
#define DPM_TABLE_481__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_7__SHIFT 0x0
#define DPM_TABLE_481__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_6_MASK 0xff00
#define DPM_TABLE_481__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_6__SHIFT 0x8
#define DPM_TABLE_481__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_5_MASK 0xff0000
#define DPM_TABLE_481__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_5__SHIFT 0x10
#define DPM_TABLE_481__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_4_MASK 0xff000000
#define DPM_TABLE_481__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_4__SHIFT 0x18
#define DPM_TABLE_482__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_padding_1_MASK 0xff
#define DPM_TABLE_482__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_padding_1__SHIFT 0x0
#define DPM_TABLE_482__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_padding_0_MASK 0xff00
#define DPM_TABLE_482__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_padding_0__SHIFT 0x8
#define DPM_TABLE_482__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_maxVID_MASK 0xff0000
#define DPM_TABLE_482__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_maxVID__SHIFT 0x10
#define DPM_TABLE_482__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_minVID_MASK 0xff000000
#define DPM_TABLE_482__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_minVID__SHIFT 0x18
#define DPM_TABLE_483__Clo