
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read -define PVT' --

-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../hdl/loopback/loopback.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/loopback/loopback.v
Parsing Verilog input from `../hdl/loopback/loopback.v' to AST representation.
Generating RTLIL representation for module `\loopback'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top loopback; write_json output/loopback/loopback.json' --

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \loopback
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

11.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

11.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

11.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

11.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

11.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc'.

11.2.10. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

11.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

11.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

11.2.13. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

11.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

11.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo'.

11.2.16. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:             $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo
Used module:             $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler

11.2.17. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:             $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo
Used module:             $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 12 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
Cleaned up 1 empty switch.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1218 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1211 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1207 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1200 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1197 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1194 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1191 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1188 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1180 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1173 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1169 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1162 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1159 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1156 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1153 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1150 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$972 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:91$2323 in module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:309$1888 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:277$1886 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:251$1872 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:203$2694 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:170$2655 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:107$2638 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:75$2620 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:207$2608 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:174$2592 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:98$2560 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:80$2558 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 90 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:338$2348 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:308$2346 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:287$2337 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:90$2327 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:200$1455 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:149$1439 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:97$1410 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:84$1400 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:68$1398 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:107$1382 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:107$1382 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:87$1380 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:69$1370 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 1 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 116 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1221'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1199'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1196'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1183'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1168'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1161'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1158'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1155'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1152'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1149'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1147'.
  Set init value: \Q = 1'0
Found init rule in `\loopback.$proc$../hdl/loopback/loopback.v:53$977'.
  Set init value: \rstn_sync = 2'00

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1218'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1207'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1197'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1191'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1180'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1169'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1159'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1153'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
Found async reset \rstn_i in `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2323'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1872'.
Found async reset \app_rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2694'.
Found async reset \rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
Found async reset \rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2638'.
Found async reset \rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2620'.
Found async reset \app_rstn_i in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2608'.
Found async reset \rstn_i in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2592'.
Found async reset \rstn_i in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2558'.
Found async reset \rstn in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
Found async reset \rstn_i in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2337'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2327'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1410'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1398'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1380'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1370'.

11.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1221'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1210'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1207'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1206'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1200'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1199'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1197'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1196'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1191'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1188'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1184'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1183'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1180'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1172'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1169'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1168'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1162'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1161'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1159'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1158'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1156'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1155'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1153'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1152'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1150'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1149'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1148'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1147'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1146'.
Creating decoders for process `\loopback.$proc$../hdl/loopback/loopback.v:53$977'.
Creating decoders for process `\loopback.$proc$../hdl/loopback/loopback.v:59$976'.
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2323'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
     1/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1860.$result[7:0]$1991 [7]
     2/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1860.$result[7:0]$1991 [5]
     3/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1860.$result[7:0]$1991 [4]
     4/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1860.$result[7:0]$1991 [3]
     5/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1860.$result[7:0]$1991 [2]
     6/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1860.$result[7:0]$1991 [1]
     7/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1860.$result[7:0]$1991 [0]
     8/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1859.$result[7:0]$1988 [7]
     9/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1859.$result[7:0]$1988 [4]
    10/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1859.$result[7:0]$1988 [3]
    11/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1859.$result[7:0]$1988 [2]
    12/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1859.$result[7:0]$1988 [1]
    13/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1859.$result[7:0]$1988 [0]
    14/291: $3\dataout_toggle_d[15:0] [15:1]
    15/291: $3\dataout_toggle_d[15:0] [0]
    16/291: $9\crc16$func$../../../usb_cdc/sie.v:524$1858.$result[15:0]$2288
    17/291: $8\crc16$func$../../../usb_cdc/sie.v:524$1858.$result[15:0]$2284
    18/291: $7\crc16$func$../../../usb_cdc/sie.v:524$1858.$result[15:0]$2280
    19/291: $6\crc16$func$../../../usb_cdc/sie.v:524$1858.$result[15:0]$2276
    20/291: $5\crc16$func$../../../usb_cdc/sie.v:524$1858.$result[15:0]$2272
    21/291: $4\crc16$func$../../../usb_cdc/sie.v:524$1858.$result[15:0]$2268
    22/291: $3\crc16$func$../../../usb_cdc/sie.v:524$1858.$result[15:0]$2264
    23/291: $25\phy_state_d[3:0]
    24/291: $6\in_ready[0:0]
    25/291: $3\datain_toggle_d[15:0] [0]
    26/291: $5\in_ready[0:0]
    27/291: $5\tx_data[7:0]
    28/291: $10\pid_d[3:0]
    29/291: $23\phy_state_d[3:0]
    30/291: $4\tx_data[7:0]
    31/291: $9\pid_d[3:0]
    32/291: $4\in_ready[0:0]
    33/291: $22\phy_state_d[3:0]
    34/291: $3\tx_data[7:0]
    35/291: $8\pid_d[3:0]
    36/291: $3\in_ready[0:0]
    37/291: $2\data_d[15:0] [15:8]
    38/291: $9\crc16$func$../../../usb_cdc/sie.v:473$1857.$result[15:0]$2225
    39/291: $8\crc16$func$../../../usb_cdc/sie.v:473$1857.$result[15:0]$2221
    40/291: $7\crc16$func$../../../usb_cdc/sie.v:473$1857.$result[15:0]$2217
    41/291: $6\crc16$func$../../../usb_cdc/sie.v:473$1857.$result[15:0]$2213
    42/291: $5\crc16$func$../../../usb_cdc/sie.v:473$1857.$result[15:0]$2209
    43/291: $4\crc16$func$../../../usb_cdc/sie.v:473$1857.$result[15:0]$2205
    44/291: $3\crc16$func$../../../usb_cdc/sie.v:473$1857.$result[15:0]$2201
    45/291: $7\pid_d[3:0]
    46/291: $14\dataout_toggle_d[15:0]
    47/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:462$1856[15:0]$2191
    48/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:462$1855[15:0]$2190
    49/291: $6\pid_d[3:0]
    50/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:462$1856[15:0]$2188
    51/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:462$1855[15:0]$2187
    52/291: $13\dataout_toggle_d[15:0]
    53/291: $15\out_eop[0:0]
    54/291: $12\dataout_toggle_d[15:0]
    55/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:453$1854[15:0]$2176
    56/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:453$1853[15:0]$2175
    57/291: $5\out_err[0:0]
    58/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:462$1856[15:0]$2168
    59/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:462$1855[15:0]$2167
    60/291: $11\dataout_toggle_d[15:0]
    61/291: $5\pid_d[3:0]
    62/291: $21\phy_state_d[3:0]
    63/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:453$1854[15:0]$2166
    64/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:453$1853[15:0]$2165
    65/291: $14\out_eop[0:0]
    66/291: $4\out_err[0:0]
    67/291: $11\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2162
    68/291: $10\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2158
    69/291: $9\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2154
    70/291: $8\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2150
    71/291: $7\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2146
    72/291: $6\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2142
    73/291: $5\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2138
    74/291: $4\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2134
    75/291: $3\out_valid[0:0]
    76/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:462$1856[15:0]$2131
    77/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:462$1855[15:0]$2130
    78/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:453$1854[15:0]$2129
    79/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:453$1853[15:0]$2128
    80/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1852.i[3:0]$2127
    81/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1852.crc[15:0]$2126
    82/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1852.data[7:0]$2125
    83/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2124
    84/291: $13\out_eop[0:0]
    85/291: $3\out_err[0:0]
    86/291: $10\dataout_toggle_d[15:0]
    87/291: $4\pid_d[3:0]
    88/291: $20\phy_state_d[3:0]
    89/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1860.$result[7:0]$1991 [6]
    90/291: $9\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2117
    91/291: $8\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2113
    92/291: $7\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2109
    93/291: $6\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2105
    94/291: $5\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2101
    95/291: $4\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2097
    96/291: $3\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2093
    97/291: $19\phy_state_d[3:0]
    98/291: $24\phy_state_d[3:0]
    99/291: $9\dataout_toggle_d[0:0]
   100/291: $13\datain_toggle_d[0:0]
   101/291: $18\phy_state_d[3:0]
   102/291: $11\out_eop[0:0]
   103/291: $8\dataout_toggle_d[0:0]
   104/291: $12\datain_toggle_d[0:0]
   105/291: $10\out_eop[0:0]
   106/291: $7\dataout_toggle_d[0:0]
   107/291: $11\datain_toggle_d[0:0]
   108/291: $17\phy_state_d[3:0]
   109/291: $5\frame_d[10:0]
   110/291: $9\out_eop[0:0]
   111/291: $6\dataout_toggle_d[0:0]
   112/291: $10\datain_toggle_d[0:0]
   113/291: $5\endp_d[3:0]
   114/291: $5\addr_d[6:0]
   115/291: $16\phy_state_d[3:0]
   116/291: $8\out_eop[0:0]
   117/291: $5\dataout_toggle_d[0:0]
   118/291: $9\datain_toggle_d[0:0]
   119/291: $4\frame_d[10:0]
   120/291: $4\endp_d[3:0]
   121/291: $4\addr_d[6:0]
   122/291: $15\phy_state_d[3:0]
   123/291: $14\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2082
   124/291: $13\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2078
   125/291: $12\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2074
   126/291: $11\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2070
   127/291: $10\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2066
   128/291: $9\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2062
   129/291: $8\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2058
   130/291: $7\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2054
   131/291: $6\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2050
   132/291: $5\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2046
   133/291: $4\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2042
   134/291: $7\out_eop[0:0]
   135/291: $4\dataout_toggle_d[0:0]
   136/291: $8\datain_toggle_d[0:0]
   137/291: $3\frame_d[10:0]
   138/291: $3\endp_d[3:0]
   139/291: $3\addr_d[6:0]
   140/291: $14\phy_state_d[3:0]
   141/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1850.i[2:0]$2039
   142/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1850.$result[4:0]$2037 [3]
   143/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1850.$result[4:0]$2037 [2]
   144/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1850.$result[4:0]$2037 [1]
   145/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1850.$result[4:0]$2037 [0]
   146/291: $12\out_eop[0:0]
   147/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1850.data[4:0]$2038
   148/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1849.i[3:0]$2036
   149/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2034
   150/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1849.data[10:0]$2035
   151/291: $2\data_d[15:0] [7:0]
   152/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1859.$result[7:0]$1988 [5]
   153/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1850.$result[4:0]$2037 [4]
   154/291: $10\crc16$func$../../../usb_cdc/sie.v:473$1857.$result[15:0]$2229
   155/291: $13\phy_state_d[3:0]
   156/291: $11\phy_state_d[3:0]
   157/291: $6\in_data_ack[0:0]
   158/291: $6\out_eop[0:0]
   159/291: $7\datain_toggle_d[15:0]
   160/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:382$1848[15:0]$2020
   161/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:382$1847[15:0]$2019
   162/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:382$1848[15:0]$2015
   163/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:382$1847[15:0]$2014
   164/291: $5\in_data_ack[0:0]
   165/291: $5\out_eop[0:0]
   166/291: $6\datain_toggle_d[15:0]
   167/291: $10\phy_state_d[3:0]
   168/291: $9\phy_state_d[3:0]
   169/291: $8\phy_state_d[3:0]
   170/291: $7\phy_state_d[3:0]
   171/291: $6\phy_state_d[3:0]
   172/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:382$1848[15:0]$2001
   173/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:382$1847[15:0]$2000
   174/291: $4\in_data_ack[0:0]
   175/291: $4\out_eop[0:0]
   176/291: $5\datain_toggle_d[15:0]
   177/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:382$1848[15:0]$1999
   178/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:382$1847[15:0]$1998
   179/291: $3\in_data_ack[0:0]
   180/291: $3\out_eop[0:0]
   181/291: $4\datain_toggle_d[15:0]
   182/291: $5\phy_state_d[3:0]
   183/291: $3\pid_d[3:0]
   184/291: $4\phy_state_d[3:0]
   185/291: $3\phy_state_d[3:0]
   186/291: $2\phy_state_d[3:0]
   187/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1860.i[3:0]$1993
   188/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1860.data[7:0]$1992
   189/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1859.$result[7:0]$1988 [6]
   190/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1859.i[3:0]$1990
   191/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1859.data[7:0]$1989
   192/291: $3\datain_toggle_d[15:0] [15:1]
   193/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1858.i[3:0]$1987
   194/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1858.crc[15:0]$1986
   195/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1858.data[7:0]$1985
   196/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1858.$result[15:0]$1984
   197/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1857.i[3:0]$1983
   198/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1857.crc[15:0]$1982
   199/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1857.data[7:0]$1981
   200/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1857.$result[15:0]$1980
   201/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:462$1856[15:0]$1979
   202/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:462$1855[15:0]$1978
   203/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:453$1854[15:0]$1977
   204/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:453$1853[15:0]$1976
   205/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1852.i[3:0]$1975
   206/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1852.crc[15:0]$1974
   207/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1852.data[7:0]$1973
   208/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$1972
   209/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1851.i[3:0]$1971
   210/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1851.crc[15:0]$1970
   211/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1851.data[7:0]$1969
   212/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$1968
   213/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1850.i[2:0]$1967
   214/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1850.data[4:0]$1966
   215/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1850.$result[4:0]$1965
   216/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1849.i[3:0]$1964
   217/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1849.data[10:0]$1963
   218/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$1962
   219/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:382$1848[15:0]$1961
   220/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:382$1847[15:0]$1960
   221/291: $2\in_req[0:0]
   222/291: $2\in_ready[0:0]
   223/291: $2\tx_valid[0:0]
   224/291: $2\tx_data[7:0]
   225/291: $2\in_data_ack[0:0]
   226/291: $2\out_eop[0:0]
   227/291: $2\out_err[0:0]
   228/291: $2\out_valid[0:0]
   229/291: $2\in_byte_d[3:0]
   230/291: $10\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2121
   231/291: $10\crc16$func$../../../usb_cdc/sie.v:524$1858.$result[15:0]$2292
   232/291: $2\crc16_d[15:0]
   233/291: $2\frame_d[10:0]
   234/291: $2\endp_d[3:0]
   235/291: $2\addr_d[6:0]
   236/291: $2\pid_d[3:0]
   237/291: $12\phy_state_d[3:0]
   238/291: $1\out_err[0:0]
   239/291: $1\phy_state_d[3:0]
   240/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1860.i[3:0]$1959
   241/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1860.data[7:0]$1958
   242/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1860.$result[7:0]$1957
   243/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1859.i[3:0]$1956
   244/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1859.data[7:0]$1955
   245/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1859.$result[7:0]$1954
   246/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1858.i[3:0]$1953
   247/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1858.crc[15:0]$1952
   248/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1858.data[7:0]$1951
   249/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1858.$result[15:0]$1950
   250/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1857.i[3:0]$1949
   251/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1857.crc[15:0]$1948
   252/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1857.data[7:0]$1947
   253/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1857.$result[15:0]$1946
   254/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:462$1856[15:0]$1945
   255/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:462$1855[15:0]$1944
   256/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:453$1854[15:0]$1943
   257/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:453$1853[15:0]$1942
   258/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1852.i[3:0]$1941
   259/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1852.crc[15:0]$1940
   260/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1852.data[7:0]$1939
   261/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$1938
   262/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1851.i[3:0]$1937
   263/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1851.crc[15:0]$1936
   264/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1851.data[7:0]$1935
   265/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$1934
   266/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1850.i[2:0]$1933
   267/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1850.data[4:0]$1932
   268/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1850.$result[4:0]$1931
   269/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1849.i[3:0]$1930
   270/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1849.data[10:0]$1929
   271/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$1928
   272/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:382$1848[15:0]$1927
   273/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:382$1847[15:0]$1926
   274/291: $1\in_req[0:0]
   275/291: $1\in_ready[0:0]
   276/291: $1\tx_valid[0:0]
   277/291: $1\tx_data[7:0]
   278/291: $1\in_data_ack[0:0]
   279/291: $1\out_eop[0:0]
   280/291: $1\out_valid[0:0]
   281/291: $1\in_byte_d[3:0]
   282/291: $2\dataout_toggle_d[15:0]
   283/291: $2\datain_toggle_d[15:0]
   284/291: $1\crc16_d[15:0]
   285/291: $1\frame_d[10:0]
   286/291: $1\endp_d[3:0]
   287/291: $1\addr_d[6:0]
   288/291: $1\pid_d[3:0]
   289/291: $1\data_d[15:0]
   290/291: $1\dataout_toggle_d[1:1]
   291/291: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1872'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2694'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
     1/19: $5$lookahead\in_fifo_q$2654[71:0]$2679
     2/19: $5$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2616[71:0]$2678
     3/19: $5$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2615[71:0]$2677
     4/19: $4$lookahead\in_fifo_q$2654[71:0]$2675
     5/19: $4$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2616[71:0]$2674
     6/19: $4$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2615[71:0]$2673
     7/19: $3$lookahead\in_fifo_q$2654[71:0]$2671
     8/19: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2616[71:0]$2670
     9/19: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2615[71:0]$2669
    10/19: $2$lookahead\in_fifo_q$2654[71:0]$2666
    11/19: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2616[71:0]$2665
    12/19: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2615[71:0]$2664
    13/19: $1$lookahead\in_fifo_q$2654[71:0]$2662
    14/19: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2616[71:0]$2661
    15/19: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2615[71:0]$2660
    16/19: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
    17/19: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    18/19: $0\delay_in_cnt_q[1:0]
    19/19: $0\in_last_q[3:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2638'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2620'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2608'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2592'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2560'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2557[71:0]$2574
     5/23: $3$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2556[71:0]$2573
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2557[71:0]$2568
    14/23: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2556[71:0]$2567
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2557[71:0]$2565
    21/23: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2556[71:0]$2564
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2558'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
     1/187: $20\state_d[2:0]
     2/187: $19\state_d[2:0]
     3/187: $7\in_toggle_reset[0:0]
     4/187: $7\out_toggle_reset[0:0]
     5/187: $7\dev_state_dd[1:0]
     6/187: $6\dev_state_dd[1:0]
     7/187: $6\addr_dd[6:0]
     8/187: $6\out_toggle_reset[0:0]
     9/187: $6\in_toggle_reset[0:0]
    10/187: $18\state_d[2:0]
    11/187: $5\out_toggle_reset[0:0]
    12/187: $5\in_toggle_reset[0:0]
    13/187: $5\addr_dd[6:0]
    14/187: $5\dev_state_dd[1:0]
    15/187: $4\out_toggle_reset[0:0]
    16/187: $4\in_toggle_reset[0:0]
    17/187: $4\addr_dd[6:0]
    18/187: $4\dev_state_dd[1:0]
    19/187: $17\state_d[2:0]
    20/187: $10\in_valid[0:0]
    21/187: $4\in_zlp[0:0]
    22/187: $16\state_d[2:0]
    23/187: $15\state_d[2:0]
    24/187: $9\in_valid[0:0]
    25/187: $9\in_data[7:0]
    26/187: $8\in_valid[0:0]
    27/187: $8\in_data[7:0]
    28/187: $7\in_valid[0:0]
    29/187: $7\in_data[7:0]
    30/187: $8\byte_cnt_d[6:0]
    31/187: $14\state_d[2:0]
    32/187: $13\state_d[2:0]
    33/187: $12\state_d[2:0]
    34/187: $6\in_valid[0:0]
    35/187: $6\in_data[7:0]
    36/187: $7\byte_cnt_d[6:0]
    37/187: $11\state_d[2:0]
    38/187: $5\in_valid[0:0]
    39/187: $5\in_data[7:0]
    40/187: $6\byte_cnt_d[6:0]
    41/187: $4\in_valid[0:0]
    42/187: $4\in_data[7:0]
    43/187: $5\byte_cnt_d[6:0]
    44/187: $10\state_d[2:0]
    45/187: $9\state_d[2:0]
    46/187: $8\state_d[2:0]
    47/187: $7\state_d[2:0]
    48/187: $6\state_d[2:0]
    49/187: $65\req_d[3:0]
    50/187: $64\req_d[3:0]
    51/187: $63\req_d[3:0]
    52/187: $62\req_d[3:0]
    53/187: $9\max_length_d[6:0]
    54/187: $61\req_d[3:0]
    55/187: $60\req_d[3:0]
    56/187: $59\req_d[3:0]
    57/187: $8\max_length_d[6:0]
    58/187: $58\req_d[3:0]
    59/187: $57\req_d[3:0]
    60/187: $56\req_d[3:0]
    61/187: $55\req_d[3:0]
    62/187: $7\max_length_d[6:0]
    63/187: $54\req_d[3:0]
    64/187: $53\req_d[3:0]
    65/187: $52\req_d[3:0]
    66/187: $6\max_length_d[6:0]
    67/187: $51\req_d[3:0]
    68/187: $50\req_d[3:0]
    69/187: $49\req_d[3:0]
    70/187: $48\req_d[3:0]
    71/187: $47\req_d[3:0]
    72/187: $46\req_d[3:0]
    73/187: $45\req_d[3:0]
    74/187: $44\req_d[3:0]
    75/187: $43\req_d[3:0]
    76/187: $42\req_d[3:0]
    77/187: $41\req_d[3:0]
    78/187: $40\req_d[3:0]
    79/187: $39\req_d[3:0]
    80/187: $38\req_d[3:0]
    81/187: $37\req_d[3:0]
    82/187: $36\req_d[3:0]
    83/187: $35\req_d[3:0]
    84/187: $34\req_d[3:0]
    85/187: $33\req_d[3:0]
    86/187: $32\req_d[3:0]
    87/187: $31\req_d[3:0]
    88/187: $30\req_d[3:0]
    89/187: $29\req_d[3:0]
    90/187: $28\req_d[3:0]
    91/187: $27\req_d[3:0]
    92/187: $8\dev_state_d[1:0]
    93/187: $26\req_d[3:0]
    94/187: $7\dev_state_d[1:0]
    95/187: $25\req_d[3:0]
    96/187: $7\addr_d[6:0]
    97/187: $24\req_d[3:0]
    98/187: $23\req_d[3:0]
    99/187: $22\req_d[3:0]
   100/187: $21\req_d[3:0]
   101/187: $20\req_d[3:0]
   102/187: $19\req_d[3:0]
   103/187: $18\req_d[3:0]
   104/187: $6\dev_state_d[1:0]
   105/187: $6\addr_d[6:0]
   106/187: $17\req_d[3:0]
   107/187: $16\req_d[3:0]
   108/187: $15\req_d[3:0]
   109/187: $14\req_d[3:0]
   110/187: $13\req_d[3:0]
   111/187: $12\req_d[3:0]
   112/187: $11\req_d[3:0]
   113/187: $10\req_d[3:0]
   114/187: $9\req_d[3:0]
   115/187: $8\req_d[3:0]
   116/187: $7\req_d[3:0]
   117/187: $6\req_d[3:0]
   118/187: $5\req_d[3:0]
   119/187: $5\rec_d[1:0]
   120/187: $5\class_d[0:0]
   121/187: $5\in_dir_d[0:0]
   122/187: $5\in_endp_d[0:0]
   123/187: $5\dev_state_d[1:0]
   124/187: $5\max_length_d[6:0]
   125/187: $5\addr_d[6:0]
   126/187: $4\in_endp_d[0:0]
   127/187: $4\dev_state_d[1:0]
   128/187: $4\req_d[3:0]
   129/187: $4\rec_d[1:0]
   130/187: $4\class_d[0:0]
   131/187: $4\in_dir_d[0:0]
   132/187: $4\max_length_d[6:0]
   133/187: $4\addr_d[6:0]
   134/187: $4\byte_cnt_d[6:0]
   135/187: $5\state_d[2:0]
   136/187: $3\out_toggle_reset[0:0]
   137/187: $3\in_toggle_reset[0:0]
   138/187: $3\in_valid[0:0]
   139/187: $3\in_zlp[0:0]
   140/187: $3\in_data[7:0]
   141/187: $3\in_endp_d[0:0]
   142/187: $3\addr_dd[6:0]
   143/187: $3\dev_state_dd[1:0]
   144/187: $3\dev_state_d[1:0]
   145/187: $3\req_d[3:0]
   146/187: $3\rec_d[1:0]
   147/187: $3\class_d[0:0]
   148/187: $3\in_dir_d[0:0]
   149/187: $3\max_length_d[6:0]
   150/187: $3\byte_cnt_d[6:0]
   151/187: $4\state_d[2:0]
   152/187: $3\addr_d[6:0]
   153/187: $3\state_d[2:0]
   154/187: $2\out_toggle_reset[0:0]
   155/187: $2\in_toggle_reset[0:0]
   156/187: $2\in_valid[0:0]
   157/187: $2\in_zlp[0:0]
   158/187: $2\in_data[7:0]
   159/187: $2\in_endp_d[0:0]
   160/187: $2\addr_dd[6:0]
   161/187: $2\dev_state_dd[1:0]
   162/187: $2\dev_state_d[1:0]
   163/187: $2\req_d[3:0]
   164/187: $2\rec_d[1:0]
   165/187: $2\class_d[0:0]
   166/187: $2\in_dir_d[0:0]
   167/187: $2\max_length_d[6:0]
   168/187: $2\byte_cnt_d[6:0]
   169/187: $2\addr_d[6:0]
   170/187: $2\state_d[2:0]
   171/187: $1\state_d[2:0]
   172/187: $1\out_toggle_reset[0:0]
   173/187: $1\in_toggle_reset[0:0]
   174/187: $1\in_valid[0:0]
   175/187: $1\in_zlp[0:0]
   176/187: $1\in_data[7:0]
   177/187: $1\in_endp_d[0:0]
   178/187: $1\addr_dd[6:0]
   179/187: $1\dev_state_dd[1:0]
   180/187: $1\dev_state_d[1:0]
   181/187: $1\req_d[3:0]
   182/187: $1\rec_d[1:0]
   183/187: $1\class_d[0:0]
   184/187: $1\in_dir_d[0:0]
   185/187: $1\max_length_d[6:0]
   186/187: $1\byte_cnt_d[6:0]
   187/187: $1\addr_d[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2337'.
     1/3: $0\usb_reset_q[0:0]
     2/3: $0\in_req_q[0:0]
     3/3: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2327'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1455'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1410'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1400'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1398'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1382'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1380'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1370'.
     1/1: $0\clk_cnt_q[1:0]

11.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:382$1847' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:382$1848' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1849.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1849.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1849.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1850.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1850.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1850.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1851.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1851.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1851.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1851.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1852.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1852.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1852.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1852.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:453$1853' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:453$1854' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:462$1855' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:462$1856' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1857.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1857.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1857.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1857.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1858.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1858.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1858.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1858.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1859.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1859.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1859.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1860.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1860.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1860.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_state_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2560'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_fifo_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2560'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2560'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_dd' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2560'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_nak_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2560'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2556' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2560'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2557' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2560'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_data' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_zlp' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_valid' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\out_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1455'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1455'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1455'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1455'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1455'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1400'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1382'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1382'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1382'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1382'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1382'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1382'.

11.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1218'.
  created $adff cell `$procdff$11793' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1211'.
  created $dff cell `$procdff$11794' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1207'.
  created $adff cell `$procdff$11795' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1200'.
  created $dff cell `$procdff$11796' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1197'.
  created $adff cell `$procdff$11797' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1194'.
  created $dff cell `$procdff$11798' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1191'.
  created $adff cell `$procdff$11799' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1188'.
  created $dff cell `$procdff$11800' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1186'.
  created $dff cell `$procdff$11801' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1184'.
  created $dff cell `$procdff$11802' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1180'.
  created $adff cell `$procdff$11803' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1173'.
  created $dff cell `$procdff$11804' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1169'.
  created $adff cell `$procdff$11805' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1162'.
  created $dff cell `$procdff$11806' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1159'.
  created $adff cell `$procdff$11807' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1156'.
  created $dff cell `$procdff$11808' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1153'.
  created $adff cell `$procdff$11809' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1150'.
  created $dff cell `$procdff$11810' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1148'.
  created $dff cell `$procdff$11811' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1146'.
  created $dff cell `$procdff$11812' with positive edge clock.
Creating register for signal `\loopback.\rstn_sync' using process `\loopback.$proc$../hdl/loopback/loopback.v:59$976'.
  created $dff cell `$procdff$11813' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
  created $adff cell `$procdff$11814' with positive edge clock and negative level reset.
Creating register for signal `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.\rstn_sq' using process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2323'.
  created $adff cell `$procdff$11815' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
  created $adff cell `$procdff$11816' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
  created $adff cell `$procdff$11817' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
  created $adff cell `$procdff$11818' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
  created $adff cell `$procdff$11819' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
  created $adff cell `$procdff$11820' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
  created $adff cell `$procdff$11821' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
  created $adff cell `$procdff$11822' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
  created $adff cell `$procdff$11823' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
  created $adff cell `$procdff$11824' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
  created $adff cell `$procdff$11825' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1872'.
  created $adff cell `$procdff$11826' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1872'.
  created $adff cell `$procdff$11827' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1872'.
  created $adff cell `$procdff$11828' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1872'.
  created $adff cell `$procdff$11829' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2694'.
  created $adff cell `$procdff$11830' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2694'.
  created $adff cell `$procdff$11831' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_fifo_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
  created $adff cell `$procdff$11832' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_last_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
  created $adff cell `$procdff$11833' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\delay_in_cnt_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
  created $adff cell `$procdff$11834' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
  created $adff cell `$procdff$11835' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
  created $adff cell `$procdff$11836' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2615' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
  created $adff cell `$procdff$11837' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2616' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
  created $adff cell `$procdff$11838' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$lookahead\in_fifo_q$2654' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
  created $adff cell `$procdff$11839' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_first_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2638'.
  created $adff cell `$procdff$11840' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_first_qq' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2638'.
  created $adff cell `$procdff$11841' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_req_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2620'.
  created $adff cell `$procdff$11842' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_state_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2620'.
  created $adff cell `$procdff$11843' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_valid_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2620'.
  created $adff cell `$procdff$11844' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2608'.
  created $adff cell `$procdff$11845' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_first_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2592'.
  created $adff cell `$procdff$11846' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_full_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2592'.
  created $adff cell `$procdff$11847' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\delay_out_cnt_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2592'.
  created $adff cell `$procdff$11848' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2592'.
  created $adff cell `$procdff$11849' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2592'.
  created $adff cell `$procdff$11850' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_state_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2558'.
  created $adff cell `$procdff$11851' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_fifo_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2558'.
  created $adff cell `$procdff$11852' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2558'.
  created $adff cell `$procdff$11853' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_qq' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2558'.
  created $adff cell `$procdff$11854' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_nak_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2558'.
  created $adff cell `$procdff$11855' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11856' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11857' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11858' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11859' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11860' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11861' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11862' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11863' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11864' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11865' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
  created $adff cell `$procdff$11866' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2337'.
  created $adff cell `$procdff$11867' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_req_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2337'.
  created $adff cell `$procdff$11868' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\usb_reset_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2337'.
  created $adff cell `$procdff$11869' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2327'.
  created $adff cell `$procdff$11870' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
  created $adff cell `$procdff$11871' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
  created $adff cell `$procdff$11872' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
  created $adff cell `$procdff$11873' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
  created $adff cell `$procdff$11874' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
  created $adff cell `$procdff$11875' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
  created $adff cell `$procdff$11876' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
  created $adff cell `$procdff$11877' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
  created $adff cell `$procdff$11878' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
  created $adff cell `$procdff$11879' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1410'.
  created $adff cell `$procdff$11880' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1398'.
  created $adff cell `$procdff$11881' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1398'.
  created $adff cell `$procdff$11882' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1380'.
  created $adff cell `$procdff$11883' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1380'.
  created $adff cell `$procdff$11884' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1380'.
  created $adff cell `$procdff$11885' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1380'.
  created $adff cell `$procdff$11886' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1380'.
  created $adff cell `$procdff$11887' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1380'.
  created $adff cell `$procdff$11888' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1370'.
  created $adff cell `$procdff$11889' with positive edge clock and negative level reset.

11.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1221'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1218'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1218'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1211'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1211'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1210'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1207'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1207'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1206'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1200'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1200'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1199'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1197'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1196'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1194'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1194'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1191'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1188'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1188'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1186'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1186'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1184'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1183'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1180'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1180'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1173'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1173'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1172'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1169'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1169'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1168'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1162'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1162'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1161'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1159'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1158'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1156'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1156'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1155'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1153'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1152'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1150'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1150'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1149'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1148'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1148'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1147'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1146'.
Removing empty process `loopback.$proc$../hdl/loopback/loopback.v:53$977'.
Removing empty process `loopback.$proc$../hdl/loopback/loopback.v:59$976'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
Removing empty process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2323'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1888'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1886'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1872'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1872'.
Found and cleaned up 1 empty switch in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2694'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2694'.
Found and cleaned up 6 empty switches in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2655'.
Found and cleaned up 5 empty switches in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2638'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2638'.
Found and cleaned up 6 empty switches in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2620'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2620'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2608'.
Found and cleaned up 6 empty switches in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2592'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2592'.
Found and cleaned up 5 empty switches in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2560'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2560'.
Found and cleaned up 1 empty switch in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2558'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2558'.
Found and cleaned up 90 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2348'.
Found and cleaned up 1 empty switch in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2346'.
Found and cleaned up 2 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2337'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2337'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2327'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1455'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1455'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1439'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1410'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1410'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1400'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1400'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1398'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1382'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1382'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1380'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1380'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1370'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1370'.
Cleaned up 264 empty switches.

11.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
Optimizing module prescaler.
Optimizing module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~150 debug messages>
Optimizing module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
<suppressed ~35 debug messages>
Optimizing module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
<suppressed ~28 debug messages>
Optimizing module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
<suppressed ~124 debug messages>
Optimizing module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module prescaler.
Deleting now unused module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Deleting now unused module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Deleting now unused module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Deleting now unused module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~9 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~32 debug messages>

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 465 unused cells and 3173 unused wires.
<suppressed ~486 debug messages>

11.9. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~2352 debug messages>
Removed a total of 784 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6903: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6906: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11351: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7590.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7816.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7848.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7929.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7949.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6949.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8084.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8223.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8478.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8855.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10185.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2945.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2948.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2990.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3041.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3555.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10464.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3978.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4247.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4564.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4983.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5256.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5273.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5273.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5855.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5949.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7194.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10740.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7284.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11227.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11478.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11755.
Removed 1304 multiplexer ports.
<suppressed ~155 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5198: $auto$opt_reduce.cc:134:opt_mux$11893
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6322: $auto$opt_reduce.cc:134:opt_mux$11895
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6338: $auto$opt_reduce.cc:134:opt_mux$11897
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6445: { $flatten\u_usb_cdc.\u_sie.$procmux$3134_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1877_Y $auto$opt_reduce.cc:134:opt_mux$11899 $flatten\u_usb_cdc.\u_sie.$procmux$2858_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3132: $auto$opt_reduce.cc:134:opt_mux$11901
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11307: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10749_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1425_Y $auto$opt_reduce.cc:134:opt_mux$11903 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11697: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11525_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11440_CMP $auto$opt_reduce.cc:134:opt_mux$11905 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11737: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11525_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11440_CMP $auto$opt_reduce.cc:134:opt_mux$11907 }
  Optimizing cells in module \loopback.
Performed a total of 8 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~147 debug messages>
Removed a total of 49 cells.

11.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 2123 unused wires.
<suppressed ~1 debug messages>

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~163 debug messages>

11.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8182: $auto$opt_reduce.cc:134:opt_mux$11909
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8421: { $auto$opt_reduce.cc:134:opt_mux$11913 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8053_CMP $auto$opt_reduce.cc:134:opt_mux$11911 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8669: $auto$opt_reduce.cc:134:opt_mux$11915
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8901: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7144_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8079_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8053_CMP $auto$opt_reduce.cc:134:opt_mux$11917 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9175: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9056_CMP $auto$opt_reduce.cc:134:opt_mux$11919 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9542: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7144_CMP $auto$opt_reduce.cc:134:opt_mux$11921 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7189_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7207_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5654: { $flatten\u_usb_cdc.\u_sie.$procmux$5276_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5275_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11721: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2297_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11440_CMP $auto$opt_reduce.cc:134:opt_mux$11923 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11737: { $auto$opt_reduce.cc:134:opt_mux$11925 $auto$opt_reduce.cc:134:opt_mux$11905 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$11914: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8079_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8053_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7488_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7207_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7189_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7144_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2527_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2523_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$11916: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7488_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7207_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7189_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2527_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2523_Y }
  Optimizing cells in module \loopback.
Performed a total of 11 changes.

11.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.13. Executing OPT_DFF pass (perform DFF optimizations).

11.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.16. Rerunning OPT passes. (Maybe there is more to do..)

11.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~163 debug messages>

11.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.10.20. Executing OPT_DFF pass (perform DFF optimizations).

11.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.23. Finished OPT passes. (There is nothing left to do.)

11.11. Executing FSM pass (extract and optimize FSM).

11.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register loopback.u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q.
Not marking loopback.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register loopback.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register loopback.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

11.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$11851
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2572_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2571_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2572_Y \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2571_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11863
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10038_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10039_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10040_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10042_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10043_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10020_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11909
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$2404_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11911
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8053_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11913
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2495_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2490_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11915
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11917
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8079_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7144_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$2468_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$2446_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$2438_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9056_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2413_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2419_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7207_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7189_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11921
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$2412_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$2401_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2360_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9663_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9699_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9774_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9813_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9853_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$2388_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2383_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$2380_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$2377_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2367_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2369_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$2364_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$2397_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$2359_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2360_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2516_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2523_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2527_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7144_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7189_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7207_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7488_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8053_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8079_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9056_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$11909 \u_usb_cdc.setup $auto$opt_reduce.cc:134:opt_mux$11911 $auto$opt_reduce.cc:134:opt_mux$11913 $auto$opt_reduce.cc:134:opt_mux$11915 $auto$opt_reduce.cc:134:opt_mux$11917 \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10043_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10042_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10040_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10039_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10038_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10020_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9853_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9813_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9774_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9699_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9663_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2495_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2490_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$2468_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$2446_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$2438_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2419_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2413_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$2412_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$2404_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$2401_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$2397_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$2388_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2383_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$2380_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$2377_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2369_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2367_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$2364_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$2359_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_mux$11921 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9056_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8079_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8053_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7488_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7207_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7189_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7144_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2527_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2523_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2516_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2360_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'-----------------------------------------0--- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0--------0-------------------------1--- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0--------1-------------------------1-0- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0-000000010------------------------1-1- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0--------11-----------------------01-1- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0--------11-----------------------11-1- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-1------1-00000------00-----------101- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-1------1------------1----------0-101- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-1------1------------1----------1-101- ->     4'0001 15'000000000010001
  transition:     4'0000 45'-0----0-1------1-1-------------------0---101- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-1------1-1-------------------1---101- ->     4'0010 15'000000000010010
  transition:     4'0000 45'-0----0-1------1--1-------------------0--101- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-1------1--1-------------------1--101- ->     4'0011 15'000000000010011
  transition:     4'0000 45'-0----0-1------1---1----------------0----101- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-1------1---1----------------1----101- ->     4'0110 15'000000000010110
  transition:     4'0000 45'-0----0-1------1-------------1-----0-----101- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-1------1-------------1-----1-----101- ->     4'0111 15'000000000010111
  transition:     4'0000 45'-0----0-1------1----1-------------0------101- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-1------1----1-------------1------101- ->     4'1000 15'000000000011000
  transition:     4'0000 45'-0----0-1------1-----1-----------0-------101- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-1------1-----1-----------1-------101- ->     4'1001 15'000000000011001
  transition:     4'0000 45'-0----0-1------1----------------0--------111- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0----0-1------1----------------1--------111- ->     4'1010 15'000000000011010
  transition:     4'0000 45'-0----0--1-----1-------------------------1-1- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0---1----1-------------------------1-1- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0----1---1-------------------------1-1- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0-----1--1-------------------------1-1- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0------1-1-------------------------1-1- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0----0-------11-------------------------1-1- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-1----0----------------------------------1--- ->     4'0000 15'000000000010000
  transition:     4'0000 45'------1----------------------------------1--- ->     4'0000 15'000000000010000
  transition:     4'1000 45'-----------------------------------------0--- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0--------0-------------------------1--- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0--------1-------------------------1-0- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0-000000010------------------------1-1- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0--------11-----------------------01-1- ->     4'0000 15'000001000000000
  transition:     4'1000 45'-0----0--------11-----------------------11-1- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----00-1-----1-------------------------1-1- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----01-1-----1-------------------------1-1- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----0---1----1--------------0----------1-1- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0---1----1--------------1----------1-1- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----0----1---1--------------0----------1-1- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0----1---1--------------1----------1-1- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----0-----1--1--------------0----------1-1- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0-----1--1--------------1----------1-1- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0-0--0------1-1--------------0----------1-1- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0-0--0------1-1--------------1----------1-1- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0----0-------11--------------0----------1-1- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0----0-------11--------------1----------1-1- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-1----0----------------------------------1--- ->     4'1000 15'000001000001000
  transition:     4'1000 45'------1----------------------------------1--- ->     4'1000 15'000001000001000
  transition:     4'0100 45'-----------------------------------------0--- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0--------0-------------------------1--- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0--------1-------------------------1-0- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0-000000010------------------------1-1- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0--------11-----------------------01-1- ->     4'0000 15'000000001000000
  transition:     4'0100 45'-0----0--------11-----------------------11-1- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0----0--1-----1-------------------------1-1- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0---1----1-------------------------1-1- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0----1---1--------------0----------1-1- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0----1---1--------------1----------1-1- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0----0-----1--1--------------0----------1-1- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0-----1--1--------------1----------1-1- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0----0------1-1-------------------------1-1- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0----0-------11-------------------------1-1- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-1----0----------------------------------1--- ->     4'0100 15'000000001000100
  transition:     4'0100 45'------1----------------------------------1--- ->     4'0100 15'000000001000100
  transition:     4'0010 45'-----------------------------------------0--- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0--------0-------------------------1--- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0--------1-------------------------1-0- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0-000000010------------------------1-1- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0--------11-----------------------01-1- ->     4'0000 15'000100000000000
  transition:     4'0010 45'-0----0--------11-----------------------11-1- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0--1-----1--------------0----------1-1- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0--1-----1--------------1----------1-1- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0---1----1--------------0----------1-1- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0---1----1--------------1----------1-1- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0----1---1--------------0----------1-1- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0----1---1--------------1----------1-1- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0-----1--1--------------0----------1-1- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0-----1--1--------------1----------1-1- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0------1-1-------0-----------------1-1- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0------1-1-------1-----------------1-1- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-0----0-------11--------------0----------1-1- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-0----0-------11--------------1----------1-1- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-1----0----------------------------------1--- ->     4'0010 15'000100000000010
  transition:     4'0010 45'------1----------------------------------1--- ->     4'0010 15'000100000000010
  transition:     4'1010 45'-----------------------------------------0--- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0--------0-------------------------1--- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0--------1-------------------------1-0- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0-000000010------------------------1-1- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0--------11-----------------------01-1- ->     4'0000 15'000000000000000
  transition:     4'1010 45'-0----0--------11-----------------------11-1- ->     4'1011 15'000000000001011
  transition:     4'1010 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'000000000001011
  transition:     4'1010 45'-0----0--1-----1-------------------------1-1- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0---1----1-------------------------1-1- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0----1---1-------------------------1-1- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0-----1--1-------------------------1-1- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0------1-1-------------------------1-1- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0----0-------11-------------------------1-1- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-1----0----------------------------------1--- ->     4'1010 15'000000000001010
  transition:     4'1010 45'------1----------------------------------1--- ->     4'1010 15'000000000001010
  transition:     4'0110 45'-----------------------------------------0--- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0--------0-------------------------1--- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0--------1-------------------------1-0- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0-000000010------------------------1-1- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0--------11-----------------------01-1- ->     4'0000 15'010000000000000
  transition:     4'0110 45'-0----0--------11-----------------------11-1- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0--1-----1--------------0----------1-1- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0--1-----1--------------1----------1-1- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0---1----1--------------0----------1-1- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0---1----1--------------1----------1-1- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0----1---1---------0---------------1-1- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0----1---1---------1---------------1-1- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0-----1--1--------------0----------1-1- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0-----1--1--------------1----------1-1- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0------1-1-------0-----------------1-1- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0------1-1-------1-----------------1-1- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0----0-------11--------------0----------1-1- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0----0-------11--------------1----------1-1- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-1----0----------------------------------1--- ->     4'0110 15'010000000000110
  transition:     4'0110 45'------1----------------------------------1--- ->     4'0110 15'010000000000110
  transition:     4'0001 45'-----------------------------------------0--- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0--------0-------------------------1--- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0--------1-------------------------1-0- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0-000000010------------------------1-1- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0--------11-----------------------01-1- ->     4'0000 15'000000100000000
  transition:     4'0001 45'-0----0--------11-----------------------11-1- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0--1-----1---------------0---------1-1- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0--1-----1---------------1---------1-1- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0---1----1--------------0----------1-1- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0---1----1--------------1----------1-1- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0----1---1----------0--------------1-1- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0----1---1----------1--------------1-1- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0-----1--1--------------0----------1-1- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0-----1--1--------------1----------1-1- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0-0--0------1-1--------------0----------1-1- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0-0--0------1-1--------------1----------1-1- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-0----0-------11--------------0----------1-1- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-0----0-------11--------------1----------1-1- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-1----0----------------------------------1--- ->     4'0001 15'000000100000001
  transition:     4'0001 45'------1----------------------------------1--- ->     4'0001 15'000000100000001
  transition:     4'1001 45'-----------------------------------------0--- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0--------0-------------------------1--- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0--------1-------------------------1-0- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0-000000010------------------------1-1- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0--------11-----------------------01-1- ->     4'0000 15'000010000000000
  transition:     4'1001 45'-0----0--------11-----------------------11-1- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0--1-----1------------00-----------1-1- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0--1-----1------------1------------1-1- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0--1-----1-------------1-----------1-1- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0---1----1--------------0----------1-1- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0---1----1--------------1----------1-1- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0----1---1--------------0----------1-1- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0----1---1--------------1----------1-1- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0-----1--1--------------0----------1-1- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0-----1--1--------------1----------1-1- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0-0--0------1-1--------------0----------1-1- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-0--0------1-1--------------1----------1-1- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0----0-------11--------------0----------1-1- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0----0-------11--------------1----------1-1- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-1----0----------------------------------1--- ->     4'1001 15'000010000001001
  transition:     4'1001 45'------1----------------------------------1--- ->     4'1001 15'000010000001001
  transition:     4'0101 45'-----------------------------------------0--- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0--------0-------------------------1--- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0--------1-------------------------1-0- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0-000000010------------------------1-1- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0--------11-----------------------01-1- ->     4'0000 15'000000010000000
  transition:     4'0101 45'-0----0--------11-----------------------11-1- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0----0--1-----1-------------------------1-1- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0---1----1-------------------------1-1- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0----1---1--------------0----------1-1- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0----1---1--------------1----------1-1- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0----0-----1--1--------------0----------1-1- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0-----1--1--------------1----------1-1- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0----0------1-1-------------------------1-1- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0----0-------11-------------------------1-1- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-1----0----------------------------------1--- ->     4'0101 15'000000010000101
  transition:     4'0101 45'------1----------------------------------1--- ->     4'0101 15'000000010000101
  transition:     4'0011 45'-----------------------------------------0--- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0--------0-------------------------1--- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0--------1-------------------------1-0- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0-000000010------------------------1-1- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0--------11-----------------------01-1- ->     4'0000 15'100000000000000
  transition:     4'0011 45'-0----0--------11-----------------------11-1- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0----0--1-----1--------------0----------1-1- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0--1-----1--------------1----------1-1- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0----0---1----1-----------00------------1-1- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0----0---1----1-----------10------------1-1- ->     4'0101 15'100000000000101
  transition:     4'0011 45'-0----0---1----1------------1------------1-1- ->     4'0100 15'100000000000100
  transition:     4'0011 45'-0----0----1---1-------------------------1-1- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0-----1--1-------------------------1-1- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0------1-1-------------------------1-1- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0----0-------11-------------------------1-1- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-1----0----------------------------------1--- ->     4'0011 15'100000000000011
  transition:     4'0011 45'------1----------------------------------1--- ->     4'0011 15'100000000000011
  transition:     4'1011 45'-----------------------------------------0--- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0--------0-------------------------1--- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0--------1-------------------------1-0- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0-000000010------------------------1-1- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0--------11-----------------------01-1- ->     4'0000 15'000000000100000
  transition:     4'1011 45'-0----0--------11-----------------------11-1- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0--1-----1-------------------------1-1- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0---1----1-------------------------1-1- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0----1---1-------------------------1-1- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0-----1--1-------------------------1-1- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0------1-1-------------------------1-1- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0----0-------11-------------------------1-1- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-1----0----------------------------------1--- ->     4'1011 15'000000000101011
  transition:     4'1011 45'------1----------------------------------1--- ->     4'1011 15'000000000101011
  transition:     4'0111 45'-----------------------------------------0--- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0--------0-------------------------1--- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0--------1-------------------------1-0- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0-000000010------------------------1-1- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0--------11-----------------------01-1- ->     4'0000 15'001000000000000
  transition:     4'0111 45'-0----0--------11-----------------------11-1- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0-1------1-------------------------1-1- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0--1-----1--------------0----------1-1- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0--1-----1--------------1----------1-1- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0---1----1--------------0----------1-1- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0---1----1--------------1----------1-1- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0----1---1--------0----------------1-1- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0----1---1--------1----------------1-1- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0-----1--1--------------0----------1-1- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0-----1--1--------------1----------1-1- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0------1-1------0------------------1-1- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0------1-1------1------------------1-1- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0----0-------11--------------0----------1-1- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0----0-------11--------------1----------1-1- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-1----0----------------------------------1--- ->     4'0111 15'001000000000111
  transition:     4'0111 45'------1----------------------------------1--- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11857
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10351_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10370_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10507_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$2549_Y
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_q
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$2529_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2515_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2516_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$2518_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2350_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$2332_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2350_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10351_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10370_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10507_CMP [0]
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.in_data_ack_q \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10507_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$2549_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$2529_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$2518_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2516_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2515_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_req_q \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10507_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10370_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10351_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2350_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$2332_Y }
  transition:      3'000 13'---------0--- ->      3'000 9'100010000
  transition:      3'000 13'0-0------1--- ->      3'000 9'100010000
  transition:      3'000 13'1-0------1--- ->      3'010 9'100010100
  transition:      3'000 13'--1------1--- ->      3'000 9'100010000
  transition:      3'100 13'---------0--- ->      3'100 9'001011000
  transition:      3'100 13'000------1-0- ->      3'001 9'001010010
  transition:      3'100 13'010------1-0- ->      3'000 9'001010000
  transition:      3'100 13'0-0-0----1-10 ->      3'100 9'001011000
  transition:      3'100 13'0-0-0----1-11 ->      3'001 9'001010010
  transition:      3'100 13'0-0-1----1-1- ->      3'000 9'001010000
  transition:      3'100 13'1-0------1--- ->      3'010 9'001010100
  transition:      3'100 13'--1------1--- ->      3'000 9'001010000
  transition:      3'010 13'---------0--- ->      3'010 9'000110100
  transition:      3'010 13'0-0-----01--0 ->      3'001 9'000110010
  transition:      3'010 13'0-0---0011-00 ->      3'011 9'000110110
  transition:      3'010 13'0-0---1011-00 ->      3'100 9'000111000
  transition:      3'010 13'0-0----011-10 ->      3'011 9'000110110
  transition:      3'010 13'0-0----111--0 ->      3'001 9'000110010
  transition:      3'010 13'0-0------1--1 ->      3'010 9'000110100
  transition:      3'010 13'1-0------1--- ->      3'010 9'000110100
  transition:      3'010 13'--1------1--- ->      3'000 9'000110000
  transition:      3'001 13'---------0--- ->      3'001 9'000000011
  transition:      3'001 13'0-0------1--- ->      3'001 9'000000011
  transition:      3'001 13'1-0------1--- ->      3'010 9'000000101
  transition:      3'001 13'--1------1--- ->      3'001 9'000000011
  transition:      3'011 13'---------0--- ->      3'011 9'010010110
  transition:      3'011 13'0-0------1000 ->      3'100 9'010011000
  transition:      3'011 13'0-0------1001 ->      3'011 9'010010110
  transition:      3'011 13'0-0------110- ->      3'001 9'010010010
  transition:      3'011 13'0-0--0---1-10 ->      3'011 9'010010110
  transition:      3'011 13'000--1---1010 ->      3'011 9'010010110
  transition:      3'011 13'010--1---1010 ->      3'100 9'010011000
  transition:      3'011 13'0-0--1---1110 ->      3'001 9'010010010
  transition:      3'011 13'0-0------1-11 ->      3'001 9'010010010
  transition:      3'011 13'1-0------1--- ->      3'010 9'010010100
  transition:      3'011 13'--1------1--- ->      3'000 9'010010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$11817
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5938_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$2858_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$2978_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1877_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3134_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1875_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3135_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1874_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5911_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5931_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2261_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2247_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2252_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2164_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2085_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2086_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2087_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2088_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$1997_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5275_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5276_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2012_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1874_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1875_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1877_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$2858_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$2978_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3134_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3135_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5911_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5931_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5938_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6339_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6343_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5276_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5275_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2261_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2252_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2247_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2164_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2088_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2087_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2086_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2085_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2012_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$1997_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$6343_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6339_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5938_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5931_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5911_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3135_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3134_CMP $flatten\u_usb_cdc.\u_sie.$procmux$2978_CMP $flatten\u_usb_cdc.\u_sie.$procmux$2858_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1877_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1875_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1874_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11874
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1441_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1423_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1425_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10749_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11174_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11298_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1426_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1459_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1453_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1474_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1475_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1462_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1470_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1421_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1461_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1465_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1458_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11298_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11174_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10749_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1425_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1423_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1421_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1426_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1441_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1453_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1458_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1459_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1461_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1462_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1465_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1470_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1474_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1475_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1423_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1425_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10749_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11174_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11298_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11883
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1383_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1361_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11440_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11525_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2297_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1391_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2297_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11525_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11440_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1361_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1383_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1391_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1361_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11440_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11525_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2297_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

11.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11971' from module `\loopback'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11964' from module `\loopback'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11950' from module `\loopback'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11942' from module `\loopback'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10507_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11929' from module `\loopback'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11909.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11911.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11915.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11917.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11921.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$11926' from module `\loopback'.

11.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 160 unused cells and 160 unused wires.
<suppressed ~167 debug messages>

11.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$11926' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11929' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2360_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8053_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9056_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11942' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2350_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10507_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11950' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5911_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5931_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11964' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11971' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

11.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$11926' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11929' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11942' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11950' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11964' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11971' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

11.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$11926' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$11926 (\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2572_Y
    2: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2571_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11929' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$11929 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.class_q
    2: \u_usb_cdc.u_ctrl_endp.clk_gate
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$2359_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$2364_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2367_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2369_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$2377_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$2380_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2383_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$2388_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$2397_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$2401_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$2404_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$2412_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2413_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2419_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$2438_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$2446_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$2468_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2490_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2495_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9663_CMP
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9699_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9774_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9813_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9853_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10020_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10038_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10039_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10040_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10042_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10043_CMP
   36: \u_usb_cdc.u_sie.data_q [15]
   37: \u_usb_cdc.u_sie.out_err_q
   38: $auto$opt_reduce.cc:134:opt_mux$11913
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2516_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2523_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2527_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7144_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7189_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7207_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7488_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8079_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'0-0--------1-------------------------1-0   ->     0 8'00000000
      1:     0 40'0-0--------11-----------------------01-1   ->     0 8'00000000
      2:     0 40'0-0-000000010------------------------1-1   ->     0 8'00000000
      3:     0 40'0-0-------11-------------------------1-1   ->     0 8'00000000
      4:     0 40'0-0------1-1-------------------------1-1   ->     0 8'00000000
      5:     0 40'0-0-----1--1-------------------------1-1   ->     0 8'00000000
      6:     0 40'0-0----1---1-------------------------1-1   ->     0 8'00000000
      7:     0 40'0-0---1----1-------------------------1-1   ->     0 8'00000000
      8:     0 40'0-0--1-----1-------------------------1-1   ->     0 8'00000000
      9:     0 40'-------------------------------------0--   ->     0 8'00000000
     10:     0 40'0-0--------0-------------------------1--   ->     0 8'00000000
     11:     0 40'1-0----------------------------------1--   ->     0 8'00000000
     12:     0 40'--1----------------------------------1--   ->     0 8'00000000
     13:     0 40'0-0-1------1----1-------------1------101   ->     1 8'00000000
     14:     0 40'0-0-1------1-1-------------------1---101   ->     3 8'00000000
     15:     0 40'0-0-1------1----------------1--------111   ->     4 8'00000000
     16:     0 40'0-0-1------1---1----------------1----101   ->     5 8'00000000
     17:     0 40'0-0-1------1------------1----------1-101   ->     6 8'00000000
     18:     0 40'0-0-1------1-----1-----------1-------101   ->     7 8'00000000
     19:     0 40'0-0-1------1--1-------------------1--101   ->     9 8'00000000
     20:     0 40'0-0-1------1------------1----------0-101   ->    10 8'00000000
     21:     0 40'0-0-1------1--1-------------------0--101   ->    10 8'00000000
     22:     0 40'0-0-1------1-1-------------------0---101   ->    10 8'00000000
     23:     0 40'0-0-1------1---1----------------0----101   ->    10 8'00000000
     24:     0 40'0-0-1------1-------------1-----0-----101   ->    10 8'00000000
     25:     0 40'0-0-1------1----1-------------0------101   ->    10 8'00000000
     26:     0 40'0-0-1------1-----1-----------0-------101   ->    10 8'00000000
     27:     0 40'0-0-1------1-00000------00-----------101   ->    10 8'00000000
     28:     0 40'0-0-1------1----------------0--------111   ->    10 8'00000000
     29:     0 40'0-0--------11-----------------------11-1   ->    10 8'00000000
     30:     0 40'0-0-1------1-------------1-----1-----101   ->    11 8'00000000
     31:     1 40'0-0--------11-----------------------01-1   ->     0 8'00010000
     32:     1 40'0-0--------1-------------------------1-0   ->     1 8'00010000
     33:     1 40'0-0-------11--------------0----------1-1   ->     1 8'00010000
     34:     1 40'000------1-1--------------0----------1-1   ->     1 8'00010000
     35:     1 40'0-0-----1--1--------------0----------1-1   ->     1 8'00010000
     36:     1 40'0-0----1---1--------------0----------1-1   ->     1 8'00010000
     37:     1 40'0-0---1----1--------------0----------1-1   ->     1 8'00010000
     38:     1 40'0-0-000000010------------------------1-1   ->     1 8'00010000
     39:     1 40'0-00-1-----1-------------------------1-1   ->     1 8'00010000
     40:     1 40'-------------------------------------0--   ->     1 8'00010000
     41:     1 40'0-0--------0-------------------------1--   ->     1 8'00010000
     42:     1 40'1-0----------------------------------1--   ->     1 8'00010000
     43:     1 40'--1----------------------------------1--   ->     1 8'00010000
     44:     1 40'0-0--------11-----------------------11-1   ->    10 8'00010000
     45:     1 40'0-0-------11--------------1----------1-1   ->    10 8'00010000
     46:     1 40'000------1-1--------------1----------1-1   ->    10 8'00010000
     47:     1 40'0-0-----1--1--------------1----------1-1   ->    10 8'00010000
     48:     1 40'0-0----1---1--------------1----------1-1   ->    10 8'00010000
     49:     1 40'0-0---1----1--------------1----------1-1   ->    10 8'00010000
     50:     1 40'0-01-1-----1-------------------------1-1   ->    10 8'00010000
     51:     1 40'0-0-1------1-------------------------1-1   ->    10 8'00010000
     52:     2 40'0-0--------11-----------------------01-1   ->     0 8'00000010
     53:     2 40'0-0--------1-------------------------1-0   ->     2 8'00000010
     54:     2 40'0-0-----1--1--------------0----------1-1   ->     2 8'00000010
     55:     2 40'0-0----1---1--------------0----------1-1   ->     2 8'00000010
     56:     2 40'0-0-000000010------------------------1-1   ->     2 8'00000010
     57:     2 40'0-0-------11-------------------------1-1   ->     2 8'00000010
     58:     2 40'0-0------1-1-------------------------1-1   ->     2 8'00000010
     59:     2 40'0-0---1----1-------------------------1-1   ->     2 8'00000010
     60:     2 40'0-0--1-----1-------------------------1-1   ->     2 8'00000010
     61:     2 40'-------------------------------------0--   ->     2 8'00000010
     62:     2 40'0-0--------0-------------------------1--   ->     2 8'00000010
     63:     2 40'1-0----------------------------------1--   ->     2 8'00000010
     64:     2 40'--1----------------------------------1--   ->     2 8'00000010
     65:     2 40'0-0--------11-----------------------11-1   ->    10 8'00000010
     66:     2 40'0-0-----1--1--------------1----------1-1   ->    10 8'00000010
     67:     2 40'0-0----1---1--------------1----------1-1   ->    10 8'00000010
     68:     2 40'0-0-1------1-------------------------1-1   ->    10 8'00000010
     69:     3 40'0-0--------11-----------------------01-1   ->     0 8'01000000
     70:     3 40'0-0--------1-------------------------1-0   ->     3 8'01000000
     71:     3 40'0-0-------11--------------0----------1-1   ->     3 8'01000000
     72:     3 40'0-0-----1--1--------------0----------1-1   ->     3 8'01000000
     73:     3 40'0-0----1---1--------------0----------1-1   ->     3 8'01000000
     74:     3 40'0-0---1----1--------------0----------1-1   ->     3 8'01000000
     75:     3 40'0-0--1-----1--------------0----------1-1   ->     3 8'01000000
     76:     3 40'0-0------1-1-------0-----------------1-1   ->     3 8'01000000
     77:     3 40'0-0-000000010------------------------1-1   ->     3 8'01000000
     78:     3 40'-------------------------------------0--   ->     3 8'01000000
     79:     3 40'0-0--------0-------------------------1--   ->     3 8'01000000
     80:     3 40'1-0----------------------------------1--   ->     3 8'01000000
     81:     3 40'--1----------------------------------1--   ->     3 8'01000000
     82:     3 40'0-0--------11-----------------------11-1   ->    10 8'01000000
     83:     3 40'0-0-------11--------------1----------1-1   ->    10 8'01000000
     84:     3 40'0-0-----1--1--------------1----------1-1   ->    10 8'01000000
     85:     3 40'0-0----1---1--------------1----------1-1   ->    10 8'01000000
     86:     3 40'0-0---1----1--------------1----------1-1   ->    10 8'01000000
     87:     3 40'0-0--1-----1--------------1----------1-1   ->    10 8'01000000
     88:     3 40'0-0------1-1-------1-----------------1-1   ->    10 8'01000000
     89:     3 40'0-0-1------1-------------------------1-1   ->    10 8'01000000
     90:     4 40'0-0--------11-----------------------01-1   ->     0 8'00000000
     91:     4 40'0-0--------1-------------------------1-0   ->     4 8'00000000
     92:     4 40'0-0-000000010------------------------1-1   ->     4 8'00000000
     93:     4 40'0-0-------11-------------------------1-1   ->     4 8'00000000
     94:     4 40'0-0------1-1-------------------------1-1   ->     4 8'00000000
     95:     4 40'0-0-----1--1-------------------------1-1   ->     4 8'00000000
     96:     4 40'0-0----1---1-------------------------1-1   ->     4 8'00000000
     97:     4 40'0-0---1----1-------------------------1-1   ->     4 8'00000000
     98:     4 40'0-0--1-----1-------------------------1-1   ->     4 8'00000000
     99:     4 40'-------------------------------------0--   ->     4 8'00000000
    100:     4 40'0-0--------0-------------------------1--   ->     4 8'00000000
    101:     4 40'1-0----------------------------------1--   ->     4 8'00000000
    102:     4 40'--1----------------------------------1--   ->     4 8'00000000
    103:     4 40'0-0--------11-----------------------11-1   ->    10 8'00000000
    104:     4 40'0-0-1------1-------------------------1-1   ->    10 8'00000000
    105:     5 40'0-0--------11-----------------------01-1   ->     0 8'10000000
    106:     5 40'0-0--------1-------------------------1-0   ->     5 8'10000000
    107:     5 40'0-0-------11--------------0----------1-1   ->     5 8'10000000
    108:     5 40'0-0-----1--1--------------0----------1-1   ->     5 8'10000000
    109:     5 40'0-0---1----1--------------0----------1-1   ->     5 8'10000000
    110:     5 40'0-0--1-----1--------------0----------1-1   ->     5 8'10000000
    111:     5 40'0-0----1---1---------1---------------1-1   ->     5 8'10000000
    112:     5 40'0-0------1-1-------0-----------------1-1   ->     5 8'10000000
    113:     5 40'0-0-000000010------------------------1-1   ->     5 8'10000000
    114:     5 40'-------------------------------------0--   ->     5 8'10000000
    115:     5 40'0-0--------0-------------------------1--   ->     5 8'10000000
    116:     5 40'1-0----------------------------------1--   ->     5 8'10000000
    117:     5 40'--1----------------------------------1--   ->     5 8'10000000
    118:     5 40'0-0--------11-----------------------11-1   ->    10 8'10000000
    119:     5 40'0-0-------11--------------1----------1-1   ->    10 8'10000000
    120:     5 40'0-0-----1--1--------------1----------1-1   ->    10 8'10000000
    121:     5 40'0-0---1----1--------------1----------1-1   ->    10 8'10000000
    122:     5 40'0-0--1-----1--------------1----------1-1   ->    10 8'10000000
    123:     5 40'0-0----1---1---------0---------------1-1   ->    10 8'10000000
    124:     5 40'0-0------1-1-------1-----------------1-1   ->    10 8'10000000
    125:     5 40'0-0-1------1-------------------------1-1   ->    10 8'10000000
    126:     6 40'0-0--------11-----------------------01-1   ->     0 8'00001000
    127:     6 40'0-0--------1-------------------------1-0   ->     6 8'00001000
    128:     6 40'0-0--1-----1---------------1---------1-1   ->     6 8'00001000
    129:     6 40'0-0-------11--------------0----------1-1   ->     6 8'00001000
    130:     6 40'000------1-1--------------0----------1-1   ->     6 8'00001000
    131:     6 40'0-0-----1--1--------------0----------1-1   ->     6 8'00001000
    132:     6 40'0-0---1----1--------------0----------1-1   ->     6 8'00001000
    133:     6 40'0-0----1---1----------1--------------1-1   ->     6 8'00001000
    134:     6 40'0-0-000000010------------------------1-1   ->     6 8'00001000
    135:     6 40'-------------------------------------0--   ->     6 8'00001000
    136:     6 40'0-0--------0-------------------------1--   ->     6 8'00001000
    137:     6 40'1-0----------------------------------1--   ->     6 8'00001000
    138:     6 40'--1----------------------------------1--   ->     6 8'00001000
    139:     6 40'0-0--------11-----------------------11-1   ->    10 8'00001000
    140:     6 40'0-0--1-----1---------------0---------1-1   ->    10 8'00001000
    141:     6 40'0-0-------11--------------1----------1-1   ->    10 8'00001000
    142:     6 40'000------1-1--------------1----------1-1   ->    10 8'00001000
    143:     6 40'0-0-----1--1--------------1----------1-1   ->    10 8'00001000
    144:     6 40'0-0---1----1--------------1----------1-1   ->    10 8'00001000
    145:     6 40'0-0----1---1----------0--------------1-1   ->    10 8'00001000
    146:     6 40'0-0-1------1-------------------------1-1   ->    10 8'00001000
    147:     7 40'0-0--------11-----------------------01-1   ->     0 8'00100000
    148:     7 40'0-0--------1-------------------------1-0   ->     7 8'00100000
    149:     7 40'0-0-------11--------------0----------1-1   ->     7 8'00100000
    150:     7 40'000------1-1--------------0----------1-1   ->     7 8'00100000
    151:     7 40'0-0-----1--1--------------0----------1-1   ->     7 8'00100000
    152:     7 40'0-0----1---1--------------0----------1-1   ->     7 8'00100000
    153:     7 40'0-0---1----1--------------0----------1-1   ->     7 8'00100000
    154:     7 40'0-0--1-----1-------------1-----------1-1   ->     7 8'00100000
    155:     7 40'0-0--1-----1------------1------------1-1   ->     7 8'00100000
    156:     7 40'0-0-000000010------------------------1-1   ->     7 8'00100000
    157:     7 40'-------------------------------------0--   ->     7 8'00100000
    158:     7 40'0-0--------0-------------------------1--   ->     7 8'00100000
    159:     7 40'1-0----------------------------------1--   ->     7 8'00100000
    160:     7 40'--1----------------------------------1--   ->     7 8'00100000
    161:     7 40'0-0--------11-----------------------11-1   ->    10 8'00100000
    162:     7 40'0-0-------11--------------1----------1-1   ->    10 8'00100000
    163:     7 40'000------1-1--------------1----------1-1   ->    10 8'00100000
    164:     7 40'0-0-----1--1--------------1----------1-1   ->    10 8'00100000
    165:     7 40'0-0----1---1--------------1----------1-1   ->    10 8'00100000
    166:     7 40'0-0---1----1--------------1----------1-1   ->    10 8'00100000
    167:     7 40'0-0--1-----1------------00-----------1-1   ->    10 8'00100000
    168:     7 40'0-0-1------1-------------------------1-1   ->    10 8'00100000
    169:     8 40'0-0--------11-----------------------01-1   ->     0 8'00000100
    170:     8 40'0-0--------1-------------------------1-0   ->     8 8'00000100
    171:     8 40'0-0-----1--1--------------0----------1-1   ->     8 8'00000100
    172:     8 40'0-0----1---1--------------0----------1-1   ->     8 8'00000100
    173:     8 40'0-0-000000010------------------------1-1   ->     8 8'00000100
    174:     8 40'0-0-------11-------------------------1-1   ->     8 8'00000100
    175:     8 40'0-0------1-1-------------------------1-1   ->     8 8'00000100
    176:     8 40'0-0---1----1-------------------------1-1   ->     8 8'00000100
    177:     8 40'0-0--1-----1-------------------------1-1   ->     8 8'00000100
    178:     8 40'-------------------------------------0--   ->     8 8'00000100
    179:     8 40'0-0--------0-------------------------1--   ->     8 8'00000100
    180:     8 40'1-0----------------------------------1--   ->     8 8'00000100
    181:     8 40'--1----------------------------------1--   ->     8 8'00000100
    182:     8 40'0-0--------11-----------------------11-1   ->    10 8'00000100
    183:     8 40'0-0-----1--1--------------1----------1-1   ->    10 8'00000100
    184:     8 40'0-0----1---1--------------1----------1-1   ->    10 8'00000100
    185:     8 40'0-0-1------1-------------------------1-1   ->    10 8'00000100
    186:     9 40'0-0--------11-----------------------01-1   ->     0 8'00000000
    187:     9 40'0-0---1----1------------1------------1-1   ->     2 8'00000000
    188:     9 40'0-0---1----1-----------10------------1-1   ->     8 8'00000000
    189:     9 40'0-0--------1-------------------------1-0   ->     9 8'00000000
    190:     9 40'0-0--1-----1--------------0----------1-1   ->     9 8'00000000
    191:     9 40'0-0-000000010------------------------1-1   ->     9 8'00000000
    192:     9 40'0-0-------11-------------------------1-1   ->     9 8'00000000
    193:     9 40'0-0------1-1-------------------------1-1   ->     9 8'00000000
    194:     9 40'0-0-----1--1-------------------------1-1   ->     9 8'00000000
    195:     9 40'0-0----1---1-------------------------1-1   ->     9 8'00000000
    196:     9 40'-------------------------------------0--   ->     9 8'00000000
    197:     9 40'0-0--------0-------------------------1--   ->     9 8'00000000
    198:     9 40'1-0----------------------------------1--   ->     9 8'00000000
    199:     9 40'--1----------------------------------1--   ->     9 8'00000000
    200:     9 40'0-0--------11-----------------------11-1   ->    10 8'00000000
    201:     9 40'0-0--1-----1--------------1----------1-1   ->    10 8'00000000
    202:     9 40'0-0---1----1-----------00------------1-1   ->    10 8'00000000
    203:     9 40'0-0-1------1-------------------------1-1   ->    10 8'00000000
    204:    10 40'0-0--------11-----------------------01-1   ->     0 8'00000001
    205:    10 40'0-0--------1-------------------------1-0   ->    10 8'00000001
    206:    10 40'0-0--------11-----------------------11-1   ->    10 8'00000001
    207:    10 40'0-0-000000010------------------------1-1   ->    10 8'00000001
    208:    10 40'0-0-------11-------------------------1-1   ->    10 8'00000001
    209:    10 40'0-0------1-1-------------------------1-1   ->    10 8'00000001
    210:    10 40'0-0-----1--1-------------------------1-1   ->    10 8'00000001
    211:    10 40'0-0----1---1-------------------------1-1   ->    10 8'00000001
    212:    10 40'0-0---1----1-------------------------1-1   ->    10 8'00000001
    213:    10 40'0-0--1-----1-------------------------1-1   ->    10 8'00000001
    214:    10 40'0-0-1------1-------------------------1-1   ->    10 8'00000001
    215:    10 40'-------------------------------------0--   ->    10 8'00000001
    216:    10 40'0-0--------0-------------------------1--   ->    10 8'00000001
    217:    10 40'1-0----------------------------------1--   ->    10 8'00000001
    218:    10 40'--1----------------------------------1--   ->    10 8'00000001
    219:    11 40'0-0--------11-----------------------01-1   ->     0 8'00000000
    220:    11 40'0-0--------11-----------------------11-1   ->    10 8'00000000
    221:    11 40'0-0-------11--------------1----------1-1   ->    10 8'00000000
    222:    11 40'0-0-----1--1--------------1----------1-1   ->    10 8'00000000
    223:    11 40'0-0---1----1--------------1----------1-1   ->    10 8'00000000
    224:    11 40'0-0--1-----1--------------1----------1-1   ->    10 8'00000000
    225:    11 40'0-0----1---1--------0----------------1-1   ->    10 8'00000000
    226:    11 40'0-0------1-1------1------------------1-1   ->    10 8'00000000
    227:    11 40'0-0-1------1-------------------------1-1   ->    10 8'00000000
    228:    11 40'0-0--------1-------------------------1-0   ->    11 8'00000000
    229:    11 40'0-0-------11--------------0----------1-1   ->    11 8'00000000
    230:    11 40'0-0-----1--1--------------0----------1-1   ->    11 8'00000000
    231:    11 40'0-0---1----1--------------0----------1-1   ->    11 8'00000000
    232:    11 40'0-0--1-----1--------------0----------1-1   ->    11 8'00000000
    233:    11 40'0-0----1---1--------1----------------1-1   ->    11 8'00000000
    234:    11 40'0-0------1-1------0------------------1-1   ->    11 8'00000000
    235:    11 40'0-0-000000010------------------------1-1   ->    11 8'00000000
    236:    11 40'-------------------------------------0--   ->    11 8'00000000
    237:    11 40'0-0--------0-------------------------1--   ->    11 8'00000000
    238:    11 40'1-0----------------------------------1--   ->    11 8'00000000
    239:    11 40'--1----------------------------------1--   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11942' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$11942 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   12
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_dir_q
    2: \u_usb_cdc.u_ctrl_endp.in_req_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2515_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2516_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$2518_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$2529_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$2549_Y
    9: \u_usb_cdc.u_sie.out_err_q
   10: \u_usb_cdc.u_sie.in_data_ack_q
   11: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$2332_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10351_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10370_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'--------0---   ->     0 4'0000
      1:     0 12'0-0-----1---   ->     0 4'0000
      2:     0 12'--1-----1---   ->     0 4'0000
      3:     0 12'1-0-----1---   ->     2 4'0000
      4:     1 12'010-----1-0-   ->     0 4'0100
      5:     1 12'0-01----1-1-   ->     0 4'0100
      6:     1 12'--1-----1---   ->     0 4'0100
      7:     1 12'0-00----1-10   ->     1 4'0100
      8:     1 12'--------0---   ->     1 4'0100
      9:     1 12'1-0-----1---   ->     2 4'0100
     10:     1 12'0-00----1-11   ->     3 4'0100
     11:     1 12'000-----1-0-   ->     3 4'0100
     12:     2 12'--1-----1---   ->     0 4'0010
     13:     2 12'0-0--1011-00   ->     1 4'0010
     14:     2 12'0-0-----1--1   ->     2 4'0010
     15:     2 12'--------0---   ->     2 4'0010
     16:     2 12'1-0-----1---   ->     2 4'0010
     17:     2 12'0-0----01--0   ->     3 4'0010
     18:     2 12'0-0---111--0   ->     3 4'0010
     19:     2 12'0-0--0011-00   ->     4 4'0010
     20:     2 12'0-0---011-10   ->     4 4'0010
     21:     3 12'1-0-----1---   ->     2 4'0001
     22:     3 12'--------0---   ->     3 4'0001
     23:     3 12'0-0-----1---   ->     3 4'0001
     24:     3 12'--1-----1---   ->     3 4'0001
     25:     4 12'--1-----1---   ->     0 4'1000
     26:     4 12'0-0-----1000   ->     1 4'1000
     27:     4 12'010-1---1010   ->     1 4'1000
     28:     4 12'1-0-----1---   ->     2 4'1000
     29:     4 12'0-0-1---1110   ->     3 4'1000
     30:     4 12'0-0-----1-11   ->     3 4'1000
     31:     4 12'0-0-----110-   ->     3 4'1000
     32:     4 12'000-1---1010   ->     4 4'1000
     33:     4 12'0-0-0---1-10   ->     4 4'1000
     34:     4 12'0-0-----1001   ->     4 4'1000
     35:     4 12'--------0---   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11950' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$11950 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$1997_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2012_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2085_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2086_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2087_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2088_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2164_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2247_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2252_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2261_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$5275_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$5276_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1874_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1875_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1877_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$2858_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$2978_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3134_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3135_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$5938_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6339_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$6343_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11964' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11964 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1475_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1474_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1470_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1465_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1462_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1461_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1459_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1458_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1453_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1441_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1426_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1421_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11298_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11174_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10749_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1425_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1423_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11971' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11971 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1391_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1383_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2297_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11525_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11440_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1361_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

11.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$11926' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11929' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11942' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11950' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11964' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11971' from module `\loopback'.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~43 debug messages>

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~474 debug messages>
Removed a total of 158 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~155 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11888 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11887 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11886 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11885 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11884 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11879 ($adff) from module loopback (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11878 ($adff) from module loopback (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11877 ($adff) from module loopback (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11359_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11359_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11877 ($adff) from module loopback (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11359_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11359_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11359_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11876 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11367_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11875 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:221$1466_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11873 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11872 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11871 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11829 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11828 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11827 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11826 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11825 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11824 ($adff) from module loopback (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11824 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13305 ($adffe) from module loopback.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11823 ($adff) from module loopback (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11823 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13330 ($adffe) from module loopback.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11822 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11820 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11819 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11818 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11816 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11867 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10712_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11866 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11865 ($adff) from module loopback (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11864 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11862 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11861 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11860 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11859 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11858 ($adff) from module loopback (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11856 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$11855 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$11854 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$11853 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$11852 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2584_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$11850 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6836_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$11848 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$11847 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2600_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$11846 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6934_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$11844 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$11841 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6881_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$11840 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$11836 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6836_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$11834 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$11833 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6863_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$11832 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$2689_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$11830 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_data_q).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 134 unused cells and 347 unused wires.
<suppressed ~153 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~15 debug messages>

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~133 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.12.23. Finished OPT passes. (There is nothing left to do.)

11.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12002 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12013 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12125 ($eq).
Removed top 5 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13257 ($ne).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13316 ($ne).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13318 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11995 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12329 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12333 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12064 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12296 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12300 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12353 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12541 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12543 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12545 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12547 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12549 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12551 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12553 ($eq).
Removed top 2 bits (of 14) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12555 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12557 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12559 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12561 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12565 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12571 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12577 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12583 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12589 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12595 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12601 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12605 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12609 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12613 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12617 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12621 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12627 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12635 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12639 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12643 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12647 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12651 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12655 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12659 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12663 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12686 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12690 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12694 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12698 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12702 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12706 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12710 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12714 ($eq).
Removed top 9 bits (of 13) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12718 ($eq).
Removed top 3 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12726 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12743 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12747 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12766 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12770 ($eq).
Removed top 1 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12774 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12778 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12787 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12798 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12802 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12806 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12810 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12814 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12818 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12822 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12830 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12839 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12843 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12847 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12851 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12855 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12868 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12872 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12876 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12880 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12884 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12888 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12892 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12896 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12900 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12904 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12914 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12931 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12940 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12949 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12962 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12966 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12971 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12975 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12979 ($eq).
Removed top 4 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13007 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13011 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13027 ($eq).
Removed top 5 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13400 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13040 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13045 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13402 ($ne).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13404 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13165 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13218 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13472 ($ne).
Removed top 4 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13474 ($ne).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13476 ($ne).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13478 ($ne).
Removed top 3 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13480 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13499 ($ne).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13525 ($ne).
Removed top 3 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13566 ($ne).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12382 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12390 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12406 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12410 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13339 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13341 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12443 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12447 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12492 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13263 ($ne).
Removed top 5 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13259 ($ne).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12092 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$11986 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6895 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6879 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6854 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6852 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6850 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2691 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2691 ($add).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2686 ($shl).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2683 ($and).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2682 ($shl).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2667 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2667 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2646 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2646 ($add).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2619 ($shiftx).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7060 ($mux).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13314 ($ne).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6994 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6925 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6923 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2605 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2605 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2595 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2595 ($add).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2591 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2586 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2586 ($add).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2581 ($shl).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2578 ($and).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2577 ($shl).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2353 ($add).
Removed top 25 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2353 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:389$2363 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:401$2374 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:421$2390 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:422$2391 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$2393 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:424$2395 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2413 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2419 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2490 ($ne).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2495 ($ne).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10658 ($mux).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12276 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2515 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2522 ($eq).
Removed top 21 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2538 ($shiftx).
Removed top 21 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2541 ($shiftx).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13310 ($ne).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7342 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7392 ($mux).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7514 ($mux).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7575 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7651 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7777 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7844 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7885 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8103 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8211 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9207 ($mux).
Removed top 1 bits (of 2) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9269 ($mux).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9663_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9699_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9774_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9813_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9853_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12223 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13297 ($ne).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10038_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10039_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10040_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10042_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10043_CMP0 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10417 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10574 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1884 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1884 ($add).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:369$2008 ($eq).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:382$2024 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2028 ($and).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6716 ($mux).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2047 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2051 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2055 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2059 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2063 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2067 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2071 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2075 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2079 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2083 ($xor).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2086 ($eq).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6661 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6658 ($mux).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:453$2180 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2184 ($and).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2195 ($shl).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:485$2234 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:517$2255 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6736 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6731 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2294 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2294 ($add).
Removed top 14 bits (of 15) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2834 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2857 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2860 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2868 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2871 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2879 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2882 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2890 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2893 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2901 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2904 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2912 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2915 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2923 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2926 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3148 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3151 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3162 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3165 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3176 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3179 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3190 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3193 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3204 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3207 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3218 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3221 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3232 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3235 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3439 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3442 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3444 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3447 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3567 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3672 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3674 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3677 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3689 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3691 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3694 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3706 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3708 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3711 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3723 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3725 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3728 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3740 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3742 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3745 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3757 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3759 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3762 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3774 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3776 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3779 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3791 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3793 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3796 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3959 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3973 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4010 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4013 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4025 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4028 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4040 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4043 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4055 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4058 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4070 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4073 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4085 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4088 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4100 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4103 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4150 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4181 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4268 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4296 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4348 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4373 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4467 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4489 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4595 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4614 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4711 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4713 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4716 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4730 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4732 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4735 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4749 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4751 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4754 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4768 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4770 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4773 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4787 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4789 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4792 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4806 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4808 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4811 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4825 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4827 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4830 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4844 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4846 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4849 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4863 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4865 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4868 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4882 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4884 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4887 ($mux).
Removed top 2 bits (of 5) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4899 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4901 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4903 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4906 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4933 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4949 ($mux).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5276_CMP0 ($eq).
Removed top 14 bits (of 15) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5994 ($mux).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12170 ($eq).
Removed top 12 bits (of 18) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11351 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11061 ($mux).
Removed top 4 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13279 ($ne).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11013 ($mux).
Removed top 1 bits (of 9) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10996 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10903 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10868 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10849 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10726 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1467 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1467 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:210$1456 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1448 ($add).
Removed top 14 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1448 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1426 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:136$1417 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1416 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1416 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1388 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1388 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1385 ($sub).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1385 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1376 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1376 ($add).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:81$2303 ($eq).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3550 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5853 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3397 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5761 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3268 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5528 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2198 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2198 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2198 ($or).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5352 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2029 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2029 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2029 ($or).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2195 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2197 ($and).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2197 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2197 ($and).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2026 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2028 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2028 ($and).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3437 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2185 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2185 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2185 ($or).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2182 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2184 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2184 ($and).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2027 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2027 ($not).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2021 ($shl).
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2646_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2667_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2691_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2683_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2586_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2595_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2605_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2578_Y.
Removed top 1 bits (of 2) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire loopback.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2042.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2294_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2028_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2184_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2197_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2027_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2026_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2182_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2195_Y.
Removed top 1 bits (of 9) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1416_Y.
Removed top 14 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1448_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1467_Y.
Removed top 12 bits (of 18) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11351_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1388_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1376_Y.
Removed top 2 bits (of 3) from wire loopback.led.

11.14. Executing PEEPOPT pass (run peephole optimizers).

11.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 183 unused wires.
<suppressed ~1 debug messages>

11.16. Executing SHARE pass (SAT-based resource sharing).

11.17. Executing TECHMAP pass (map to technology primitives).

11.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

11.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~5 debug messages>

11.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

11.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module loopback:
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2646 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2667 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2691 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2586 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2595 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2605 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2353 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1884 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2294 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1416 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1448 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1467 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1388 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1376 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1385 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1385.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1376.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1388.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1467.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1448.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1416.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2294.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1884.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2353.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2605.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2595.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2586.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2691.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2667.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2646.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974.
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974: $auto$alumacc.cc:485:replace_alu$13624
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2646: $auto$alumacc.cc:485:replace_alu$13627
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2667: $auto$alumacc.cc:485:replace_alu$13630
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2691: $auto$alumacc.cc:485:replace_alu$13633
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650: $auto$alumacc.cc:485:replace_alu$13636
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2586: $auto$alumacc.cc:485:replace_alu$13639
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2595: $auto$alumacc.cc:485:replace_alu$13642
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2605: $auto$alumacc.cc:485:replace_alu$13645
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597: $auto$alumacc.cc:485:replace_alu$13648
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2353: $auto$alumacc.cc:485:replace_alu$13651
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1884: $auto$alumacc.cc:485:replace_alu$13654
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2294: $auto$alumacc.cc:485:replace_alu$13657
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1416: $auto$alumacc.cc:485:replace_alu$13660
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1448: $auto$alumacc.cc:485:replace_alu$13663
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1467: $auto$alumacc.cc:485:replace_alu$13666
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1388: $auto$alumacc.cc:485:replace_alu$13669
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1376: $auto$alumacc.cc:485:replace_alu$13672
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1385: $auto$alumacc.cc:485:replace_alu$13675
  created 18 $alu and 0 $macc cells.

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

11.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

11.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11307: $auto$opt_reduce.cc:134:opt_mux$11903
  Optimizing cells in module \loopback.
Performed a total of 1 changes.

11.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

11.21.6. Executing OPT_DFF pass (perform DFF optimizations).

11.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

11.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.9. Rerunning OPT passes. (Maybe there is more to do..)

11.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

11.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6445: { $auto$opt_reduce.cc:134:opt_mux$11899 $auto$opt_reduce.cc:134:opt_mux$13679 }
  Optimizing cells in module \loopback.
Performed a total of 1 changes.

11.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.21.13. Executing OPT_DFF pass (perform DFF optimizations).

11.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.16. Rerunning OPT passes. (Maybe there is more to do..)

11.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

11.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.21.20. Executing OPT_DFF pass (perform DFF optimizations).

11.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.23. Finished OPT passes. (There is nothing left to do.)

11.22. Executing MEMORY pass.

11.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

11.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~171 debug messages>

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.27.3. Executing OPT_DFF pass (perform DFF optimizations).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 95 unused wires.
<suppressed ~1 debug messages>

11.27.5. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~96 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2650_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2651_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2597_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2598_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2855:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2113 [14] $auto$opt_expr.cc:205:group_cell_inputs$13775 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2113 [1] $auto$opt_expr.cc:205:group_cell_inputs$13775 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13775 [14] $auto$opt_expr.cc:205:group_cell_inputs$13775 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13775 [13] $auto$opt_expr.cc:205:group_cell_inputs$13775 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2158 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13782 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2158 [1] $auto$opt_expr.cc:205:group_cell_inputs$13782 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2113 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2113 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13775 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2158 [15] $auto$opt_expr.cc:205:group_cell_inputs$13782 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2158 [14] $auto$opt_expr.cc:205:group_cell_inputs$13782 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2158 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13775 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2866:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2109 [14] $auto$opt_expr.cc:205:group_cell_inputs$13768 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2109 [1] $auto$opt_expr.cc:205:group_cell_inputs$13768 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13768 [14] $auto$opt_expr.cc:205:group_cell_inputs$13768 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13768 [13] $auto$opt_expr.cc:205:group_cell_inputs$13768 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2113 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13775 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2113 [1] $auto$opt_expr.cc:205:group_cell_inputs$13775 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2109 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2109 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13768 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2113 [15] $auto$opt_expr.cc:205:group_cell_inputs$13775 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2113 [14] $auto$opt_expr.cc:205:group_cell_inputs$13775 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2113 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13768 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2877:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2105 [14] $auto$opt_expr.cc:205:group_cell_inputs$13761 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2105 [1] $auto$opt_expr.cc:205:group_cell_inputs$13761 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13761 [14] $auto$opt_expr.cc:205:group_cell_inputs$13761 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13761 [13] $auto$opt_expr.cc:205:group_cell_inputs$13761 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2109 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13768 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2109 [1] $auto$opt_expr.cc:205:group_cell_inputs$13768 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2105 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2105 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13761 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2109 [15] $auto$opt_expr.cc:205:group_cell_inputs$13768 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2109 [14] $auto$opt_expr.cc:205:group_cell_inputs$13768 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2109 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13761 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2888:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2101 [14] $auto$opt_expr.cc:205:group_cell_inputs$13754 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2101 [1] $auto$opt_expr.cc:205:group_cell_inputs$13754 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13754 [14] $auto$opt_expr.cc:205:group_cell_inputs$13754 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13754 [13] $auto$opt_expr.cc:205:group_cell_inputs$13754 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2105 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13761 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2105 [1] $auto$opt_expr.cc:205:group_cell_inputs$13761 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2101 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2101 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13754 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2105 [15] $auto$opt_expr.cc:205:group_cell_inputs$13761 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2105 [14] $auto$opt_expr.cc:205:group_cell_inputs$13761 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2105 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13754 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2899:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2097 [14] $auto$opt_expr.cc:205:group_cell_inputs$13747 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2097 [1] $auto$opt_expr.cc:205:group_cell_inputs$13747 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13747 [14] $auto$opt_expr.cc:205:group_cell_inputs$13747 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13747 [13] $auto$opt_expr.cc:205:group_cell_inputs$13747 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2101 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13754 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2101 [1] $auto$opt_expr.cc:205:group_cell_inputs$13754 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2097 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2097 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13747 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2101 [15] $auto$opt_expr.cc:205:group_cell_inputs$13754 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2101 [14] $auto$opt_expr.cc:205:group_cell_inputs$13754 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2101 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13747 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2910:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2093 [14] $auto$opt_expr.cc:205:group_cell_inputs$13740 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2093 [1] $auto$opt_expr.cc:205:group_cell_inputs$13740 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13740 [14] $auto$opt_expr.cc:205:group_cell_inputs$13740 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13740 [13] $auto$opt_expr.cc:205:group_cell_inputs$13740 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2097 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13747 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2097 [1] $auto$opt_expr.cc:205:group_cell_inputs$13747 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2093 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2093 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13740 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2097 [15] $auto$opt_expr.cc:205:group_cell_inputs$13747 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2097 [14] $auto$opt_expr.cc:205:group_cell_inputs$13747 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2097 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13740 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2987:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3005:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3245:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3669:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2158 [14] $auto$opt_expr.cc:205:group_cell_inputs$13782 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2158 [1] $auto$opt_expr.cc:205:group_cell_inputs$13782 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13782 [14] $auto$opt_expr.cc:205:group_cell_inputs$13782 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13782 [13] $auto$opt_expr.cc:205:group_cell_inputs$13782 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2121
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2158 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1852.$result[15:0]$2158 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13782 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2121 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2121 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2121 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2121 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2121 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13782 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4098:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13733 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$13733 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2093 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13740 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2093 [1] $auto$opt_expr.cc:205:group_cell_inputs$13740 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13733 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2093 [15] $auto$opt_expr.cc:205:group_cell_inputs$13740 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2093 [14] $auto$opt_expr.cc:205:group_cell_inputs$13740 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1851.$result[15:0]$2093 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4709:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13728 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2078 [1] $auto$opt_expr.cc:205:group_cell_inputs$13728 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13728 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13728 [3] $auto$opt_expr.cc:205:group_cell_inputs$13728 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2082
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2078 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13728 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2082 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2082 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2082 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2082 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13728 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4728:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13723 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2074 [1] $auto$opt_expr.cc:205:group_cell_inputs$13723 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13723 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13723 [3] $auto$opt_expr.cc:205:group_cell_inputs$13723 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2078 [4] $auto$opt_expr.cc:205:group_cell_inputs$13728 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2078 [1] $auto$opt_expr.cc:205:group_cell_inputs$13728 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2074 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13723 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13728 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2078 [4] $auto$opt_expr.cc:205:group_cell_inputs$13728 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2078 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13723 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4747:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13718 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2070 [1] $auto$opt_expr.cc:205:group_cell_inputs$13718 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13718 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13718 [3] $auto$opt_expr.cc:205:group_cell_inputs$13718 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2074 [4] $auto$opt_expr.cc:205:group_cell_inputs$13723 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2074 [1] $auto$opt_expr.cc:205:group_cell_inputs$13723 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2070 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13718 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13723 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2074 [4] $auto$opt_expr.cc:205:group_cell_inputs$13723 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2074 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13718 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4766:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13713 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2066 [1] $auto$opt_expr.cc:205:group_cell_inputs$13713 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13713 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13713 [3] $auto$opt_expr.cc:205:group_cell_inputs$13713 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2070 [4] $auto$opt_expr.cc:205:group_cell_inputs$13718 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2070 [1] $auto$opt_expr.cc:205:group_cell_inputs$13718 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2066 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13713 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13718 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2070 [4] $auto$opt_expr.cc:205:group_cell_inputs$13718 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2070 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13713 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4785:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13708 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2062 [1] $auto$opt_expr.cc:205:group_cell_inputs$13708 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13708 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13708 [3] $auto$opt_expr.cc:205:group_cell_inputs$13708 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2066 [4] $auto$opt_expr.cc:205:group_cell_inputs$13713 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2066 [1] $auto$opt_expr.cc:205:group_cell_inputs$13713 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2062 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13708 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13713 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2066 [4] $auto$opt_expr.cc:205:group_cell_inputs$13713 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2066 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13708 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4804:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13703 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2058 [1] $auto$opt_expr.cc:205:group_cell_inputs$13703 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13703 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13703 [3] $auto$opt_expr.cc:205:group_cell_inputs$13703 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2062 [4] $auto$opt_expr.cc:205:group_cell_inputs$13708 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2062 [1] $auto$opt_expr.cc:205:group_cell_inputs$13708 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2058 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13703 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13708 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2062 [4] $auto$opt_expr.cc:205:group_cell_inputs$13708 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2062 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13703 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4823:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13698 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2054 [1] $auto$opt_expr.cc:205:group_cell_inputs$13698 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13698 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13698 [3] $auto$opt_expr.cc:205:group_cell_inputs$13698 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2058 [4] $auto$opt_expr.cc:205:group_cell_inputs$13703 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2058 [1] $auto$opt_expr.cc:205:group_cell_inputs$13703 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2054 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13698 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13703 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2058 [4] $auto$opt_expr.cc:205:group_cell_inputs$13703 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2058 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13698 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4842:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13693 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2050 [1] $auto$opt_expr.cc:205:group_cell_inputs$13693 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13693 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13693 [3] $auto$opt_expr.cc:205:group_cell_inputs$13693 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2054 [4] $auto$opt_expr.cc:205:group_cell_inputs$13698 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2054 [1] $auto$opt_expr.cc:205:group_cell_inputs$13698 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2050 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13693 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13698 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2054 [4] $auto$opt_expr.cc:205:group_cell_inputs$13698 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2054 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13693 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4861:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13688 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2046 [1] $auto$opt_expr.cc:205:group_cell_inputs$13688 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13688 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13688 [3] $auto$opt_expr.cc:205:group_cell_inputs$13688 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2050 [4] $auto$opt_expr.cc:205:group_cell_inputs$13693 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2050 [1] $auto$opt_expr.cc:205:group_cell_inputs$13693 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2046 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13688 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13693 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2050 [4] $auto$opt_expr.cc:205:group_cell_inputs$13693 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2050 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13688 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4880:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13683 [1] $auto$opt_expr.cc:205:group_cell_inputs$13683 [2] $auto$opt_expr.cc:205:group_cell_inputs$13683 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13683 [1] $auto$wreduce.cc:454:run$13604 [1] $auto$opt_expr.cc:205:group_cell_inputs$13683 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2046 [4] $auto$opt_expr.cc:205:group_cell_inputs$13688 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2046 [1] $auto$opt_expr.cc:205:group_cell_inputs$13688 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13683 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$13604 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13688 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2046 [4] $auto$opt_expr.cc:205:group_cell_inputs$13688 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1849.$result[4:0]$2046 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13683 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4899:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$13683 [1] $auto$wreduce.cc:454:run$13604 [1] $auto$opt_expr.cc:205:group_cell_inputs$13683 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$13683 [1:0]
      New connections: $auto$wreduce.cc:454:run$13604 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10996:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$13613 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$13613 [7]
      New connections: $auto$wreduce.cc:454:run$13613 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11075:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$13613 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$13613 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11351:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$13617 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$13617 [2] $auto$wreduce.cc:454:run$13617 [0] }
      New connections: { $auto$wreduce.cc:454:run$13617 [5:3] $auto$wreduce.cc:454:run$13617 [1] } = { $auto$wreduce.cc:454:run$13617 [2] $auto$wreduce.cc:454:run$13617 [0] $auto$wreduce.cc:454:run$13617 [0] $auto$wreduce.cc:454:run$13617 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11391:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11459:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3038:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3053:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3337:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11075:
      Old ports: A=$auto$wreduce.cc:454:run$13613 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$13613 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3095:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3107:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \loopback.
Performed a total of 35 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.6. Executing OPT_DFF pass (perform DFF optimizations).

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~5 debug messages>

11.29.9. Rerunning OPT passes. (Maybe there is more to do..)

11.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~96 debug messages>

11.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.13. Executing OPT_DFF pass (perform DFF optimizations).

11.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

11.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.29.16. Rerunning OPT passes. (Maybe there is more to do..)

11.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~96 debug messages>

11.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.20. Executing OPT_DFF pass (perform DFF optimizations).

11.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.29.23. Finished OPT passes. (There is nothing left to do.)

11.30. Executing ICE40_WRAPCARRY pass (wrap carries).

11.31. Executing TECHMAP pass (map to technology primitives).

11.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:d706445b01d30e7e39c300843f011860ca2fe277$paramod$4cab501b307a93c2d80616155318b09503c0bdfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:66238140670a84ed07c7d89f723c4d7c895acfde$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

11.31.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4754 debug messages>

11.31.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~782 debug messages>

11.32. Executing OPT pass (performing simple optimizations).

11.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~13045 debug messages>

11.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~11616 debug messages>
Removed a total of 3872 cells.

11.32.3. Executing OPT_DFF pass (perform DFF optimizations).

11.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 3452 unused cells and 2131 unused wires.
<suppressed ~3453 debug messages>

11.32.5. Finished fast OPT passes.

11.33. Executing ICE40_OPT pass (performing simple optimizations).

11.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13624.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13627.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13633.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13636.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13636.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13636.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13639.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13645.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13648.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13648.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13648.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13651.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13654.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13657.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13663.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13666.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13669.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13675.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

11.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~99 debug messages>

11.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

11.33.4. Executing OPT_DFF pass (perform DFF optimizations).

11.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

11.33.6. Rerunning OPT passes. (Removed registers in this run.)

11.33.7. Running ICE40 specific optimizations.

11.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.33.10. Executing OPT_DFF pass (perform DFF optimizations).

11.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.33.12. Finished OPT passes. (There is nothing left to do.)

11.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.35. Executing TECHMAP pass (map to technology primitives).

11.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~427 debug messages>

11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13624.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13627.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13633.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13636.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13636.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13639.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13645.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13648.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13648.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13651.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13654.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13657.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13663.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13666.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13669.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13675.slice[0].carry ($lut).

11.38. Executing ICE40_OPT pass (performing simple optimizations).

11.38.1. Running ICE40 specific optimizations.

11.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~631 debug messages>

11.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~1284 debug messages>
Removed a total of 428 cells.

11.38.4. Executing OPT_DFF pass (perform DFF optimizations).

11.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 2843 unused wires.
<suppressed ~1 debug messages>

11.38.6. Rerunning OPT passes. (Removed registers in this run.)

11.38.7. Running ICE40 specific optimizations.

11.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.38.10. Executing OPT_DFF pass (perform DFF optimizations).

11.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.38.12. Finished OPT passes. (There is nothing left to do.)

11.39. Executing TECHMAP pass (map to technology primitives).

11.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.40. Executing ABC pass (technology mapping using ABC).

11.40.1. Extracting gate netlist of module `\loopback' to `<abc-temp-dir>/input.blif'..
Extracted 3849 gates and 4292 wires to a netlist network with 441 inputs and 395 outputs.

11.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     604.
ABC: Participating nodes from both networks       =    1336.
ABC: Participating nodes from the first network   =     603. (  59.47 % of nodes)
ABC: Participating nodes from the second network  =     733. (  72.29 % of nodes)
ABC: Node pairs (any polarity)                    =     603. (  59.47 % of names can be moved)
ABC: Node pairs (same polarity)                   =     515. (  50.79 % of names can be moved)
ABC: Total runtime =     0.12 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

11.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1013
ABC RESULTS:        internal signals:     3456
ABC RESULTS:           input signals:      441
ABC RESULTS:          output signals:      395
Removing temp directory.

11.41. Executing ICE40_WRAPCARRY pass (wrap carries).

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 18 unused cells and 2389 unused wires.

11.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1066
  1-LUT               10
  2-LUT              214
  3-LUT              279
  4-LUT              563
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   41

Eliminating LUTs.
Number of LUTs:     1066
  1-LUT               10
  2-LUT              214
  3-LUT              279
  4-LUT              563
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   41

Combining LUTs.
Number of LUTs:     1027
  1-LUT               10
  2-LUT              168
  3-LUT              254
  4-LUT              595
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   41

Eliminated 0 LUTs.
Combined 39 LUTs.
<suppressed ~5729 debug messages>

11.44. Executing TECHMAP pass (map to technology primitives).

11.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.44.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$88dc1cf4443537dd59052739b9e21a9b9d776b59\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$bd88c80bf5b189e5316f23149e23660c7f342be7\$lut for cells of type $lut.
Using template $paramod$b7c08b3e56c034c48622a65b854ff95f0da654e6\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$bec5be7d552ede21c071ad538afdf64e0c15a37c\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$1defcde2651b9293b25dc8313a52210a02d52398\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$155ccd9ee5b52913ca009e66ae045056565f70c4\$lut for cells of type $lut.
Using template $paramod$7bcf8a0acb4facd1dfe70d22caec4edc2292bba2\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$90211918a84e1cef3407e0f8e61fa8260d248e82\$lut for cells of type $lut.
Using template $paramod$71d60389770c4efcc68e86e1d5a8e56f68a9a589\$lut for cells of type $lut.
Using template $paramod$8e020ada9f82301d4c48e2caec46e68acdfaec5c\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$25ce03f90631e67c5e443b0900c3d90fee95a96b\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$49867e9c8af924ee11719e3461b11a6be0ebaa53\$lut for cells of type $lut.
Using template $paramod$4a51864395fae58ba30115ac09ca86f922da2001\$lut for cells of type $lut.
Using template $paramod$d96bc836a2b69aefc36f997cbf30cf5f94e1df6c\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$bcdd198f728e0fa42d08c4a7a8806c23697552d5\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$b9948a73a231c58d0ab55a22f9f8db02fd7396db\$lut for cells of type $lut.
Using template $paramod$e7757b2d317771cca578effc1d1433759b825f83\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$5fdec1444119e1c56273c4ef5ae20b21e34c0e47\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$acb55385383eb6e0dd46a2fd1eab59cbc9d127ed\$lut for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$f6dd01673f8f9c9ecbbfa50d05e704565b0d6345\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$d54e7238a4a65b6993845c84c1abdbcd353fe338\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$64ff9363ae892131efd239546091dc1357ce8a0c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$ffa2c3035f7f4404aac6cc2bdc1275876c9ed078\$lut for cells of type $lut.
Using template $paramod$11781671c6bae59d79685e36100b1ce439cbbaf5\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
No more expansions possible.
<suppressed ~3422 debug messages>
Removed 0 unused cells and 2296 unused wires.

11.45. Executing AUTONAME pass.
Renamed 27809 objects in module loopback (70 iterations).
<suppressed ~2192 debug messages>

11.46. Executing HIERARCHY pass (managing design hierarchy).

11.46.1. Analyzing design hierarchy..
Top module:  \loopback

11.46.2. Analyzing design hierarchy..
Top module:  \loopback
Removed 0 unused modules.

11.47. Printing statistics.

=== loopback ===

   Number of wires:                958
   Number of wire bits:           2738
   Number of public wires:         958
   Number of public wire bits:    2738
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1478
     SB_CARRY                       43
     SB_DFF                          2
     SB_DFFER                      332
     SB_DFFES                        7
     SB_DFFR                        58
     SB_DFFS                         4
     SB_GB                           1
     SB_IO                           3
     SB_LUT4                      1027
     SB_RGBA_DRV                     1

11.48. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

12. Executing JSON backend.

End of script. Logfile hash: ab3fa419c3, CPU: user 7.49s system 0.11s, MEM: 121.05 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 45x opt_expr (2 sec), 12% 1x abc (1 sec), ...
