<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reg_mem_hdl_paths_seq.svh</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="HDL_Paths_Checking_Test_Sequence"></a><a name="Topic343"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">HDL Paths Checking Test Sequence</div>
</div>

<a name="uvm_reg_mem_hdl_paths_seq"></a><a name="Topic344"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_reg_mem_hdl_paths_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype344"><a class="CPEntry Parent TClass" href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reg_mem_hdl_paths_seq</div></div></div>
 <div class="CBody"><p>Verify the correctness of HDL paths specified for registers and memories.</p><p>This sequence is be used to check that the specified backdoor paths are indeed accessible by the simulator.&nbsp; By default, the check is performed for the default design abstraction.&nbsp; If the simulation contains multiple models of the DUT, HDL paths for multiple design abstractions can be checked.</p><p>If a path is not accessible by the simulator, it cannot be used for read/write backdoor accesses. In that case a warning is produced.&nbsp; A simulator may have finer-grained access permissions such as separate read or write permissions.&nbsp; These extra access permissions are NOT checked.</p><p>The test is performed in zero time and does not require any reads/writes to/from the DUT.</p></div>
</div>

<a name="uvm_reg_mem_hdl_paths_seq.Variables"></a><a name="Topic345"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="uvm_reg_mem_hdl_paths_seq.abstractions"></a><a name="Topic346"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">abstractions</div>
 <div id="NDPrototype346" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">string</span> abstractions[$]</div></div>
 <div class="CBody"><p>If set, check the HDL paths for the specified design abstractions.&nbsp; If empty, check the HDL path for the default design abstraction, as specified with <a href="../index.html#File18:uvm_reg_block.svh:uvm_reg_block.set_default_hdl_path" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,430);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_block::set_default_hdl_path()</a></p></div>
</div>

</body></html>