
TFT_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058ac  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba4  0800596c  0800596c  0001596c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006510  08006510  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08006510  08006510  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006510  08006510  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006510  08006510  00016510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006514  08006514  00016514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08006518  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  20000068  08006580  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  08006580  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000119af  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b50  00000000  00000000  00031a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000908  00000000  00000000  00034590  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000800  00000000  00000000  00034e98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019521  00000000  00000000  00035698  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b056  00000000  00000000  0004ebb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007b37c  00000000  00000000  00059c0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d4f8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002368  00000000  00000000  000d5008  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005954 	.word	0x08005954

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08005954 	.word	0x08005954

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_f2uiz>:
 80003f4:	219e      	movs	r1, #158	; 0x9e
 80003f6:	b510      	push	{r4, lr}
 80003f8:	05c9      	lsls	r1, r1, #23
 80003fa:	1c04      	adds	r4, r0, #0
 80003fc:	f000 fe4e 	bl	800109c <__aeabi_fcmpge>
 8000400:	2800      	cmp	r0, #0
 8000402:	d103      	bne.n	800040c <__aeabi_f2uiz+0x18>
 8000404:	1c20      	adds	r0, r4, #0
 8000406:	f000 fdaf 	bl	8000f68 <__aeabi_f2iz>
 800040a:	bd10      	pop	{r4, pc}
 800040c:	219e      	movs	r1, #158	; 0x9e
 800040e:	1c20      	adds	r0, r4, #0
 8000410:	05c9      	lsls	r1, r1, #23
 8000412:	f000 fbe5 	bl	8000be0 <__aeabi_fsub>
 8000416:	f000 fda7 	bl	8000f68 <__aeabi_f2iz>
 800041a:	2380      	movs	r3, #128	; 0x80
 800041c:	061b      	lsls	r3, r3, #24
 800041e:	469c      	mov	ip, r3
 8000420:	4460      	add	r0, ip
 8000422:	e7f2      	b.n	800040a <__aeabi_f2uiz+0x16>

08000424 <__aeabi_fadd>:
 8000424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000426:	4647      	mov	r7, r8
 8000428:	46ce      	mov	lr, r9
 800042a:	0243      	lsls	r3, r0, #9
 800042c:	0a5b      	lsrs	r3, r3, #9
 800042e:	0044      	lsls	r4, r0, #1
 8000430:	0fc2      	lsrs	r2, r0, #31
 8000432:	469c      	mov	ip, r3
 8000434:	0048      	lsls	r0, r1, #1
 8000436:	00dd      	lsls	r5, r3, #3
 8000438:	024b      	lsls	r3, r1, #9
 800043a:	0e24      	lsrs	r4, r4, #24
 800043c:	0a5b      	lsrs	r3, r3, #9
 800043e:	0e00      	lsrs	r0, r0, #24
 8000440:	b580      	push	{r7, lr}
 8000442:	4698      	mov	r8, r3
 8000444:	0026      	movs	r6, r4
 8000446:	4691      	mov	r9, r2
 8000448:	0fc9      	lsrs	r1, r1, #31
 800044a:	00db      	lsls	r3, r3, #3
 800044c:	1a27      	subs	r7, r4, r0
 800044e:	428a      	cmp	r2, r1
 8000450:	d029      	beq.n	80004a6 <__aeabi_fadd+0x82>
 8000452:	2f00      	cmp	r7, #0
 8000454:	dd15      	ble.n	8000482 <__aeabi_fadd+0x5e>
 8000456:	2800      	cmp	r0, #0
 8000458:	d14a      	bne.n	80004f0 <__aeabi_fadd+0xcc>
 800045a:	2b00      	cmp	r3, #0
 800045c:	d000      	beq.n	8000460 <__aeabi_fadd+0x3c>
 800045e:	e095      	b.n	800058c <__aeabi_fadd+0x168>
 8000460:	08ed      	lsrs	r5, r5, #3
 8000462:	2cff      	cmp	r4, #255	; 0xff
 8000464:	d100      	bne.n	8000468 <__aeabi_fadd+0x44>
 8000466:	e088      	b.n	800057a <__aeabi_fadd+0x156>
 8000468:	026b      	lsls	r3, r5, #9
 800046a:	0a5b      	lsrs	r3, r3, #9
 800046c:	b2e6      	uxtb	r6, r4
 800046e:	025b      	lsls	r3, r3, #9
 8000470:	05f6      	lsls	r6, r6, #23
 8000472:	0a58      	lsrs	r0, r3, #9
 8000474:	4330      	orrs	r0, r6
 8000476:	07d2      	lsls	r2, r2, #31
 8000478:	4310      	orrs	r0, r2
 800047a:	bc0c      	pop	{r2, r3}
 800047c:	4690      	mov	r8, r2
 800047e:	4699      	mov	r9, r3
 8000480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000482:	2f00      	cmp	r7, #0
 8000484:	d000      	beq.n	8000488 <__aeabi_fadd+0x64>
 8000486:	e087      	b.n	8000598 <__aeabi_fadd+0x174>
 8000488:	1c60      	adds	r0, r4, #1
 800048a:	b2c0      	uxtb	r0, r0
 800048c:	2801      	cmp	r0, #1
 800048e:	dc00      	bgt.n	8000492 <__aeabi_fadd+0x6e>
 8000490:	e0b6      	b.n	8000600 <__aeabi_fadd+0x1dc>
 8000492:	1aee      	subs	r6, r5, r3
 8000494:	0172      	lsls	r2, r6, #5
 8000496:	d500      	bpl.n	800049a <__aeabi_fadd+0x76>
 8000498:	e0c5      	b.n	8000626 <__aeabi_fadd+0x202>
 800049a:	2e00      	cmp	r6, #0
 800049c:	d13d      	bne.n	800051a <__aeabi_fadd+0xf6>
 800049e:	2200      	movs	r2, #0
 80004a0:	2600      	movs	r6, #0
 80004a2:	2300      	movs	r3, #0
 80004a4:	e7e3      	b.n	800046e <__aeabi_fadd+0x4a>
 80004a6:	2f00      	cmp	r7, #0
 80004a8:	dc00      	bgt.n	80004ac <__aeabi_fadd+0x88>
 80004aa:	e096      	b.n	80005da <__aeabi_fadd+0x1b6>
 80004ac:	2800      	cmp	r0, #0
 80004ae:	d05d      	beq.n	800056c <__aeabi_fadd+0x148>
 80004b0:	2cff      	cmp	r4, #255	; 0xff
 80004b2:	d060      	beq.n	8000576 <__aeabi_fadd+0x152>
 80004b4:	2280      	movs	r2, #128	; 0x80
 80004b6:	04d2      	lsls	r2, r2, #19
 80004b8:	4313      	orrs	r3, r2
 80004ba:	2f1b      	cmp	r7, #27
 80004bc:	dd00      	ble.n	80004c0 <__aeabi_fadd+0x9c>
 80004be:	e0ec      	b.n	800069a <__aeabi_fadd+0x276>
 80004c0:	2220      	movs	r2, #32
 80004c2:	1bd2      	subs	r2, r2, r7
 80004c4:	0018      	movs	r0, r3
 80004c6:	4093      	lsls	r3, r2
 80004c8:	40f8      	lsrs	r0, r7
 80004ca:	1e5a      	subs	r2, r3, #1
 80004cc:	4193      	sbcs	r3, r2
 80004ce:	4303      	orrs	r3, r0
 80004d0:	18ed      	adds	r5, r5, r3
 80004d2:	016b      	lsls	r3, r5, #5
 80004d4:	d57b      	bpl.n	80005ce <__aeabi_fadd+0x1aa>
 80004d6:	3401      	adds	r4, #1
 80004d8:	2cff      	cmp	r4, #255	; 0xff
 80004da:	d100      	bne.n	80004de <__aeabi_fadd+0xba>
 80004dc:	e0b7      	b.n	800064e <__aeabi_fadd+0x22a>
 80004de:	2201      	movs	r2, #1
 80004e0:	2607      	movs	r6, #7
 80004e2:	402a      	ands	r2, r5
 80004e4:	086b      	lsrs	r3, r5, #1
 80004e6:	4d9a      	ldr	r5, [pc, #616]	; (8000750 <__aeabi_fadd+0x32c>)
 80004e8:	401d      	ands	r5, r3
 80004ea:	4315      	orrs	r5, r2
 80004ec:	402e      	ands	r6, r5
 80004ee:	e029      	b.n	8000544 <__aeabi_fadd+0x120>
 80004f0:	2cff      	cmp	r4, #255	; 0xff
 80004f2:	d0b5      	beq.n	8000460 <__aeabi_fadd+0x3c>
 80004f4:	2280      	movs	r2, #128	; 0x80
 80004f6:	04d2      	lsls	r2, r2, #19
 80004f8:	4313      	orrs	r3, r2
 80004fa:	2f1b      	cmp	r7, #27
 80004fc:	dd00      	ble.n	8000500 <__aeabi_fadd+0xdc>
 80004fe:	e0b2      	b.n	8000666 <__aeabi_fadd+0x242>
 8000500:	2220      	movs	r2, #32
 8000502:	1bd2      	subs	r2, r2, r7
 8000504:	0019      	movs	r1, r3
 8000506:	4093      	lsls	r3, r2
 8000508:	40f9      	lsrs	r1, r7
 800050a:	1e5a      	subs	r2, r3, #1
 800050c:	4193      	sbcs	r3, r2
 800050e:	430b      	orrs	r3, r1
 8000510:	1aed      	subs	r5, r5, r3
 8000512:	016b      	lsls	r3, r5, #5
 8000514:	d55b      	bpl.n	80005ce <__aeabi_fadd+0x1aa>
 8000516:	01ad      	lsls	r5, r5, #6
 8000518:	09ae      	lsrs	r6, r5, #6
 800051a:	0030      	movs	r0, r6
 800051c:	f000 fdc8 	bl	80010b0 <__clzsi2>
 8000520:	3805      	subs	r0, #5
 8000522:	4086      	lsls	r6, r0
 8000524:	4284      	cmp	r4, r0
 8000526:	dc65      	bgt.n	80005f4 <__aeabi_fadd+0x1d0>
 8000528:	1b04      	subs	r4, r0, r4
 800052a:	0033      	movs	r3, r6
 800052c:	2020      	movs	r0, #32
 800052e:	3401      	adds	r4, #1
 8000530:	40e3      	lsrs	r3, r4
 8000532:	1b04      	subs	r4, r0, r4
 8000534:	40a6      	lsls	r6, r4
 8000536:	1e75      	subs	r5, r6, #1
 8000538:	41ae      	sbcs	r6, r5
 800053a:	4333      	orrs	r3, r6
 800053c:	2607      	movs	r6, #7
 800053e:	001d      	movs	r5, r3
 8000540:	2400      	movs	r4, #0
 8000542:	401e      	ands	r6, r3
 8000544:	2201      	movs	r2, #1
 8000546:	464b      	mov	r3, r9
 8000548:	401a      	ands	r2, r3
 800054a:	2e00      	cmp	r6, #0
 800054c:	d004      	beq.n	8000558 <__aeabi_fadd+0x134>
 800054e:	230f      	movs	r3, #15
 8000550:	402b      	ands	r3, r5
 8000552:	2b04      	cmp	r3, #4
 8000554:	d000      	beq.n	8000558 <__aeabi_fadd+0x134>
 8000556:	3504      	adds	r5, #4
 8000558:	016b      	lsls	r3, r5, #5
 800055a:	d400      	bmi.n	800055e <__aeabi_fadd+0x13a>
 800055c:	e780      	b.n	8000460 <__aeabi_fadd+0x3c>
 800055e:	3401      	adds	r4, #1
 8000560:	b2e6      	uxtb	r6, r4
 8000562:	2cff      	cmp	r4, #255	; 0xff
 8000564:	d12f      	bne.n	80005c6 <__aeabi_fadd+0x1a2>
 8000566:	26ff      	movs	r6, #255	; 0xff
 8000568:	2300      	movs	r3, #0
 800056a:	e780      	b.n	800046e <__aeabi_fadd+0x4a>
 800056c:	2b00      	cmp	r3, #0
 800056e:	d152      	bne.n	8000616 <__aeabi_fadd+0x1f2>
 8000570:	2cff      	cmp	r4, #255	; 0xff
 8000572:	d000      	beq.n	8000576 <__aeabi_fadd+0x152>
 8000574:	e774      	b.n	8000460 <__aeabi_fadd+0x3c>
 8000576:	000a      	movs	r2, r1
 8000578:	08ed      	lsrs	r5, r5, #3
 800057a:	2d00      	cmp	r5, #0
 800057c:	d0f3      	beq.n	8000566 <__aeabi_fadd+0x142>
 800057e:	2380      	movs	r3, #128	; 0x80
 8000580:	03db      	lsls	r3, r3, #15
 8000582:	432b      	orrs	r3, r5
 8000584:	025b      	lsls	r3, r3, #9
 8000586:	0a5b      	lsrs	r3, r3, #9
 8000588:	26ff      	movs	r6, #255	; 0xff
 800058a:	e770      	b.n	800046e <__aeabi_fadd+0x4a>
 800058c:	3f01      	subs	r7, #1
 800058e:	2f00      	cmp	r7, #0
 8000590:	d0be      	beq.n	8000510 <__aeabi_fadd+0xec>
 8000592:	2cff      	cmp	r4, #255	; 0xff
 8000594:	d1b1      	bne.n	80004fa <__aeabi_fadd+0xd6>
 8000596:	e763      	b.n	8000460 <__aeabi_fadd+0x3c>
 8000598:	2c00      	cmp	r4, #0
 800059a:	d047      	beq.n	800062c <__aeabi_fadd+0x208>
 800059c:	28ff      	cmp	r0, #255	; 0xff
 800059e:	d069      	beq.n	8000674 <__aeabi_fadd+0x250>
 80005a0:	2480      	movs	r4, #128	; 0x80
 80005a2:	04e4      	lsls	r4, r4, #19
 80005a4:	427a      	negs	r2, r7
 80005a6:	4325      	orrs	r5, r4
 80005a8:	2a1b      	cmp	r2, #27
 80005aa:	dd00      	ble.n	80005ae <__aeabi_fadd+0x18a>
 80005ac:	e0c5      	b.n	800073a <__aeabi_fadd+0x316>
 80005ae:	002c      	movs	r4, r5
 80005b0:	2620      	movs	r6, #32
 80005b2:	40d4      	lsrs	r4, r2
 80005b4:	1ab2      	subs	r2, r6, r2
 80005b6:	4095      	lsls	r5, r2
 80005b8:	1e6a      	subs	r2, r5, #1
 80005ba:	4195      	sbcs	r5, r2
 80005bc:	4325      	orrs	r5, r4
 80005be:	1b5d      	subs	r5, r3, r5
 80005c0:	0004      	movs	r4, r0
 80005c2:	4689      	mov	r9, r1
 80005c4:	e7a5      	b.n	8000512 <__aeabi_fadd+0xee>
 80005c6:	01ab      	lsls	r3, r5, #6
 80005c8:	0a5b      	lsrs	r3, r3, #9
 80005ca:	e750      	b.n	800046e <__aeabi_fadd+0x4a>
 80005cc:	2400      	movs	r4, #0
 80005ce:	2201      	movs	r2, #1
 80005d0:	464b      	mov	r3, r9
 80005d2:	401a      	ands	r2, r3
 80005d4:	076b      	lsls	r3, r5, #29
 80005d6:	d1ba      	bne.n	800054e <__aeabi_fadd+0x12a>
 80005d8:	e742      	b.n	8000460 <__aeabi_fadd+0x3c>
 80005da:	2f00      	cmp	r7, #0
 80005dc:	d13b      	bne.n	8000656 <__aeabi_fadd+0x232>
 80005de:	3401      	adds	r4, #1
 80005e0:	b2e0      	uxtb	r0, r4
 80005e2:	2801      	cmp	r0, #1
 80005e4:	dd4a      	ble.n	800067c <__aeabi_fadd+0x258>
 80005e6:	2cff      	cmp	r4, #255	; 0xff
 80005e8:	d0bd      	beq.n	8000566 <__aeabi_fadd+0x142>
 80005ea:	2607      	movs	r6, #7
 80005ec:	18ed      	adds	r5, r5, r3
 80005ee:	086d      	lsrs	r5, r5, #1
 80005f0:	402e      	ands	r6, r5
 80005f2:	e7a7      	b.n	8000544 <__aeabi_fadd+0x120>
 80005f4:	2307      	movs	r3, #7
 80005f6:	4d57      	ldr	r5, [pc, #348]	; (8000754 <__aeabi_fadd+0x330>)
 80005f8:	1a24      	subs	r4, r4, r0
 80005fa:	4035      	ands	r5, r6
 80005fc:	401e      	ands	r6, r3
 80005fe:	e7a1      	b.n	8000544 <__aeabi_fadd+0x120>
 8000600:	2c00      	cmp	r4, #0
 8000602:	d11b      	bne.n	800063c <__aeabi_fadd+0x218>
 8000604:	2d00      	cmp	r5, #0
 8000606:	d16e      	bne.n	80006e6 <__aeabi_fadd+0x2c2>
 8000608:	2b00      	cmp	r3, #0
 800060a:	d100      	bne.n	800060e <__aeabi_fadd+0x1ea>
 800060c:	e09a      	b.n	8000744 <__aeabi_fadd+0x320>
 800060e:	000a      	movs	r2, r1
 8000610:	001d      	movs	r5, r3
 8000612:	003c      	movs	r4, r7
 8000614:	e724      	b.n	8000460 <__aeabi_fadd+0x3c>
 8000616:	3f01      	subs	r7, #1
 8000618:	2f00      	cmp	r7, #0
 800061a:	d100      	bne.n	800061e <__aeabi_fadd+0x1fa>
 800061c:	e758      	b.n	80004d0 <__aeabi_fadd+0xac>
 800061e:	2cff      	cmp	r4, #255	; 0xff
 8000620:	d000      	beq.n	8000624 <__aeabi_fadd+0x200>
 8000622:	e74a      	b.n	80004ba <__aeabi_fadd+0x96>
 8000624:	e7a7      	b.n	8000576 <__aeabi_fadd+0x152>
 8000626:	1b5e      	subs	r6, r3, r5
 8000628:	4689      	mov	r9, r1
 800062a:	e776      	b.n	800051a <__aeabi_fadd+0xf6>
 800062c:	2d00      	cmp	r5, #0
 800062e:	d11c      	bne.n	800066a <__aeabi_fadd+0x246>
 8000630:	000a      	movs	r2, r1
 8000632:	28ff      	cmp	r0, #255	; 0xff
 8000634:	d01f      	beq.n	8000676 <__aeabi_fadd+0x252>
 8000636:	0004      	movs	r4, r0
 8000638:	001d      	movs	r5, r3
 800063a:	e711      	b.n	8000460 <__aeabi_fadd+0x3c>
 800063c:	2d00      	cmp	r5, #0
 800063e:	d15d      	bne.n	80006fc <__aeabi_fadd+0x2d8>
 8000640:	2b00      	cmp	r3, #0
 8000642:	d117      	bne.n	8000674 <__aeabi_fadd+0x250>
 8000644:	2380      	movs	r3, #128	; 0x80
 8000646:	2200      	movs	r2, #0
 8000648:	03db      	lsls	r3, r3, #15
 800064a:	26ff      	movs	r6, #255	; 0xff
 800064c:	e70f      	b.n	800046e <__aeabi_fadd+0x4a>
 800064e:	000a      	movs	r2, r1
 8000650:	26ff      	movs	r6, #255	; 0xff
 8000652:	2300      	movs	r3, #0
 8000654:	e70b      	b.n	800046e <__aeabi_fadd+0x4a>
 8000656:	2c00      	cmp	r4, #0
 8000658:	d121      	bne.n	800069e <__aeabi_fadd+0x27a>
 800065a:	2d00      	cmp	r5, #0
 800065c:	d166      	bne.n	800072c <__aeabi_fadd+0x308>
 800065e:	28ff      	cmp	r0, #255	; 0xff
 8000660:	d1e9      	bne.n	8000636 <__aeabi_fadd+0x212>
 8000662:	001d      	movs	r5, r3
 8000664:	e787      	b.n	8000576 <__aeabi_fadd+0x152>
 8000666:	2301      	movs	r3, #1
 8000668:	e752      	b.n	8000510 <__aeabi_fadd+0xec>
 800066a:	1c7a      	adds	r2, r7, #1
 800066c:	d0a7      	beq.n	80005be <__aeabi_fadd+0x19a>
 800066e:	43fa      	mvns	r2, r7
 8000670:	28ff      	cmp	r0, #255	; 0xff
 8000672:	d199      	bne.n	80005a8 <__aeabi_fadd+0x184>
 8000674:	000a      	movs	r2, r1
 8000676:	001d      	movs	r5, r3
 8000678:	24ff      	movs	r4, #255	; 0xff
 800067a:	e6f1      	b.n	8000460 <__aeabi_fadd+0x3c>
 800067c:	2e00      	cmp	r6, #0
 800067e:	d121      	bne.n	80006c4 <__aeabi_fadd+0x2a0>
 8000680:	2d00      	cmp	r5, #0
 8000682:	d04f      	beq.n	8000724 <__aeabi_fadd+0x300>
 8000684:	2b00      	cmp	r3, #0
 8000686:	d04c      	beq.n	8000722 <__aeabi_fadd+0x2fe>
 8000688:	18ed      	adds	r5, r5, r3
 800068a:	016b      	lsls	r3, r5, #5
 800068c:	d59e      	bpl.n	80005cc <__aeabi_fadd+0x1a8>
 800068e:	4b31      	ldr	r3, [pc, #196]	; (8000754 <__aeabi_fadd+0x330>)
 8000690:	3607      	adds	r6, #7
 8000692:	402e      	ands	r6, r5
 8000694:	2401      	movs	r4, #1
 8000696:	401d      	ands	r5, r3
 8000698:	e754      	b.n	8000544 <__aeabi_fadd+0x120>
 800069a:	2301      	movs	r3, #1
 800069c:	e718      	b.n	80004d0 <__aeabi_fadd+0xac>
 800069e:	28ff      	cmp	r0, #255	; 0xff
 80006a0:	d0df      	beq.n	8000662 <__aeabi_fadd+0x23e>
 80006a2:	2480      	movs	r4, #128	; 0x80
 80006a4:	04e4      	lsls	r4, r4, #19
 80006a6:	427f      	negs	r7, r7
 80006a8:	4325      	orrs	r5, r4
 80006aa:	2f1b      	cmp	r7, #27
 80006ac:	dc4d      	bgt.n	800074a <__aeabi_fadd+0x326>
 80006ae:	2620      	movs	r6, #32
 80006b0:	1bf6      	subs	r6, r6, r7
 80006b2:	002c      	movs	r4, r5
 80006b4:	40b5      	lsls	r5, r6
 80006b6:	40fc      	lsrs	r4, r7
 80006b8:	1e6a      	subs	r2, r5, #1
 80006ba:	4195      	sbcs	r5, r2
 80006bc:	4325      	orrs	r5, r4
 80006be:	18ed      	adds	r5, r5, r3
 80006c0:	0004      	movs	r4, r0
 80006c2:	e706      	b.n	80004d2 <__aeabi_fadd+0xae>
 80006c4:	2d00      	cmp	r5, #0
 80006c6:	d0cc      	beq.n	8000662 <__aeabi_fadd+0x23e>
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d100      	bne.n	80006ce <__aeabi_fadd+0x2aa>
 80006cc:	e753      	b.n	8000576 <__aeabi_fadd+0x152>
 80006ce:	2180      	movs	r1, #128	; 0x80
 80006d0:	4660      	mov	r0, ip
 80006d2:	03c9      	lsls	r1, r1, #15
 80006d4:	4208      	tst	r0, r1
 80006d6:	d003      	beq.n	80006e0 <__aeabi_fadd+0x2bc>
 80006d8:	4640      	mov	r0, r8
 80006da:	4208      	tst	r0, r1
 80006dc:	d100      	bne.n	80006e0 <__aeabi_fadd+0x2bc>
 80006de:	001d      	movs	r5, r3
 80006e0:	2101      	movs	r1, #1
 80006e2:	4011      	ands	r1, r2
 80006e4:	e747      	b.n	8000576 <__aeabi_fadd+0x152>
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d100      	bne.n	80006ec <__aeabi_fadd+0x2c8>
 80006ea:	e6b9      	b.n	8000460 <__aeabi_fadd+0x3c>
 80006ec:	1aea      	subs	r2, r5, r3
 80006ee:	0150      	lsls	r0, r2, #5
 80006f0:	d525      	bpl.n	800073e <__aeabi_fadd+0x31a>
 80006f2:	2607      	movs	r6, #7
 80006f4:	1b5d      	subs	r5, r3, r5
 80006f6:	402e      	ands	r6, r5
 80006f8:	4689      	mov	r9, r1
 80006fa:	e723      	b.n	8000544 <__aeabi_fadd+0x120>
 80006fc:	24ff      	movs	r4, #255	; 0xff
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d100      	bne.n	8000704 <__aeabi_fadd+0x2e0>
 8000702:	e6ad      	b.n	8000460 <__aeabi_fadd+0x3c>
 8000704:	2280      	movs	r2, #128	; 0x80
 8000706:	4660      	mov	r0, ip
 8000708:	03d2      	lsls	r2, r2, #15
 800070a:	4210      	tst	r0, r2
 800070c:	d004      	beq.n	8000718 <__aeabi_fadd+0x2f4>
 800070e:	4640      	mov	r0, r8
 8000710:	4210      	tst	r0, r2
 8000712:	d101      	bne.n	8000718 <__aeabi_fadd+0x2f4>
 8000714:	001d      	movs	r5, r3
 8000716:	4689      	mov	r9, r1
 8000718:	2201      	movs	r2, #1
 800071a:	464b      	mov	r3, r9
 800071c:	24ff      	movs	r4, #255	; 0xff
 800071e:	401a      	ands	r2, r3
 8000720:	e69e      	b.n	8000460 <__aeabi_fadd+0x3c>
 8000722:	002b      	movs	r3, r5
 8000724:	08dd      	lsrs	r5, r3, #3
 8000726:	000a      	movs	r2, r1
 8000728:	2400      	movs	r4, #0
 800072a:	e69d      	b.n	8000468 <__aeabi_fadd+0x44>
 800072c:	1c7a      	adds	r2, r7, #1
 800072e:	d0c6      	beq.n	80006be <__aeabi_fadd+0x29a>
 8000730:	43ff      	mvns	r7, r7
 8000732:	28ff      	cmp	r0, #255	; 0xff
 8000734:	d1b9      	bne.n	80006aa <__aeabi_fadd+0x286>
 8000736:	001d      	movs	r5, r3
 8000738:	e71d      	b.n	8000576 <__aeabi_fadd+0x152>
 800073a:	2501      	movs	r5, #1
 800073c:	e73f      	b.n	80005be <__aeabi_fadd+0x19a>
 800073e:	1e15      	subs	r5, r2, #0
 8000740:	d000      	beq.n	8000744 <__aeabi_fadd+0x320>
 8000742:	e744      	b.n	80005ce <__aeabi_fadd+0x1aa>
 8000744:	2200      	movs	r2, #0
 8000746:	2300      	movs	r3, #0
 8000748:	e691      	b.n	800046e <__aeabi_fadd+0x4a>
 800074a:	2501      	movs	r5, #1
 800074c:	e7b7      	b.n	80006be <__aeabi_fadd+0x29a>
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	7dffffff 	.word	0x7dffffff
 8000754:	fbffffff 	.word	0xfbffffff

08000758 <__aeabi_fdiv>:
 8000758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800075a:	4657      	mov	r7, sl
 800075c:	464e      	mov	r6, r9
 800075e:	4645      	mov	r5, r8
 8000760:	46de      	mov	lr, fp
 8000762:	0244      	lsls	r4, r0, #9
 8000764:	b5e0      	push	{r5, r6, r7, lr}
 8000766:	0046      	lsls	r6, r0, #1
 8000768:	4688      	mov	r8, r1
 800076a:	0a64      	lsrs	r4, r4, #9
 800076c:	0e36      	lsrs	r6, r6, #24
 800076e:	0fc7      	lsrs	r7, r0, #31
 8000770:	2e00      	cmp	r6, #0
 8000772:	d063      	beq.n	800083c <__aeabi_fdiv+0xe4>
 8000774:	2eff      	cmp	r6, #255	; 0xff
 8000776:	d024      	beq.n	80007c2 <__aeabi_fdiv+0x6a>
 8000778:	2380      	movs	r3, #128	; 0x80
 800077a:	00e4      	lsls	r4, r4, #3
 800077c:	04db      	lsls	r3, r3, #19
 800077e:	431c      	orrs	r4, r3
 8000780:	2300      	movs	r3, #0
 8000782:	4699      	mov	r9, r3
 8000784:	469b      	mov	fp, r3
 8000786:	3e7f      	subs	r6, #127	; 0x7f
 8000788:	4643      	mov	r3, r8
 800078a:	4642      	mov	r2, r8
 800078c:	025d      	lsls	r5, r3, #9
 800078e:	0fd2      	lsrs	r2, r2, #31
 8000790:	005b      	lsls	r3, r3, #1
 8000792:	0a6d      	lsrs	r5, r5, #9
 8000794:	0e1b      	lsrs	r3, r3, #24
 8000796:	4690      	mov	r8, r2
 8000798:	4692      	mov	sl, r2
 800079a:	d065      	beq.n	8000868 <__aeabi_fdiv+0x110>
 800079c:	2bff      	cmp	r3, #255	; 0xff
 800079e:	d055      	beq.n	800084c <__aeabi_fdiv+0xf4>
 80007a0:	2280      	movs	r2, #128	; 0x80
 80007a2:	2100      	movs	r1, #0
 80007a4:	00ed      	lsls	r5, r5, #3
 80007a6:	04d2      	lsls	r2, r2, #19
 80007a8:	3b7f      	subs	r3, #127	; 0x7f
 80007aa:	4315      	orrs	r5, r2
 80007ac:	1af6      	subs	r6, r6, r3
 80007ae:	4643      	mov	r3, r8
 80007b0:	464a      	mov	r2, r9
 80007b2:	407b      	eors	r3, r7
 80007b4:	2a0f      	cmp	r2, #15
 80007b6:	d900      	bls.n	80007ba <__aeabi_fdiv+0x62>
 80007b8:	e08d      	b.n	80008d6 <__aeabi_fdiv+0x17e>
 80007ba:	486d      	ldr	r0, [pc, #436]	; (8000970 <__aeabi_fdiv+0x218>)
 80007bc:	0092      	lsls	r2, r2, #2
 80007be:	5882      	ldr	r2, [r0, r2]
 80007c0:	4697      	mov	pc, r2
 80007c2:	2c00      	cmp	r4, #0
 80007c4:	d154      	bne.n	8000870 <__aeabi_fdiv+0x118>
 80007c6:	2308      	movs	r3, #8
 80007c8:	4699      	mov	r9, r3
 80007ca:	3b06      	subs	r3, #6
 80007cc:	26ff      	movs	r6, #255	; 0xff
 80007ce:	469b      	mov	fp, r3
 80007d0:	e7da      	b.n	8000788 <__aeabi_fdiv+0x30>
 80007d2:	2500      	movs	r5, #0
 80007d4:	4653      	mov	r3, sl
 80007d6:	2902      	cmp	r1, #2
 80007d8:	d01b      	beq.n	8000812 <__aeabi_fdiv+0xba>
 80007da:	2903      	cmp	r1, #3
 80007dc:	d100      	bne.n	80007e0 <__aeabi_fdiv+0x88>
 80007de:	e0bf      	b.n	8000960 <__aeabi_fdiv+0x208>
 80007e0:	2901      	cmp	r1, #1
 80007e2:	d028      	beq.n	8000836 <__aeabi_fdiv+0xde>
 80007e4:	0030      	movs	r0, r6
 80007e6:	307f      	adds	r0, #127	; 0x7f
 80007e8:	2800      	cmp	r0, #0
 80007ea:	dd20      	ble.n	800082e <__aeabi_fdiv+0xd6>
 80007ec:	076a      	lsls	r2, r5, #29
 80007ee:	d004      	beq.n	80007fa <__aeabi_fdiv+0xa2>
 80007f0:	220f      	movs	r2, #15
 80007f2:	402a      	ands	r2, r5
 80007f4:	2a04      	cmp	r2, #4
 80007f6:	d000      	beq.n	80007fa <__aeabi_fdiv+0xa2>
 80007f8:	3504      	adds	r5, #4
 80007fa:	012a      	lsls	r2, r5, #4
 80007fc:	d503      	bpl.n	8000806 <__aeabi_fdiv+0xae>
 80007fe:	0030      	movs	r0, r6
 8000800:	4a5c      	ldr	r2, [pc, #368]	; (8000974 <__aeabi_fdiv+0x21c>)
 8000802:	3080      	adds	r0, #128	; 0x80
 8000804:	4015      	ands	r5, r2
 8000806:	28fe      	cmp	r0, #254	; 0xfe
 8000808:	dc03      	bgt.n	8000812 <__aeabi_fdiv+0xba>
 800080a:	01ac      	lsls	r4, r5, #6
 800080c:	0a64      	lsrs	r4, r4, #9
 800080e:	b2c2      	uxtb	r2, r0
 8000810:	e001      	b.n	8000816 <__aeabi_fdiv+0xbe>
 8000812:	22ff      	movs	r2, #255	; 0xff
 8000814:	2400      	movs	r4, #0
 8000816:	0264      	lsls	r4, r4, #9
 8000818:	05d2      	lsls	r2, r2, #23
 800081a:	0a60      	lsrs	r0, r4, #9
 800081c:	07db      	lsls	r3, r3, #31
 800081e:	4310      	orrs	r0, r2
 8000820:	4318      	orrs	r0, r3
 8000822:	bc3c      	pop	{r2, r3, r4, r5}
 8000824:	4690      	mov	r8, r2
 8000826:	4699      	mov	r9, r3
 8000828:	46a2      	mov	sl, r4
 800082a:	46ab      	mov	fp, r5
 800082c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800082e:	2201      	movs	r2, #1
 8000830:	1a10      	subs	r0, r2, r0
 8000832:	281b      	cmp	r0, #27
 8000834:	dd7c      	ble.n	8000930 <__aeabi_fdiv+0x1d8>
 8000836:	2200      	movs	r2, #0
 8000838:	2400      	movs	r4, #0
 800083a:	e7ec      	b.n	8000816 <__aeabi_fdiv+0xbe>
 800083c:	2c00      	cmp	r4, #0
 800083e:	d11d      	bne.n	800087c <__aeabi_fdiv+0x124>
 8000840:	2304      	movs	r3, #4
 8000842:	4699      	mov	r9, r3
 8000844:	3b03      	subs	r3, #3
 8000846:	2600      	movs	r6, #0
 8000848:	469b      	mov	fp, r3
 800084a:	e79d      	b.n	8000788 <__aeabi_fdiv+0x30>
 800084c:	3eff      	subs	r6, #255	; 0xff
 800084e:	2d00      	cmp	r5, #0
 8000850:	d120      	bne.n	8000894 <__aeabi_fdiv+0x13c>
 8000852:	2102      	movs	r1, #2
 8000854:	4643      	mov	r3, r8
 8000856:	464a      	mov	r2, r9
 8000858:	407b      	eors	r3, r7
 800085a:	430a      	orrs	r2, r1
 800085c:	2a0f      	cmp	r2, #15
 800085e:	d8d8      	bhi.n	8000812 <__aeabi_fdiv+0xba>
 8000860:	4845      	ldr	r0, [pc, #276]	; (8000978 <__aeabi_fdiv+0x220>)
 8000862:	0092      	lsls	r2, r2, #2
 8000864:	5882      	ldr	r2, [r0, r2]
 8000866:	4697      	mov	pc, r2
 8000868:	2d00      	cmp	r5, #0
 800086a:	d119      	bne.n	80008a0 <__aeabi_fdiv+0x148>
 800086c:	2101      	movs	r1, #1
 800086e:	e7f1      	b.n	8000854 <__aeabi_fdiv+0xfc>
 8000870:	230c      	movs	r3, #12
 8000872:	4699      	mov	r9, r3
 8000874:	3b09      	subs	r3, #9
 8000876:	26ff      	movs	r6, #255	; 0xff
 8000878:	469b      	mov	fp, r3
 800087a:	e785      	b.n	8000788 <__aeabi_fdiv+0x30>
 800087c:	0020      	movs	r0, r4
 800087e:	f000 fc17 	bl	80010b0 <__clzsi2>
 8000882:	2676      	movs	r6, #118	; 0x76
 8000884:	1f43      	subs	r3, r0, #5
 8000886:	409c      	lsls	r4, r3
 8000888:	2300      	movs	r3, #0
 800088a:	4276      	negs	r6, r6
 800088c:	1a36      	subs	r6, r6, r0
 800088e:	4699      	mov	r9, r3
 8000890:	469b      	mov	fp, r3
 8000892:	e779      	b.n	8000788 <__aeabi_fdiv+0x30>
 8000894:	464a      	mov	r2, r9
 8000896:	2303      	movs	r3, #3
 8000898:	431a      	orrs	r2, r3
 800089a:	4691      	mov	r9, r2
 800089c:	2103      	movs	r1, #3
 800089e:	e786      	b.n	80007ae <__aeabi_fdiv+0x56>
 80008a0:	0028      	movs	r0, r5
 80008a2:	f000 fc05 	bl	80010b0 <__clzsi2>
 80008a6:	1f43      	subs	r3, r0, #5
 80008a8:	1836      	adds	r6, r6, r0
 80008aa:	409d      	lsls	r5, r3
 80008ac:	3676      	adds	r6, #118	; 0x76
 80008ae:	2100      	movs	r1, #0
 80008b0:	e77d      	b.n	80007ae <__aeabi_fdiv+0x56>
 80008b2:	2480      	movs	r4, #128	; 0x80
 80008b4:	2300      	movs	r3, #0
 80008b6:	03e4      	lsls	r4, r4, #15
 80008b8:	22ff      	movs	r2, #255	; 0xff
 80008ba:	e7ac      	b.n	8000816 <__aeabi_fdiv+0xbe>
 80008bc:	2500      	movs	r5, #0
 80008be:	2380      	movs	r3, #128	; 0x80
 80008c0:	03db      	lsls	r3, r3, #15
 80008c2:	421c      	tst	r4, r3
 80008c4:	d028      	beq.n	8000918 <__aeabi_fdiv+0x1c0>
 80008c6:	421d      	tst	r5, r3
 80008c8:	d126      	bne.n	8000918 <__aeabi_fdiv+0x1c0>
 80008ca:	432b      	orrs	r3, r5
 80008cc:	025c      	lsls	r4, r3, #9
 80008ce:	0a64      	lsrs	r4, r4, #9
 80008d0:	4643      	mov	r3, r8
 80008d2:	22ff      	movs	r2, #255	; 0xff
 80008d4:	e79f      	b.n	8000816 <__aeabi_fdiv+0xbe>
 80008d6:	0162      	lsls	r2, r4, #5
 80008d8:	016c      	lsls	r4, r5, #5
 80008da:	42a2      	cmp	r2, r4
 80008dc:	d224      	bcs.n	8000928 <__aeabi_fdiv+0x1d0>
 80008de:	211b      	movs	r1, #27
 80008e0:	2500      	movs	r5, #0
 80008e2:	3e01      	subs	r6, #1
 80008e4:	2701      	movs	r7, #1
 80008e6:	0010      	movs	r0, r2
 80008e8:	006d      	lsls	r5, r5, #1
 80008ea:	0052      	lsls	r2, r2, #1
 80008ec:	2800      	cmp	r0, #0
 80008ee:	db01      	blt.n	80008f4 <__aeabi_fdiv+0x19c>
 80008f0:	4294      	cmp	r4, r2
 80008f2:	d801      	bhi.n	80008f8 <__aeabi_fdiv+0x1a0>
 80008f4:	1b12      	subs	r2, r2, r4
 80008f6:	433d      	orrs	r5, r7
 80008f8:	3901      	subs	r1, #1
 80008fa:	2900      	cmp	r1, #0
 80008fc:	d1f3      	bne.n	80008e6 <__aeabi_fdiv+0x18e>
 80008fe:	0014      	movs	r4, r2
 8000900:	1e62      	subs	r2, r4, #1
 8000902:	4194      	sbcs	r4, r2
 8000904:	4325      	orrs	r5, r4
 8000906:	e76d      	b.n	80007e4 <__aeabi_fdiv+0x8c>
 8000908:	46ba      	mov	sl, r7
 800090a:	4659      	mov	r1, fp
 800090c:	0025      	movs	r5, r4
 800090e:	4653      	mov	r3, sl
 8000910:	2902      	cmp	r1, #2
 8000912:	d000      	beq.n	8000916 <__aeabi_fdiv+0x1be>
 8000914:	e761      	b.n	80007da <__aeabi_fdiv+0x82>
 8000916:	e77c      	b.n	8000812 <__aeabi_fdiv+0xba>
 8000918:	2380      	movs	r3, #128	; 0x80
 800091a:	03db      	lsls	r3, r3, #15
 800091c:	431c      	orrs	r4, r3
 800091e:	0264      	lsls	r4, r4, #9
 8000920:	0a64      	lsrs	r4, r4, #9
 8000922:	003b      	movs	r3, r7
 8000924:	22ff      	movs	r2, #255	; 0xff
 8000926:	e776      	b.n	8000816 <__aeabi_fdiv+0xbe>
 8000928:	1b12      	subs	r2, r2, r4
 800092a:	211a      	movs	r1, #26
 800092c:	2501      	movs	r5, #1
 800092e:	e7d9      	b.n	80008e4 <__aeabi_fdiv+0x18c>
 8000930:	369e      	adds	r6, #158	; 0x9e
 8000932:	002a      	movs	r2, r5
 8000934:	40b5      	lsls	r5, r6
 8000936:	002c      	movs	r4, r5
 8000938:	40c2      	lsrs	r2, r0
 800093a:	1e65      	subs	r5, r4, #1
 800093c:	41ac      	sbcs	r4, r5
 800093e:	4314      	orrs	r4, r2
 8000940:	0762      	lsls	r2, r4, #29
 8000942:	d004      	beq.n	800094e <__aeabi_fdiv+0x1f6>
 8000944:	220f      	movs	r2, #15
 8000946:	4022      	ands	r2, r4
 8000948:	2a04      	cmp	r2, #4
 800094a:	d000      	beq.n	800094e <__aeabi_fdiv+0x1f6>
 800094c:	3404      	adds	r4, #4
 800094e:	0162      	lsls	r2, r4, #5
 8000950:	d403      	bmi.n	800095a <__aeabi_fdiv+0x202>
 8000952:	01a4      	lsls	r4, r4, #6
 8000954:	0a64      	lsrs	r4, r4, #9
 8000956:	2200      	movs	r2, #0
 8000958:	e75d      	b.n	8000816 <__aeabi_fdiv+0xbe>
 800095a:	2201      	movs	r2, #1
 800095c:	2400      	movs	r4, #0
 800095e:	e75a      	b.n	8000816 <__aeabi_fdiv+0xbe>
 8000960:	2480      	movs	r4, #128	; 0x80
 8000962:	03e4      	lsls	r4, r4, #15
 8000964:	432c      	orrs	r4, r5
 8000966:	0264      	lsls	r4, r4, #9
 8000968:	0a64      	lsrs	r4, r4, #9
 800096a:	22ff      	movs	r2, #255	; 0xff
 800096c:	e753      	b.n	8000816 <__aeabi_fdiv+0xbe>
 800096e:	46c0      	nop			; (mov r8, r8)
 8000970:	08005e3c 	.word	0x08005e3c
 8000974:	f7ffffff 	.word	0xf7ffffff
 8000978:	08005e7c 	.word	0x08005e7c

0800097c <__aeabi_fmul>:
 800097c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800097e:	464e      	mov	r6, r9
 8000980:	4657      	mov	r7, sl
 8000982:	4645      	mov	r5, r8
 8000984:	46de      	mov	lr, fp
 8000986:	b5e0      	push	{r5, r6, r7, lr}
 8000988:	0243      	lsls	r3, r0, #9
 800098a:	0a5b      	lsrs	r3, r3, #9
 800098c:	0045      	lsls	r5, r0, #1
 800098e:	b083      	sub	sp, #12
 8000990:	1c0f      	adds	r7, r1, #0
 8000992:	4699      	mov	r9, r3
 8000994:	0e2d      	lsrs	r5, r5, #24
 8000996:	0fc6      	lsrs	r6, r0, #31
 8000998:	2d00      	cmp	r5, #0
 800099a:	d057      	beq.n	8000a4c <__aeabi_fmul+0xd0>
 800099c:	2dff      	cmp	r5, #255	; 0xff
 800099e:	d024      	beq.n	80009ea <__aeabi_fmul+0x6e>
 80009a0:	2080      	movs	r0, #128	; 0x80
 80009a2:	00db      	lsls	r3, r3, #3
 80009a4:	04c0      	lsls	r0, r0, #19
 80009a6:	4318      	orrs	r0, r3
 80009a8:	2300      	movs	r3, #0
 80009aa:	4681      	mov	r9, r0
 80009ac:	469a      	mov	sl, r3
 80009ae:	469b      	mov	fp, r3
 80009b0:	3d7f      	subs	r5, #127	; 0x7f
 80009b2:	027c      	lsls	r4, r7, #9
 80009b4:	007a      	lsls	r2, r7, #1
 80009b6:	0ffb      	lsrs	r3, r7, #31
 80009b8:	0a64      	lsrs	r4, r4, #9
 80009ba:	0e12      	lsrs	r2, r2, #24
 80009bc:	4698      	mov	r8, r3
 80009be:	d023      	beq.n	8000a08 <__aeabi_fmul+0x8c>
 80009c0:	2aff      	cmp	r2, #255	; 0xff
 80009c2:	d04b      	beq.n	8000a5c <__aeabi_fmul+0xe0>
 80009c4:	00e3      	lsls	r3, r4, #3
 80009c6:	2480      	movs	r4, #128	; 0x80
 80009c8:	2000      	movs	r0, #0
 80009ca:	04e4      	lsls	r4, r4, #19
 80009cc:	3a7f      	subs	r2, #127	; 0x7f
 80009ce:	431c      	orrs	r4, r3
 80009d0:	18ad      	adds	r5, r5, r2
 80009d2:	1c6b      	adds	r3, r5, #1
 80009d4:	4647      	mov	r7, r8
 80009d6:	9301      	str	r3, [sp, #4]
 80009d8:	4653      	mov	r3, sl
 80009da:	4077      	eors	r7, r6
 80009dc:	003a      	movs	r2, r7
 80009de:	2b0f      	cmp	r3, #15
 80009e0:	d848      	bhi.n	8000a74 <__aeabi_fmul+0xf8>
 80009e2:	497d      	ldr	r1, [pc, #500]	; (8000bd8 <__aeabi_fmul+0x25c>)
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	58cb      	ldr	r3, [r1, r3]
 80009e8:	469f      	mov	pc, r3
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d000      	beq.n	80009f0 <__aeabi_fmul+0x74>
 80009ee:	e085      	b.n	8000afc <__aeabi_fmul+0x180>
 80009f0:	3308      	adds	r3, #8
 80009f2:	469a      	mov	sl, r3
 80009f4:	3b06      	subs	r3, #6
 80009f6:	469b      	mov	fp, r3
 80009f8:	027c      	lsls	r4, r7, #9
 80009fa:	007a      	lsls	r2, r7, #1
 80009fc:	0ffb      	lsrs	r3, r7, #31
 80009fe:	25ff      	movs	r5, #255	; 0xff
 8000a00:	0a64      	lsrs	r4, r4, #9
 8000a02:	0e12      	lsrs	r2, r2, #24
 8000a04:	4698      	mov	r8, r3
 8000a06:	d1db      	bne.n	80009c0 <__aeabi_fmul+0x44>
 8000a08:	2c00      	cmp	r4, #0
 8000a0a:	d000      	beq.n	8000a0e <__aeabi_fmul+0x92>
 8000a0c:	e090      	b.n	8000b30 <__aeabi_fmul+0x1b4>
 8000a0e:	4652      	mov	r2, sl
 8000a10:	2301      	movs	r3, #1
 8000a12:	431a      	orrs	r2, r3
 8000a14:	4692      	mov	sl, r2
 8000a16:	2001      	movs	r0, #1
 8000a18:	e7db      	b.n	80009d2 <__aeabi_fmul+0x56>
 8000a1a:	464c      	mov	r4, r9
 8000a1c:	4658      	mov	r0, fp
 8000a1e:	0017      	movs	r7, r2
 8000a20:	2802      	cmp	r0, #2
 8000a22:	d024      	beq.n	8000a6e <__aeabi_fmul+0xf2>
 8000a24:	2803      	cmp	r0, #3
 8000a26:	d100      	bne.n	8000a2a <__aeabi_fmul+0xae>
 8000a28:	e0cf      	b.n	8000bca <__aeabi_fmul+0x24e>
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	2801      	cmp	r0, #1
 8000a30:	d14d      	bne.n	8000ace <__aeabi_fmul+0x152>
 8000a32:	0258      	lsls	r0, r3, #9
 8000a34:	05d2      	lsls	r2, r2, #23
 8000a36:	0a40      	lsrs	r0, r0, #9
 8000a38:	07ff      	lsls	r7, r7, #31
 8000a3a:	4310      	orrs	r0, r2
 8000a3c:	4338      	orrs	r0, r7
 8000a3e:	b003      	add	sp, #12
 8000a40:	bc3c      	pop	{r2, r3, r4, r5}
 8000a42:	4690      	mov	r8, r2
 8000a44:	4699      	mov	r9, r3
 8000a46:	46a2      	mov	sl, r4
 8000a48:	46ab      	mov	fp, r5
 8000a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d15b      	bne.n	8000b08 <__aeabi_fmul+0x18c>
 8000a50:	2304      	movs	r3, #4
 8000a52:	469a      	mov	sl, r3
 8000a54:	3b03      	subs	r3, #3
 8000a56:	2500      	movs	r5, #0
 8000a58:	469b      	mov	fp, r3
 8000a5a:	e7aa      	b.n	80009b2 <__aeabi_fmul+0x36>
 8000a5c:	35ff      	adds	r5, #255	; 0xff
 8000a5e:	2c00      	cmp	r4, #0
 8000a60:	d160      	bne.n	8000b24 <__aeabi_fmul+0x1a8>
 8000a62:	4652      	mov	r2, sl
 8000a64:	2302      	movs	r3, #2
 8000a66:	431a      	orrs	r2, r3
 8000a68:	4692      	mov	sl, r2
 8000a6a:	2002      	movs	r0, #2
 8000a6c:	e7b1      	b.n	80009d2 <__aeabi_fmul+0x56>
 8000a6e:	22ff      	movs	r2, #255	; 0xff
 8000a70:	2300      	movs	r3, #0
 8000a72:	e7de      	b.n	8000a32 <__aeabi_fmul+0xb6>
 8000a74:	464b      	mov	r3, r9
 8000a76:	0c1b      	lsrs	r3, r3, #16
 8000a78:	469c      	mov	ip, r3
 8000a7a:	464b      	mov	r3, r9
 8000a7c:	0426      	lsls	r6, r4, #16
 8000a7e:	0c36      	lsrs	r6, r6, #16
 8000a80:	0418      	lsls	r0, r3, #16
 8000a82:	4661      	mov	r1, ip
 8000a84:	0033      	movs	r3, r6
 8000a86:	0c22      	lsrs	r2, r4, #16
 8000a88:	4664      	mov	r4, ip
 8000a8a:	0c00      	lsrs	r0, r0, #16
 8000a8c:	4343      	muls	r3, r0
 8000a8e:	434e      	muls	r6, r1
 8000a90:	4350      	muls	r0, r2
 8000a92:	4354      	muls	r4, r2
 8000a94:	1980      	adds	r0, r0, r6
 8000a96:	0c1a      	lsrs	r2, r3, #16
 8000a98:	1812      	adds	r2, r2, r0
 8000a9a:	4296      	cmp	r6, r2
 8000a9c:	d903      	bls.n	8000aa6 <__aeabi_fmul+0x12a>
 8000a9e:	2180      	movs	r1, #128	; 0x80
 8000aa0:	0249      	lsls	r1, r1, #9
 8000aa2:	468c      	mov	ip, r1
 8000aa4:	4464      	add	r4, ip
 8000aa6:	041b      	lsls	r3, r3, #16
 8000aa8:	0c1b      	lsrs	r3, r3, #16
 8000aaa:	0410      	lsls	r0, r2, #16
 8000aac:	18c0      	adds	r0, r0, r3
 8000aae:	0183      	lsls	r3, r0, #6
 8000ab0:	1e5e      	subs	r6, r3, #1
 8000ab2:	41b3      	sbcs	r3, r6
 8000ab4:	0e80      	lsrs	r0, r0, #26
 8000ab6:	4318      	orrs	r0, r3
 8000ab8:	0c13      	lsrs	r3, r2, #16
 8000aba:	191b      	adds	r3, r3, r4
 8000abc:	019b      	lsls	r3, r3, #6
 8000abe:	4303      	orrs	r3, r0
 8000ac0:	001c      	movs	r4, r3
 8000ac2:	0123      	lsls	r3, r4, #4
 8000ac4:	d579      	bpl.n	8000bba <__aeabi_fmul+0x23e>
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	0862      	lsrs	r2, r4, #1
 8000aca:	401c      	ands	r4, r3
 8000acc:	4314      	orrs	r4, r2
 8000ace:	9a01      	ldr	r2, [sp, #4]
 8000ad0:	327f      	adds	r2, #127	; 0x7f
 8000ad2:	2a00      	cmp	r2, #0
 8000ad4:	dd4d      	ble.n	8000b72 <__aeabi_fmul+0x1f6>
 8000ad6:	0763      	lsls	r3, r4, #29
 8000ad8:	d004      	beq.n	8000ae4 <__aeabi_fmul+0x168>
 8000ada:	230f      	movs	r3, #15
 8000adc:	4023      	ands	r3, r4
 8000ade:	2b04      	cmp	r3, #4
 8000ae0:	d000      	beq.n	8000ae4 <__aeabi_fmul+0x168>
 8000ae2:	3404      	adds	r4, #4
 8000ae4:	0123      	lsls	r3, r4, #4
 8000ae6:	d503      	bpl.n	8000af0 <__aeabi_fmul+0x174>
 8000ae8:	4b3c      	ldr	r3, [pc, #240]	; (8000bdc <__aeabi_fmul+0x260>)
 8000aea:	9a01      	ldr	r2, [sp, #4]
 8000aec:	401c      	ands	r4, r3
 8000aee:	3280      	adds	r2, #128	; 0x80
 8000af0:	2afe      	cmp	r2, #254	; 0xfe
 8000af2:	dcbc      	bgt.n	8000a6e <__aeabi_fmul+0xf2>
 8000af4:	01a3      	lsls	r3, r4, #6
 8000af6:	0a5b      	lsrs	r3, r3, #9
 8000af8:	b2d2      	uxtb	r2, r2
 8000afa:	e79a      	b.n	8000a32 <__aeabi_fmul+0xb6>
 8000afc:	230c      	movs	r3, #12
 8000afe:	469a      	mov	sl, r3
 8000b00:	3b09      	subs	r3, #9
 8000b02:	25ff      	movs	r5, #255	; 0xff
 8000b04:	469b      	mov	fp, r3
 8000b06:	e754      	b.n	80009b2 <__aeabi_fmul+0x36>
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f000 fad1 	bl	80010b0 <__clzsi2>
 8000b0e:	464a      	mov	r2, r9
 8000b10:	1f43      	subs	r3, r0, #5
 8000b12:	2576      	movs	r5, #118	; 0x76
 8000b14:	409a      	lsls	r2, r3
 8000b16:	2300      	movs	r3, #0
 8000b18:	426d      	negs	r5, r5
 8000b1a:	4691      	mov	r9, r2
 8000b1c:	1a2d      	subs	r5, r5, r0
 8000b1e:	469a      	mov	sl, r3
 8000b20:	469b      	mov	fp, r3
 8000b22:	e746      	b.n	80009b2 <__aeabi_fmul+0x36>
 8000b24:	4652      	mov	r2, sl
 8000b26:	2303      	movs	r3, #3
 8000b28:	431a      	orrs	r2, r3
 8000b2a:	4692      	mov	sl, r2
 8000b2c:	2003      	movs	r0, #3
 8000b2e:	e750      	b.n	80009d2 <__aeabi_fmul+0x56>
 8000b30:	0020      	movs	r0, r4
 8000b32:	f000 fabd 	bl	80010b0 <__clzsi2>
 8000b36:	1f43      	subs	r3, r0, #5
 8000b38:	1a2d      	subs	r5, r5, r0
 8000b3a:	409c      	lsls	r4, r3
 8000b3c:	3d76      	subs	r5, #118	; 0x76
 8000b3e:	2000      	movs	r0, #0
 8000b40:	e747      	b.n	80009d2 <__aeabi_fmul+0x56>
 8000b42:	2380      	movs	r3, #128	; 0x80
 8000b44:	2700      	movs	r7, #0
 8000b46:	03db      	lsls	r3, r3, #15
 8000b48:	22ff      	movs	r2, #255	; 0xff
 8000b4a:	e772      	b.n	8000a32 <__aeabi_fmul+0xb6>
 8000b4c:	4642      	mov	r2, r8
 8000b4e:	e766      	b.n	8000a1e <__aeabi_fmul+0xa2>
 8000b50:	464c      	mov	r4, r9
 8000b52:	0032      	movs	r2, r6
 8000b54:	4658      	mov	r0, fp
 8000b56:	e762      	b.n	8000a1e <__aeabi_fmul+0xa2>
 8000b58:	2380      	movs	r3, #128	; 0x80
 8000b5a:	464a      	mov	r2, r9
 8000b5c:	03db      	lsls	r3, r3, #15
 8000b5e:	421a      	tst	r2, r3
 8000b60:	d022      	beq.n	8000ba8 <__aeabi_fmul+0x22c>
 8000b62:	421c      	tst	r4, r3
 8000b64:	d120      	bne.n	8000ba8 <__aeabi_fmul+0x22c>
 8000b66:	4323      	orrs	r3, r4
 8000b68:	025b      	lsls	r3, r3, #9
 8000b6a:	0a5b      	lsrs	r3, r3, #9
 8000b6c:	4647      	mov	r7, r8
 8000b6e:	22ff      	movs	r2, #255	; 0xff
 8000b70:	e75f      	b.n	8000a32 <__aeabi_fmul+0xb6>
 8000b72:	2301      	movs	r3, #1
 8000b74:	1a9a      	subs	r2, r3, r2
 8000b76:	2a1b      	cmp	r2, #27
 8000b78:	dc21      	bgt.n	8000bbe <__aeabi_fmul+0x242>
 8000b7a:	0023      	movs	r3, r4
 8000b7c:	9901      	ldr	r1, [sp, #4]
 8000b7e:	40d3      	lsrs	r3, r2
 8000b80:	319e      	adds	r1, #158	; 0x9e
 8000b82:	408c      	lsls	r4, r1
 8000b84:	001a      	movs	r2, r3
 8000b86:	0023      	movs	r3, r4
 8000b88:	1e5c      	subs	r4, r3, #1
 8000b8a:	41a3      	sbcs	r3, r4
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	075a      	lsls	r2, r3, #29
 8000b90:	d004      	beq.n	8000b9c <__aeabi_fmul+0x220>
 8000b92:	220f      	movs	r2, #15
 8000b94:	401a      	ands	r2, r3
 8000b96:	2a04      	cmp	r2, #4
 8000b98:	d000      	beq.n	8000b9c <__aeabi_fmul+0x220>
 8000b9a:	3304      	adds	r3, #4
 8000b9c:	015a      	lsls	r2, r3, #5
 8000b9e:	d411      	bmi.n	8000bc4 <__aeabi_fmul+0x248>
 8000ba0:	019b      	lsls	r3, r3, #6
 8000ba2:	0a5b      	lsrs	r3, r3, #9
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	e744      	b.n	8000a32 <__aeabi_fmul+0xb6>
 8000ba8:	2380      	movs	r3, #128	; 0x80
 8000baa:	464a      	mov	r2, r9
 8000bac:	03db      	lsls	r3, r3, #15
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	025b      	lsls	r3, r3, #9
 8000bb2:	0a5b      	lsrs	r3, r3, #9
 8000bb4:	0037      	movs	r7, r6
 8000bb6:	22ff      	movs	r2, #255	; 0xff
 8000bb8:	e73b      	b.n	8000a32 <__aeabi_fmul+0xb6>
 8000bba:	9501      	str	r5, [sp, #4]
 8000bbc:	e787      	b.n	8000ace <__aeabi_fmul+0x152>
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	e736      	b.n	8000a32 <__aeabi_fmul+0xb6>
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e733      	b.n	8000a32 <__aeabi_fmul+0xb6>
 8000bca:	2380      	movs	r3, #128	; 0x80
 8000bcc:	03db      	lsls	r3, r3, #15
 8000bce:	4323      	orrs	r3, r4
 8000bd0:	025b      	lsls	r3, r3, #9
 8000bd2:	0a5b      	lsrs	r3, r3, #9
 8000bd4:	22ff      	movs	r2, #255	; 0xff
 8000bd6:	e72c      	b.n	8000a32 <__aeabi_fmul+0xb6>
 8000bd8:	08005ebc 	.word	0x08005ebc
 8000bdc:	f7ffffff 	.word	0xf7ffffff

08000be0 <__aeabi_fsub>:
 8000be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000be2:	4647      	mov	r7, r8
 8000be4:	46ce      	mov	lr, r9
 8000be6:	0044      	lsls	r4, r0, #1
 8000be8:	0fc2      	lsrs	r2, r0, #31
 8000bea:	b580      	push	{r7, lr}
 8000bec:	0247      	lsls	r7, r0, #9
 8000bee:	0248      	lsls	r0, r1, #9
 8000bf0:	0a40      	lsrs	r0, r0, #9
 8000bf2:	4684      	mov	ip, r0
 8000bf4:	4666      	mov	r6, ip
 8000bf6:	0048      	lsls	r0, r1, #1
 8000bf8:	0a7f      	lsrs	r7, r7, #9
 8000bfa:	0e24      	lsrs	r4, r4, #24
 8000bfc:	00f6      	lsls	r6, r6, #3
 8000bfe:	0025      	movs	r5, r4
 8000c00:	4690      	mov	r8, r2
 8000c02:	00fb      	lsls	r3, r7, #3
 8000c04:	0e00      	lsrs	r0, r0, #24
 8000c06:	0fc9      	lsrs	r1, r1, #31
 8000c08:	46b1      	mov	r9, r6
 8000c0a:	28ff      	cmp	r0, #255	; 0xff
 8000c0c:	d100      	bne.n	8000c10 <__aeabi_fsub+0x30>
 8000c0e:	e085      	b.n	8000d1c <__aeabi_fsub+0x13c>
 8000c10:	2601      	movs	r6, #1
 8000c12:	4071      	eors	r1, r6
 8000c14:	1a26      	subs	r6, r4, r0
 8000c16:	4291      	cmp	r1, r2
 8000c18:	d057      	beq.n	8000cca <__aeabi_fsub+0xea>
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	dd43      	ble.n	8000ca6 <__aeabi_fsub+0xc6>
 8000c1e:	2800      	cmp	r0, #0
 8000c20:	d000      	beq.n	8000c24 <__aeabi_fsub+0x44>
 8000c22:	e07f      	b.n	8000d24 <__aeabi_fsub+0x144>
 8000c24:	4649      	mov	r1, r9
 8000c26:	2900      	cmp	r1, #0
 8000c28:	d100      	bne.n	8000c2c <__aeabi_fsub+0x4c>
 8000c2a:	e0aa      	b.n	8000d82 <__aeabi_fsub+0x1a2>
 8000c2c:	3e01      	subs	r6, #1
 8000c2e:	2e00      	cmp	r6, #0
 8000c30:	d000      	beq.n	8000c34 <__aeabi_fsub+0x54>
 8000c32:	e0f7      	b.n	8000e24 <__aeabi_fsub+0x244>
 8000c34:	1a5b      	subs	r3, r3, r1
 8000c36:	015a      	lsls	r2, r3, #5
 8000c38:	d400      	bmi.n	8000c3c <__aeabi_fsub+0x5c>
 8000c3a:	e08b      	b.n	8000d54 <__aeabi_fsub+0x174>
 8000c3c:	019b      	lsls	r3, r3, #6
 8000c3e:	099c      	lsrs	r4, r3, #6
 8000c40:	0020      	movs	r0, r4
 8000c42:	f000 fa35 	bl	80010b0 <__clzsi2>
 8000c46:	3805      	subs	r0, #5
 8000c48:	4084      	lsls	r4, r0
 8000c4a:	4285      	cmp	r5, r0
 8000c4c:	dd00      	ble.n	8000c50 <__aeabi_fsub+0x70>
 8000c4e:	e0d3      	b.n	8000df8 <__aeabi_fsub+0x218>
 8000c50:	1b45      	subs	r5, r0, r5
 8000c52:	0023      	movs	r3, r4
 8000c54:	2020      	movs	r0, #32
 8000c56:	3501      	adds	r5, #1
 8000c58:	40eb      	lsrs	r3, r5
 8000c5a:	1b45      	subs	r5, r0, r5
 8000c5c:	40ac      	lsls	r4, r5
 8000c5e:	1e62      	subs	r2, r4, #1
 8000c60:	4194      	sbcs	r4, r2
 8000c62:	4323      	orrs	r3, r4
 8000c64:	2407      	movs	r4, #7
 8000c66:	2500      	movs	r5, #0
 8000c68:	401c      	ands	r4, r3
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	4641      	mov	r1, r8
 8000c6e:	400a      	ands	r2, r1
 8000c70:	2c00      	cmp	r4, #0
 8000c72:	d004      	beq.n	8000c7e <__aeabi_fsub+0x9e>
 8000c74:	210f      	movs	r1, #15
 8000c76:	4019      	ands	r1, r3
 8000c78:	2904      	cmp	r1, #4
 8000c7a:	d000      	beq.n	8000c7e <__aeabi_fsub+0x9e>
 8000c7c:	3304      	adds	r3, #4
 8000c7e:	0159      	lsls	r1, r3, #5
 8000c80:	d400      	bmi.n	8000c84 <__aeabi_fsub+0xa4>
 8000c82:	e080      	b.n	8000d86 <__aeabi_fsub+0x1a6>
 8000c84:	3501      	adds	r5, #1
 8000c86:	b2ec      	uxtb	r4, r5
 8000c88:	2dff      	cmp	r5, #255	; 0xff
 8000c8a:	d000      	beq.n	8000c8e <__aeabi_fsub+0xae>
 8000c8c:	e0a3      	b.n	8000dd6 <__aeabi_fsub+0x1f6>
 8000c8e:	24ff      	movs	r4, #255	; 0xff
 8000c90:	2300      	movs	r3, #0
 8000c92:	025b      	lsls	r3, r3, #9
 8000c94:	05e4      	lsls	r4, r4, #23
 8000c96:	0a58      	lsrs	r0, r3, #9
 8000c98:	07d2      	lsls	r2, r2, #31
 8000c9a:	4320      	orrs	r0, r4
 8000c9c:	4310      	orrs	r0, r2
 8000c9e:	bc0c      	pop	{r2, r3}
 8000ca0:	4690      	mov	r8, r2
 8000ca2:	4699      	mov	r9, r3
 8000ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ca6:	2e00      	cmp	r6, #0
 8000ca8:	d174      	bne.n	8000d94 <__aeabi_fsub+0x1b4>
 8000caa:	1c60      	adds	r0, r4, #1
 8000cac:	b2c0      	uxtb	r0, r0
 8000cae:	2801      	cmp	r0, #1
 8000cb0:	dc00      	bgt.n	8000cb4 <__aeabi_fsub+0xd4>
 8000cb2:	e0a7      	b.n	8000e04 <__aeabi_fsub+0x224>
 8000cb4:	464a      	mov	r2, r9
 8000cb6:	1a9c      	subs	r4, r3, r2
 8000cb8:	0162      	lsls	r2, r4, #5
 8000cba:	d500      	bpl.n	8000cbe <__aeabi_fsub+0xde>
 8000cbc:	e0b6      	b.n	8000e2c <__aeabi_fsub+0x24c>
 8000cbe:	2c00      	cmp	r4, #0
 8000cc0:	d1be      	bne.n	8000c40 <__aeabi_fsub+0x60>
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2400      	movs	r4, #0
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e7e3      	b.n	8000c92 <__aeabi_fsub+0xb2>
 8000cca:	2e00      	cmp	r6, #0
 8000ccc:	dc00      	bgt.n	8000cd0 <__aeabi_fsub+0xf0>
 8000cce:	e085      	b.n	8000ddc <__aeabi_fsub+0x1fc>
 8000cd0:	2800      	cmp	r0, #0
 8000cd2:	d046      	beq.n	8000d62 <__aeabi_fsub+0x182>
 8000cd4:	2cff      	cmp	r4, #255	; 0xff
 8000cd6:	d049      	beq.n	8000d6c <__aeabi_fsub+0x18c>
 8000cd8:	2280      	movs	r2, #128	; 0x80
 8000cda:	4648      	mov	r0, r9
 8000cdc:	04d2      	lsls	r2, r2, #19
 8000cde:	4310      	orrs	r0, r2
 8000ce0:	4681      	mov	r9, r0
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2e1b      	cmp	r6, #27
 8000ce6:	dc09      	bgt.n	8000cfc <__aeabi_fsub+0x11c>
 8000ce8:	2020      	movs	r0, #32
 8000cea:	464c      	mov	r4, r9
 8000cec:	1b80      	subs	r0, r0, r6
 8000cee:	4084      	lsls	r4, r0
 8000cf0:	464a      	mov	r2, r9
 8000cf2:	0020      	movs	r0, r4
 8000cf4:	40f2      	lsrs	r2, r6
 8000cf6:	1e44      	subs	r4, r0, #1
 8000cf8:	41a0      	sbcs	r0, r4
 8000cfa:	4302      	orrs	r2, r0
 8000cfc:	189b      	adds	r3, r3, r2
 8000cfe:	015a      	lsls	r2, r3, #5
 8000d00:	d528      	bpl.n	8000d54 <__aeabi_fsub+0x174>
 8000d02:	3501      	adds	r5, #1
 8000d04:	2dff      	cmp	r5, #255	; 0xff
 8000d06:	d100      	bne.n	8000d0a <__aeabi_fsub+0x12a>
 8000d08:	e0a8      	b.n	8000e5c <__aeabi_fsub+0x27c>
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	2407      	movs	r4, #7
 8000d0e:	4994      	ldr	r1, [pc, #592]	; (8000f60 <__aeabi_fsub+0x380>)
 8000d10:	401a      	ands	r2, r3
 8000d12:	085b      	lsrs	r3, r3, #1
 8000d14:	400b      	ands	r3, r1
 8000d16:	4313      	orrs	r3, r2
 8000d18:	401c      	ands	r4, r3
 8000d1a:	e7a6      	b.n	8000c6a <__aeabi_fsub+0x8a>
 8000d1c:	2e00      	cmp	r6, #0
 8000d1e:	d000      	beq.n	8000d22 <__aeabi_fsub+0x142>
 8000d20:	e778      	b.n	8000c14 <__aeabi_fsub+0x34>
 8000d22:	e775      	b.n	8000c10 <__aeabi_fsub+0x30>
 8000d24:	2cff      	cmp	r4, #255	; 0xff
 8000d26:	d054      	beq.n	8000dd2 <__aeabi_fsub+0x1f2>
 8000d28:	2280      	movs	r2, #128	; 0x80
 8000d2a:	4649      	mov	r1, r9
 8000d2c:	04d2      	lsls	r2, r2, #19
 8000d2e:	4311      	orrs	r1, r2
 8000d30:	4689      	mov	r9, r1
 8000d32:	2201      	movs	r2, #1
 8000d34:	2e1b      	cmp	r6, #27
 8000d36:	dc09      	bgt.n	8000d4c <__aeabi_fsub+0x16c>
 8000d38:	2120      	movs	r1, #32
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	1b89      	subs	r1, r1, r6
 8000d3e:	4088      	lsls	r0, r1
 8000d40:	464a      	mov	r2, r9
 8000d42:	0001      	movs	r1, r0
 8000d44:	40f2      	lsrs	r2, r6
 8000d46:	1e48      	subs	r0, r1, #1
 8000d48:	4181      	sbcs	r1, r0
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	1a9b      	subs	r3, r3, r2
 8000d4e:	015a      	lsls	r2, r3, #5
 8000d50:	d500      	bpl.n	8000d54 <__aeabi_fsub+0x174>
 8000d52:	e773      	b.n	8000c3c <__aeabi_fsub+0x5c>
 8000d54:	2201      	movs	r2, #1
 8000d56:	4641      	mov	r1, r8
 8000d58:	400a      	ands	r2, r1
 8000d5a:	0759      	lsls	r1, r3, #29
 8000d5c:	d000      	beq.n	8000d60 <__aeabi_fsub+0x180>
 8000d5e:	e789      	b.n	8000c74 <__aeabi_fsub+0x94>
 8000d60:	e011      	b.n	8000d86 <__aeabi_fsub+0x1a6>
 8000d62:	4648      	mov	r0, r9
 8000d64:	2800      	cmp	r0, #0
 8000d66:	d158      	bne.n	8000e1a <__aeabi_fsub+0x23a>
 8000d68:	2cff      	cmp	r4, #255	; 0xff
 8000d6a:	d10c      	bne.n	8000d86 <__aeabi_fsub+0x1a6>
 8000d6c:	08db      	lsrs	r3, r3, #3
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d100      	bne.n	8000d74 <__aeabi_fsub+0x194>
 8000d72:	e78c      	b.n	8000c8e <__aeabi_fsub+0xae>
 8000d74:	2080      	movs	r0, #128	; 0x80
 8000d76:	03c0      	lsls	r0, r0, #15
 8000d78:	4303      	orrs	r3, r0
 8000d7a:	025b      	lsls	r3, r3, #9
 8000d7c:	0a5b      	lsrs	r3, r3, #9
 8000d7e:	24ff      	movs	r4, #255	; 0xff
 8000d80:	e787      	b.n	8000c92 <__aeabi_fsub+0xb2>
 8000d82:	2cff      	cmp	r4, #255	; 0xff
 8000d84:	d025      	beq.n	8000dd2 <__aeabi_fsub+0x1f2>
 8000d86:	08db      	lsrs	r3, r3, #3
 8000d88:	2dff      	cmp	r5, #255	; 0xff
 8000d8a:	d0f0      	beq.n	8000d6e <__aeabi_fsub+0x18e>
 8000d8c:	025b      	lsls	r3, r3, #9
 8000d8e:	0a5b      	lsrs	r3, r3, #9
 8000d90:	b2ec      	uxtb	r4, r5
 8000d92:	e77e      	b.n	8000c92 <__aeabi_fsub+0xb2>
 8000d94:	2c00      	cmp	r4, #0
 8000d96:	d04d      	beq.n	8000e34 <__aeabi_fsub+0x254>
 8000d98:	28ff      	cmp	r0, #255	; 0xff
 8000d9a:	d018      	beq.n	8000dce <__aeabi_fsub+0x1ee>
 8000d9c:	2480      	movs	r4, #128	; 0x80
 8000d9e:	04e4      	lsls	r4, r4, #19
 8000da0:	4272      	negs	r2, r6
 8000da2:	4323      	orrs	r3, r4
 8000da4:	2a1b      	cmp	r2, #27
 8000da6:	dd00      	ble.n	8000daa <__aeabi_fsub+0x1ca>
 8000da8:	e0c4      	b.n	8000f34 <__aeabi_fsub+0x354>
 8000daa:	001c      	movs	r4, r3
 8000dac:	2520      	movs	r5, #32
 8000dae:	40d4      	lsrs	r4, r2
 8000db0:	1aaa      	subs	r2, r5, r2
 8000db2:	4093      	lsls	r3, r2
 8000db4:	1e5a      	subs	r2, r3, #1
 8000db6:	4193      	sbcs	r3, r2
 8000db8:	4323      	orrs	r3, r4
 8000dba:	464a      	mov	r2, r9
 8000dbc:	0005      	movs	r5, r0
 8000dbe:	1ad3      	subs	r3, r2, r3
 8000dc0:	4688      	mov	r8, r1
 8000dc2:	e738      	b.n	8000c36 <__aeabi_fsub+0x56>
 8000dc4:	1c72      	adds	r2, r6, #1
 8000dc6:	d0f8      	beq.n	8000dba <__aeabi_fsub+0x1da>
 8000dc8:	43f2      	mvns	r2, r6
 8000dca:	28ff      	cmp	r0, #255	; 0xff
 8000dcc:	d1ea      	bne.n	8000da4 <__aeabi_fsub+0x1c4>
 8000dce:	000a      	movs	r2, r1
 8000dd0:	464b      	mov	r3, r9
 8000dd2:	25ff      	movs	r5, #255	; 0xff
 8000dd4:	e7d7      	b.n	8000d86 <__aeabi_fsub+0x1a6>
 8000dd6:	019b      	lsls	r3, r3, #6
 8000dd8:	0a5b      	lsrs	r3, r3, #9
 8000dda:	e75a      	b.n	8000c92 <__aeabi_fsub+0xb2>
 8000ddc:	2e00      	cmp	r6, #0
 8000dde:	d141      	bne.n	8000e64 <__aeabi_fsub+0x284>
 8000de0:	1c65      	adds	r5, r4, #1
 8000de2:	b2e9      	uxtb	r1, r5
 8000de4:	2901      	cmp	r1, #1
 8000de6:	dd45      	ble.n	8000e74 <__aeabi_fsub+0x294>
 8000de8:	2dff      	cmp	r5, #255	; 0xff
 8000dea:	d100      	bne.n	8000dee <__aeabi_fsub+0x20e>
 8000dec:	e74f      	b.n	8000c8e <__aeabi_fsub+0xae>
 8000dee:	2407      	movs	r4, #7
 8000df0:	444b      	add	r3, r9
 8000df2:	085b      	lsrs	r3, r3, #1
 8000df4:	401c      	ands	r4, r3
 8000df6:	e738      	b.n	8000c6a <__aeabi_fsub+0x8a>
 8000df8:	2207      	movs	r2, #7
 8000dfa:	4b5a      	ldr	r3, [pc, #360]	; (8000f64 <__aeabi_fsub+0x384>)
 8000dfc:	1a2d      	subs	r5, r5, r0
 8000dfe:	4023      	ands	r3, r4
 8000e00:	4014      	ands	r4, r2
 8000e02:	e732      	b.n	8000c6a <__aeabi_fsub+0x8a>
 8000e04:	2c00      	cmp	r4, #0
 8000e06:	d11d      	bne.n	8000e44 <__aeabi_fsub+0x264>
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d17a      	bne.n	8000f02 <__aeabi_fsub+0x322>
 8000e0c:	464b      	mov	r3, r9
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d100      	bne.n	8000e14 <__aeabi_fsub+0x234>
 8000e12:	e091      	b.n	8000f38 <__aeabi_fsub+0x358>
 8000e14:	000a      	movs	r2, r1
 8000e16:	2500      	movs	r5, #0
 8000e18:	e7b5      	b.n	8000d86 <__aeabi_fsub+0x1a6>
 8000e1a:	3e01      	subs	r6, #1
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d119      	bne.n	8000e54 <__aeabi_fsub+0x274>
 8000e20:	444b      	add	r3, r9
 8000e22:	e76c      	b.n	8000cfe <__aeabi_fsub+0x11e>
 8000e24:	2cff      	cmp	r4, #255	; 0xff
 8000e26:	d184      	bne.n	8000d32 <__aeabi_fsub+0x152>
 8000e28:	25ff      	movs	r5, #255	; 0xff
 8000e2a:	e7ac      	b.n	8000d86 <__aeabi_fsub+0x1a6>
 8000e2c:	464a      	mov	r2, r9
 8000e2e:	4688      	mov	r8, r1
 8000e30:	1ad4      	subs	r4, r2, r3
 8000e32:	e705      	b.n	8000c40 <__aeabi_fsub+0x60>
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1c5      	bne.n	8000dc4 <__aeabi_fsub+0x1e4>
 8000e38:	000a      	movs	r2, r1
 8000e3a:	28ff      	cmp	r0, #255	; 0xff
 8000e3c:	d0c8      	beq.n	8000dd0 <__aeabi_fsub+0x1f0>
 8000e3e:	0005      	movs	r5, r0
 8000e40:	464b      	mov	r3, r9
 8000e42:	e7a0      	b.n	8000d86 <__aeabi_fsub+0x1a6>
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d149      	bne.n	8000edc <__aeabi_fsub+0x2fc>
 8000e48:	464b      	mov	r3, r9
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d077      	beq.n	8000f3e <__aeabi_fsub+0x35e>
 8000e4e:	000a      	movs	r2, r1
 8000e50:	25ff      	movs	r5, #255	; 0xff
 8000e52:	e798      	b.n	8000d86 <__aeabi_fsub+0x1a6>
 8000e54:	2cff      	cmp	r4, #255	; 0xff
 8000e56:	d000      	beq.n	8000e5a <__aeabi_fsub+0x27a>
 8000e58:	e743      	b.n	8000ce2 <__aeabi_fsub+0x102>
 8000e5a:	e787      	b.n	8000d6c <__aeabi_fsub+0x18c>
 8000e5c:	000a      	movs	r2, r1
 8000e5e:	24ff      	movs	r4, #255	; 0xff
 8000e60:	2300      	movs	r3, #0
 8000e62:	e716      	b.n	8000c92 <__aeabi_fsub+0xb2>
 8000e64:	2c00      	cmp	r4, #0
 8000e66:	d115      	bne.n	8000e94 <__aeabi_fsub+0x2b4>
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d157      	bne.n	8000f1c <__aeabi_fsub+0x33c>
 8000e6c:	28ff      	cmp	r0, #255	; 0xff
 8000e6e:	d1e6      	bne.n	8000e3e <__aeabi_fsub+0x25e>
 8000e70:	464b      	mov	r3, r9
 8000e72:	e77b      	b.n	8000d6c <__aeabi_fsub+0x18c>
 8000e74:	2c00      	cmp	r4, #0
 8000e76:	d120      	bne.n	8000eba <__aeabi_fsub+0x2da>
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d057      	beq.n	8000f2c <__aeabi_fsub+0x34c>
 8000e7c:	4649      	mov	r1, r9
 8000e7e:	2900      	cmp	r1, #0
 8000e80:	d053      	beq.n	8000f2a <__aeabi_fsub+0x34a>
 8000e82:	444b      	add	r3, r9
 8000e84:	015a      	lsls	r2, r3, #5
 8000e86:	d568      	bpl.n	8000f5a <__aeabi_fsub+0x37a>
 8000e88:	2407      	movs	r4, #7
 8000e8a:	4a36      	ldr	r2, [pc, #216]	; (8000f64 <__aeabi_fsub+0x384>)
 8000e8c:	401c      	ands	r4, r3
 8000e8e:	2501      	movs	r5, #1
 8000e90:	4013      	ands	r3, r2
 8000e92:	e6ea      	b.n	8000c6a <__aeabi_fsub+0x8a>
 8000e94:	28ff      	cmp	r0, #255	; 0xff
 8000e96:	d0eb      	beq.n	8000e70 <__aeabi_fsub+0x290>
 8000e98:	2280      	movs	r2, #128	; 0x80
 8000e9a:	04d2      	lsls	r2, r2, #19
 8000e9c:	4276      	negs	r6, r6
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	2e1b      	cmp	r6, #27
 8000ea2:	dc53      	bgt.n	8000f4c <__aeabi_fsub+0x36c>
 8000ea4:	2520      	movs	r5, #32
 8000ea6:	1bad      	subs	r5, r5, r6
 8000ea8:	001a      	movs	r2, r3
 8000eaa:	40ab      	lsls	r3, r5
 8000eac:	40f2      	lsrs	r2, r6
 8000eae:	1e5c      	subs	r4, r3, #1
 8000eb0:	41a3      	sbcs	r3, r4
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	444b      	add	r3, r9
 8000eb6:	0005      	movs	r5, r0
 8000eb8:	e721      	b.n	8000cfe <__aeabi_fsub+0x11e>
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d0d8      	beq.n	8000e70 <__aeabi_fsub+0x290>
 8000ebe:	4649      	mov	r1, r9
 8000ec0:	2900      	cmp	r1, #0
 8000ec2:	d100      	bne.n	8000ec6 <__aeabi_fsub+0x2e6>
 8000ec4:	e752      	b.n	8000d6c <__aeabi_fsub+0x18c>
 8000ec6:	2180      	movs	r1, #128	; 0x80
 8000ec8:	03c9      	lsls	r1, r1, #15
 8000eca:	420f      	tst	r7, r1
 8000ecc:	d100      	bne.n	8000ed0 <__aeabi_fsub+0x2f0>
 8000ece:	e74d      	b.n	8000d6c <__aeabi_fsub+0x18c>
 8000ed0:	4660      	mov	r0, ip
 8000ed2:	4208      	tst	r0, r1
 8000ed4:	d000      	beq.n	8000ed8 <__aeabi_fsub+0x2f8>
 8000ed6:	e749      	b.n	8000d6c <__aeabi_fsub+0x18c>
 8000ed8:	464b      	mov	r3, r9
 8000eda:	e747      	b.n	8000d6c <__aeabi_fsub+0x18c>
 8000edc:	4648      	mov	r0, r9
 8000ede:	25ff      	movs	r5, #255	; 0xff
 8000ee0:	2800      	cmp	r0, #0
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_fsub+0x306>
 8000ee4:	e74f      	b.n	8000d86 <__aeabi_fsub+0x1a6>
 8000ee6:	2280      	movs	r2, #128	; 0x80
 8000ee8:	03d2      	lsls	r2, r2, #15
 8000eea:	4217      	tst	r7, r2
 8000eec:	d004      	beq.n	8000ef8 <__aeabi_fsub+0x318>
 8000eee:	4660      	mov	r0, ip
 8000ef0:	4210      	tst	r0, r2
 8000ef2:	d101      	bne.n	8000ef8 <__aeabi_fsub+0x318>
 8000ef4:	464b      	mov	r3, r9
 8000ef6:	4688      	mov	r8, r1
 8000ef8:	2201      	movs	r2, #1
 8000efa:	4641      	mov	r1, r8
 8000efc:	25ff      	movs	r5, #255	; 0xff
 8000efe:	400a      	ands	r2, r1
 8000f00:	e741      	b.n	8000d86 <__aeabi_fsub+0x1a6>
 8000f02:	4648      	mov	r0, r9
 8000f04:	2800      	cmp	r0, #0
 8000f06:	d01f      	beq.n	8000f48 <__aeabi_fsub+0x368>
 8000f08:	1a1a      	subs	r2, r3, r0
 8000f0a:	0150      	lsls	r0, r2, #5
 8000f0c:	d520      	bpl.n	8000f50 <__aeabi_fsub+0x370>
 8000f0e:	464a      	mov	r2, r9
 8000f10:	2407      	movs	r4, #7
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	401c      	ands	r4, r3
 8000f16:	4688      	mov	r8, r1
 8000f18:	2500      	movs	r5, #0
 8000f1a:	e6a6      	b.n	8000c6a <__aeabi_fsub+0x8a>
 8000f1c:	1c74      	adds	r4, r6, #1
 8000f1e:	d0c9      	beq.n	8000eb4 <__aeabi_fsub+0x2d4>
 8000f20:	43f6      	mvns	r6, r6
 8000f22:	28ff      	cmp	r0, #255	; 0xff
 8000f24:	d1bc      	bne.n	8000ea0 <__aeabi_fsub+0x2c0>
 8000f26:	464b      	mov	r3, r9
 8000f28:	e720      	b.n	8000d6c <__aeabi_fsub+0x18c>
 8000f2a:	4699      	mov	r9, r3
 8000f2c:	464b      	mov	r3, r9
 8000f2e:	2500      	movs	r5, #0
 8000f30:	08db      	lsrs	r3, r3, #3
 8000f32:	e72b      	b.n	8000d8c <__aeabi_fsub+0x1ac>
 8000f34:	2301      	movs	r3, #1
 8000f36:	e740      	b.n	8000dba <__aeabi_fsub+0x1da>
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	e6a9      	b.n	8000c92 <__aeabi_fsub+0xb2>
 8000f3e:	2380      	movs	r3, #128	; 0x80
 8000f40:	2200      	movs	r2, #0
 8000f42:	03db      	lsls	r3, r3, #15
 8000f44:	24ff      	movs	r4, #255	; 0xff
 8000f46:	e6a4      	b.n	8000c92 <__aeabi_fsub+0xb2>
 8000f48:	2500      	movs	r5, #0
 8000f4a:	e71c      	b.n	8000d86 <__aeabi_fsub+0x1a6>
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e7b1      	b.n	8000eb4 <__aeabi_fsub+0x2d4>
 8000f50:	2a00      	cmp	r2, #0
 8000f52:	d0f1      	beq.n	8000f38 <__aeabi_fsub+0x358>
 8000f54:	0013      	movs	r3, r2
 8000f56:	2500      	movs	r5, #0
 8000f58:	e6fc      	b.n	8000d54 <__aeabi_fsub+0x174>
 8000f5a:	2500      	movs	r5, #0
 8000f5c:	e6fa      	b.n	8000d54 <__aeabi_fsub+0x174>
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	7dffffff 	.word	0x7dffffff
 8000f64:	fbffffff 	.word	0xfbffffff

08000f68 <__aeabi_f2iz>:
 8000f68:	0241      	lsls	r1, r0, #9
 8000f6a:	0042      	lsls	r2, r0, #1
 8000f6c:	0fc3      	lsrs	r3, r0, #31
 8000f6e:	0a49      	lsrs	r1, r1, #9
 8000f70:	0e12      	lsrs	r2, r2, #24
 8000f72:	2000      	movs	r0, #0
 8000f74:	2a7e      	cmp	r2, #126	; 0x7e
 8000f76:	d90d      	bls.n	8000f94 <__aeabi_f2iz+0x2c>
 8000f78:	2a9d      	cmp	r2, #157	; 0x9d
 8000f7a:	d80c      	bhi.n	8000f96 <__aeabi_f2iz+0x2e>
 8000f7c:	2080      	movs	r0, #128	; 0x80
 8000f7e:	0400      	lsls	r0, r0, #16
 8000f80:	4301      	orrs	r1, r0
 8000f82:	2a95      	cmp	r2, #149	; 0x95
 8000f84:	dc0a      	bgt.n	8000f9c <__aeabi_f2iz+0x34>
 8000f86:	2096      	movs	r0, #150	; 0x96
 8000f88:	1a82      	subs	r2, r0, r2
 8000f8a:	40d1      	lsrs	r1, r2
 8000f8c:	4248      	negs	r0, r1
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d100      	bne.n	8000f94 <__aeabi_f2iz+0x2c>
 8000f92:	0008      	movs	r0, r1
 8000f94:	4770      	bx	lr
 8000f96:	4a03      	ldr	r2, [pc, #12]	; (8000fa4 <__aeabi_f2iz+0x3c>)
 8000f98:	1898      	adds	r0, r3, r2
 8000f9a:	e7fb      	b.n	8000f94 <__aeabi_f2iz+0x2c>
 8000f9c:	3a96      	subs	r2, #150	; 0x96
 8000f9e:	4091      	lsls	r1, r2
 8000fa0:	e7f4      	b.n	8000f8c <__aeabi_f2iz+0x24>
 8000fa2:	46c0      	nop			; (mov r8, r8)
 8000fa4:	7fffffff 	.word	0x7fffffff

08000fa8 <__aeabi_i2f>:
 8000fa8:	b570      	push	{r4, r5, r6, lr}
 8000faa:	2800      	cmp	r0, #0
 8000fac:	d03d      	beq.n	800102a <__aeabi_i2f+0x82>
 8000fae:	17c3      	asrs	r3, r0, #31
 8000fb0:	18c5      	adds	r5, r0, r3
 8000fb2:	405d      	eors	r5, r3
 8000fb4:	0fc4      	lsrs	r4, r0, #31
 8000fb6:	0028      	movs	r0, r5
 8000fb8:	f000 f87a 	bl	80010b0 <__clzsi2>
 8000fbc:	229e      	movs	r2, #158	; 0x9e
 8000fbe:	1a12      	subs	r2, r2, r0
 8000fc0:	2a96      	cmp	r2, #150	; 0x96
 8000fc2:	dc07      	bgt.n	8000fd4 <__aeabi_i2f+0x2c>
 8000fc4:	b2d2      	uxtb	r2, r2
 8000fc6:	2808      	cmp	r0, #8
 8000fc8:	dd33      	ble.n	8001032 <__aeabi_i2f+0x8a>
 8000fca:	3808      	subs	r0, #8
 8000fcc:	4085      	lsls	r5, r0
 8000fce:	0268      	lsls	r0, r5, #9
 8000fd0:	0a40      	lsrs	r0, r0, #9
 8000fd2:	e023      	b.n	800101c <__aeabi_i2f+0x74>
 8000fd4:	2a99      	cmp	r2, #153	; 0x99
 8000fd6:	dd0b      	ble.n	8000ff0 <__aeabi_i2f+0x48>
 8000fd8:	2305      	movs	r3, #5
 8000fda:	0029      	movs	r1, r5
 8000fdc:	1a1b      	subs	r3, r3, r0
 8000fde:	40d9      	lsrs	r1, r3
 8000fe0:	0003      	movs	r3, r0
 8000fe2:	331b      	adds	r3, #27
 8000fe4:	409d      	lsls	r5, r3
 8000fe6:	002b      	movs	r3, r5
 8000fe8:	1e5d      	subs	r5, r3, #1
 8000fea:	41ab      	sbcs	r3, r5
 8000fec:	4319      	orrs	r1, r3
 8000fee:	000d      	movs	r5, r1
 8000ff0:	2805      	cmp	r0, #5
 8000ff2:	dd01      	ble.n	8000ff8 <__aeabi_i2f+0x50>
 8000ff4:	1f43      	subs	r3, r0, #5
 8000ff6:	409d      	lsls	r5, r3
 8000ff8:	002b      	movs	r3, r5
 8000ffa:	490f      	ldr	r1, [pc, #60]	; (8001038 <__aeabi_i2f+0x90>)
 8000ffc:	400b      	ands	r3, r1
 8000ffe:	076e      	lsls	r6, r5, #29
 8001000:	d009      	beq.n	8001016 <__aeabi_i2f+0x6e>
 8001002:	260f      	movs	r6, #15
 8001004:	4035      	ands	r5, r6
 8001006:	2d04      	cmp	r5, #4
 8001008:	d005      	beq.n	8001016 <__aeabi_i2f+0x6e>
 800100a:	3304      	adds	r3, #4
 800100c:	015d      	lsls	r5, r3, #5
 800100e:	d502      	bpl.n	8001016 <__aeabi_i2f+0x6e>
 8001010:	229f      	movs	r2, #159	; 0x9f
 8001012:	400b      	ands	r3, r1
 8001014:	1a12      	subs	r2, r2, r0
 8001016:	019b      	lsls	r3, r3, #6
 8001018:	0a58      	lsrs	r0, r3, #9
 800101a:	b2d2      	uxtb	r2, r2
 800101c:	0240      	lsls	r0, r0, #9
 800101e:	05d2      	lsls	r2, r2, #23
 8001020:	0a40      	lsrs	r0, r0, #9
 8001022:	07e4      	lsls	r4, r4, #31
 8001024:	4310      	orrs	r0, r2
 8001026:	4320      	orrs	r0, r4
 8001028:	bd70      	pop	{r4, r5, r6, pc}
 800102a:	2400      	movs	r4, #0
 800102c:	2200      	movs	r2, #0
 800102e:	2000      	movs	r0, #0
 8001030:	e7f4      	b.n	800101c <__aeabi_i2f+0x74>
 8001032:	0268      	lsls	r0, r5, #9
 8001034:	0a40      	lsrs	r0, r0, #9
 8001036:	e7f1      	b.n	800101c <__aeabi_i2f+0x74>
 8001038:	fbffffff 	.word	0xfbffffff

0800103c <__aeabi_cfrcmple>:
 800103c:	4684      	mov	ip, r0
 800103e:	1c08      	adds	r0, r1, #0
 8001040:	4661      	mov	r1, ip
 8001042:	e7ff      	b.n	8001044 <__aeabi_cfcmpeq>

08001044 <__aeabi_cfcmpeq>:
 8001044:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001046:	f000 f8c7 	bl	80011d8 <__lesf2>
 800104a:	2800      	cmp	r0, #0
 800104c:	d401      	bmi.n	8001052 <__aeabi_cfcmpeq+0xe>
 800104e:	2100      	movs	r1, #0
 8001050:	42c8      	cmn	r0, r1
 8001052:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001054 <__aeabi_fcmpeq>:
 8001054:	b510      	push	{r4, lr}
 8001056:	f000 f849 	bl	80010ec <__eqsf2>
 800105a:	4240      	negs	r0, r0
 800105c:	3001      	adds	r0, #1
 800105e:	bd10      	pop	{r4, pc}

08001060 <__aeabi_fcmplt>:
 8001060:	b510      	push	{r4, lr}
 8001062:	f000 f8b9 	bl	80011d8 <__lesf2>
 8001066:	2800      	cmp	r0, #0
 8001068:	db01      	blt.n	800106e <__aeabi_fcmplt+0xe>
 800106a:	2000      	movs	r0, #0
 800106c:	bd10      	pop	{r4, pc}
 800106e:	2001      	movs	r0, #1
 8001070:	bd10      	pop	{r4, pc}
 8001072:	46c0      	nop			; (mov r8, r8)

08001074 <__aeabi_fcmple>:
 8001074:	b510      	push	{r4, lr}
 8001076:	f000 f8af 	bl	80011d8 <__lesf2>
 800107a:	2800      	cmp	r0, #0
 800107c:	dd01      	ble.n	8001082 <__aeabi_fcmple+0xe>
 800107e:	2000      	movs	r0, #0
 8001080:	bd10      	pop	{r4, pc}
 8001082:	2001      	movs	r0, #1
 8001084:	bd10      	pop	{r4, pc}
 8001086:	46c0      	nop			; (mov r8, r8)

08001088 <__aeabi_fcmpgt>:
 8001088:	b510      	push	{r4, lr}
 800108a:	f000 f857 	bl	800113c <__gesf2>
 800108e:	2800      	cmp	r0, #0
 8001090:	dc01      	bgt.n	8001096 <__aeabi_fcmpgt+0xe>
 8001092:	2000      	movs	r0, #0
 8001094:	bd10      	pop	{r4, pc}
 8001096:	2001      	movs	r0, #1
 8001098:	bd10      	pop	{r4, pc}
 800109a:	46c0      	nop			; (mov r8, r8)

0800109c <__aeabi_fcmpge>:
 800109c:	b510      	push	{r4, lr}
 800109e:	f000 f84d 	bl	800113c <__gesf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	da01      	bge.n	80010aa <__aeabi_fcmpge+0xe>
 80010a6:	2000      	movs	r0, #0
 80010a8:	bd10      	pop	{r4, pc}
 80010aa:	2001      	movs	r0, #1
 80010ac:	bd10      	pop	{r4, pc}
 80010ae:	46c0      	nop			; (mov r8, r8)

080010b0 <__clzsi2>:
 80010b0:	211c      	movs	r1, #28
 80010b2:	2301      	movs	r3, #1
 80010b4:	041b      	lsls	r3, r3, #16
 80010b6:	4298      	cmp	r0, r3
 80010b8:	d301      	bcc.n	80010be <__clzsi2+0xe>
 80010ba:	0c00      	lsrs	r0, r0, #16
 80010bc:	3910      	subs	r1, #16
 80010be:	0a1b      	lsrs	r3, r3, #8
 80010c0:	4298      	cmp	r0, r3
 80010c2:	d301      	bcc.n	80010c8 <__clzsi2+0x18>
 80010c4:	0a00      	lsrs	r0, r0, #8
 80010c6:	3908      	subs	r1, #8
 80010c8:	091b      	lsrs	r3, r3, #4
 80010ca:	4298      	cmp	r0, r3
 80010cc:	d301      	bcc.n	80010d2 <__clzsi2+0x22>
 80010ce:	0900      	lsrs	r0, r0, #4
 80010d0:	3904      	subs	r1, #4
 80010d2:	a202      	add	r2, pc, #8	; (adr r2, 80010dc <__clzsi2+0x2c>)
 80010d4:	5c10      	ldrb	r0, [r2, r0]
 80010d6:	1840      	adds	r0, r0, r1
 80010d8:	4770      	bx	lr
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	02020304 	.word	0x02020304
 80010e0:	01010101 	.word	0x01010101
	...

080010ec <__eqsf2>:
 80010ec:	b570      	push	{r4, r5, r6, lr}
 80010ee:	0042      	lsls	r2, r0, #1
 80010f0:	024e      	lsls	r6, r1, #9
 80010f2:	004c      	lsls	r4, r1, #1
 80010f4:	0245      	lsls	r5, r0, #9
 80010f6:	0a6d      	lsrs	r5, r5, #9
 80010f8:	0e12      	lsrs	r2, r2, #24
 80010fa:	0fc3      	lsrs	r3, r0, #31
 80010fc:	0a76      	lsrs	r6, r6, #9
 80010fe:	0e24      	lsrs	r4, r4, #24
 8001100:	0fc9      	lsrs	r1, r1, #31
 8001102:	2aff      	cmp	r2, #255	; 0xff
 8001104:	d00f      	beq.n	8001126 <__eqsf2+0x3a>
 8001106:	2cff      	cmp	r4, #255	; 0xff
 8001108:	d011      	beq.n	800112e <__eqsf2+0x42>
 800110a:	2001      	movs	r0, #1
 800110c:	42a2      	cmp	r2, r4
 800110e:	d000      	beq.n	8001112 <__eqsf2+0x26>
 8001110:	bd70      	pop	{r4, r5, r6, pc}
 8001112:	42b5      	cmp	r5, r6
 8001114:	d1fc      	bne.n	8001110 <__eqsf2+0x24>
 8001116:	428b      	cmp	r3, r1
 8001118:	d00d      	beq.n	8001136 <__eqsf2+0x4a>
 800111a:	2a00      	cmp	r2, #0
 800111c:	d1f8      	bne.n	8001110 <__eqsf2+0x24>
 800111e:	0028      	movs	r0, r5
 8001120:	1e45      	subs	r5, r0, #1
 8001122:	41a8      	sbcs	r0, r5
 8001124:	e7f4      	b.n	8001110 <__eqsf2+0x24>
 8001126:	2001      	movs	r0, #1
 8001128:	2d00      	cmp	r5, #0
 800112a:	d1f1      	bne.n	8001110 <__eqsf2+0x24>
 800112c:	e7eb      	b.n	8001106 <__eqsf2+0x1a>
 800112e:	2001      	movs	r0, #1
 8001130:	2e00      	cmp	r6, #0
 8001132:	d1ed      	bne.n	8001110 <__eqsf2+0x24>
 8001134:	e7e9      	b.n	800110a <__eqsf2+0x1e>
 8001136:	2000      	movs	r0, #0
 8001138:	e7ea      	b.n	8001110 <__eqsf2+0x24>
 800113a:	46c0      	nop			; (mov r8, r8)

0800113c <__gesf2>:
 800113c:	b570      	push	{r4, r5, r6, lr}
 800113e:	004a      	lsls	r2, r1, #1
 8001140:	024e      	lsls	r6, r1, #9
 8001142:	0245      	lsls	r5, r0, #9
 8001144:	0044      	lsls	r4, r0, #1
 8001146:	0a6d      	lsrs	r5, r5, #9
 8001148:	0e24      	lsrs	r4, r4, #24
 800114a:	0fc3      	lsrs	r3, r0, #31
 800114c:	0a76      	lsrs	r6, r6, #9
 800114e:	0e12      	lsrs	r2, r2, #24
 8001150:	0fc9      	lsrs	r1, r1, #31
 8001152:	2cff      	cmp	r4, #255	; 0xff
 8001154:	d015      	beq.n	8001182 <__gesf2+0x46>
 8001156:	2aff      	cmp	r2, #255	; 0xff
 8001158:	d00e      	beq.n	8001178 <__gesf2+0x3c>
 800115a:	2c00      	cmp	r4, #0
 800115c:	d115      	bne.n	800118a <__gesf2+0x4e>
 800115e:	2a00      	cmp	r2, #0
 8001160:	d101      	bne.n	8001166 <__gesf2+0x2a>
 8001162:	2e00      	cmp	r6, #0
 8001164:	d01c      	beq.n	80011a0 <__gesf2+0x64>
 8001166:	2d00      	cmp	r5, #0
 8001168:	d014      	beq.n	8001194 <__gesf2+0x58>
 800116a:	428b      	cmp	r3, r1
 800116c:	d027      	beq.n	80011be <__gesf2+0x82>
 800116e:	2002      	movs	r0, #2
 8001170:	3b01      	subs	r3, #1
 8001172:	4018      	ands	r0, r3
 8001174:	3801      	subs	r0, #1
 8001176:	bd70      	pop	{r4, r5, r6, pc}
 8001178:	2e00      	cmp	r6, #0
 800117a:	d0ee      	beq.n	800115a <__gesf2+0x1e>
 800117c:	2002      	movs	r0, #2
 800117e:	4240      	negs	r0, r0
 8001180:	e7f9      	b.n	8001176 <__gesf2+0x3a>
 8001182:	2d00      	cmp	r5, #0
 8001184:	d1fa      	bne.n	800117c <__gesf2+0x40>
 8001186:	2aff      	cmp	r2, #255	; 0xff
 8001188:	d00e      	beq.n	80011a8 <__gesf2+0x6c>
 800118a:	2a00      	cmp	r2, #0
 800118c:	d10e      	bne.n	80011ac <__gesf2+0x70>
 800118e:	2e00      	cmp	r6, #0
 8001190:	d0ed      	beq.n	800116e <__gesf2+0x32>
 8001192:	e00b      	b.n	80011ac <__gesf2+0x70>
 8001194:	2301      	movs	r3, #1
 8001196:	3901      	subs	r1, #1
 8001198:	4399      	bics	r1, r3
 800119a:	0008      	movs	r0, r1
 800119c:	3001      	adds	r0, #1
 800119e:	e7ea      	b.n	8001176 <__gesf2+0x3a>
 80011a0:	2000      	movs	r0, #0
 80011a2:	2d00      	cmp	r5, #0
 80011a4:	d0e7      	beq.n	8001176 <__gesf2+0x3a>
 80011a6:	e7e2      	b.n	800116e <__gesf2+0x32>
 80011a8:	2e00      	cmp	r6, #0
 80011aa:	d1e7      	bne.n	800117c <__gesf2+0x40>
 80011ac:	428b      	cmp	r3, r1
 80011ae:	d1de      	bne.n	800116e <__gesf2+0x32>
 80011b0:	4294      	cmp	r4, r2
 80011b2:	dd05      	ble.n	80011c0 <__gesf2+0x84>
 80011b4:	2102      	movs	r1, #2
 80011b6:	1e58      	subs	r0, r3, #1
 80011b8:	4008      	ands	r0, r1
 80011ba:	3801      	subs	r0, #1
 80011bc:	e7db      	b.n	8001176 <__gesf2+0x3a>
 80011be:	2400      	movs	r4, #0
 80011c0:	42a2      	cmp	r2, r4
 80011c2:	dc04      	bgt.n	80011ce <__gesf2+0x92>
 80011c4:	42b5      	cmp	r5, r6
 80011c6:	d8d2      	bhi.n	800116e <__gesf2+0x32>
 80011c8:	2000      	movs	r0, #0
 80011ca:	42b5      	cmp	r5, r6
 80011cc:	d2d3      	bcs.n	8001176 <__gesf2+0x3a>
 80011ce:	1e58      	subs	r0, r3, #1
 80011d0:	2301      	movs	r3, #1
 80011d2:	4398      	bics	r0, r3
 80011d4:	3001      	adds	r0, #1
 80011d6:	e7ce      	b.n	8001176 <__gesf2+0x3a>

080011d8 <__lesf2>:
 80011d8:	b530      	push	{r4, r5, lr}
 80011da:	0042      	lsls	r2, r0, #1
 80011dc:	0244      	lsls	r4, r0, #9
 80011de:	024d      	lsls	r5, r1, #9
 80011e0:	0fc3      	lsrs	r3, r0, #31
 80011e2:	0048      	lsls	r0, r1, #1
 80011e4:	0a64      	lsrs	r4, r4, #9
 80011e6:	0e12      	lsrs	r2, r2, #24
 80011e8:	0a6d      	lsrs	r5, r5, #9
 80011ea:	0e00      	lsrs	r0, r0, #24
 80011ec:	0fc9      	lsrs	r1, r1, #31
 80011ee:	2aff      	cmp	r2, #255	; 0xff
 80011f0:	d012      	beq.n	8001218 <__lesf2+0x40>
 80011f2:	28ff      	cmp	r0, #255	; 0xff
 80011f4:	d00c      	beq.n	8001210 <__lesf2+0x38>
 80011f6:	2a00      	cmp	r2, #0
 80011f8:	d112      	bne.n	8001220 <__lesf2+0x48>
 80011fa:	2800      	cmp	r0, #0
 80011fc:	d119      	bne.n	8001232 <__lesf2+0x5a>
 80011fe:	2d00      	cmp	r5, #0
 8001200:	d117      	bne.n	8001232 <__lesf2+0x5a>
 8001202:	2c00      	cmp	r4, #0
 8001204:	d02b      	beq.n	800125e <__lesf2+0x86>
 8001206:	2002      	movs	r0, #2
 8001208:	3b01      	subs	r3, #1
 800120a:	4018      	ands	r0, r3
 800120c:	3801      	subs	r0, #1
 800120e:	e026      	b.n	800125e <__lesf2+0x86>
 8001210:	2d00      	cmp	r5, #0
 8001212:	d0f0      	beq.n	80011f6 <__lesf2+0x1e>
 8001214:	2002      	movs	r0, #2
 8001216:	e022      	b.n	800125e <__lesf2+0x86>
 8001218:	2c00      	cmp	r4, #0
 800121a:	d1fb      	bne.n	8001214 <__lesf2+0x3c>
 800121c:	28ff      	cmp	r0, #255	; 0xff
 800121e:	d01f      	beq.n	8001260 <__lesf2+0x88>
 8001220:	2800      	cmp	r0, #0
 8001222:	d11f      	bne.n	8001264 <__lesf2+0x8c>
 8001224:	2d00      	cmp	r5, #0
 8001226:	d11d      	bne.n	8001264 <__lesf2+0x8c>
 8001228:	2002      	movs	r0, #2
 800122a:	3b01      	subs	r3, #1
 800122c:	4018      	ands	r0, r3
 800122e:	3801      	subs	r0, #1
 8001230:	e015      	b.n	800125e <__lesf2+0x86>
 8001232:	2c00      	cmp	r4, #0
 8001234:	d00e      	beq.n	8001254 <__lesf2+0x7c>
 8001236:	428b      	cmp	r3, r1
 8001238:	d1e5      	bne.n	8001206 <__lesf2+0x2e>
 800123a:	2200      	movs	r2, #0
 800123c:	4290      	cmp	r0, r2
 800123e:	dc04      	bgt.n	800124a <__lesf2+0x72>
 8001240:	42ac      	cmp	r4, r5
 8001242:	d8e0      	bhi.n	8001206 <__lesf2+0x2e>
 8001244:	2000      	movs	r0, #0
 8001246:	42ac      	cmp	r4, r5
 8001248:	d209      	bcs.n	800125e <__lesf2+0x86>
 800124a:	1e58      	subs	r0, r3, #1
 800124c:	2301      	movs	r3, #1
 800124e:	4398      	bics	r0, r3
 8001250:	3001      	adds	r0, #1
 8001252:	e004      	b.n	800125e <__lesf2+0x86>
 8001254:	2301      	movs	r3, #1
 8001256:	3901      	subs	r1, #1
 8001258:	4399      	bics	r1, r3
 800125a:	0008      	movs	r0, r1
 800125c:	3001      	adds	r0, #1
 800125e:	bd30      	pop	{r4, r5, pc}
 8001260:	2d00      	cmp	r5, #0
 8001262:	d1d7      	bne.n	8001214 <__lesf2+0x3c>
 8001264:	428b      	cmp	r3, r1
 8001266:	d1ce      	bne.n	8001206 <__lesf2+0x2e>
 8001268:	4282      	cmp	r2, r0
 800126a:	dde7      	ble.n	800123c <__lesf2+0x64>
 800126c:	2102      	movs	r1, #2
 800126e:	1e58      	subs	r0, r3, #1
 8001270:	4008      	ands	r0, r1
 8001272:	3801      	subs	r0, #1
 8001274:	e7f3      	b.n	800125e <__lesf2+0x86>
 8001276:	46c0      	nop			; (mov r8, r8)

08001278 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800127c:	4b07      	ldr	r3, [pc, #28]	; (800129c <HAL_Init+0x24>)
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <HAL_Init+0x24>)
 8001282:	2110      	movs	r1, #16
 8001284:	430a      	orrs	r2, r1
 8001286:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001288:	2000      	movs	r0, #0
 800128a:	f000 f809 	bl	80012a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800128e:	f002 fac3 	bl	8003818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001292:	2300      	movs	r3, #0
}
 8001294:	0018      	movs	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	40022000 	.word	0x40022000

080012a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 80012a8:	f000 ff80 	bl	80021ac <HAL_RCC_GetHCLKFreq>
 80012ac:	0002      	movs	r2, r0
 80012ae:	23fa      	movs	r3, #250	; 0xfa
 80012b0:	0099      	lsls	r1, r3, #2
 80012b2:	0010      	movs	r0, r2
 80012b4:	f7fe ff28 	bl	8000108 <__udivsi3>
 80012b8:	0003      	movs	r3, r0
 80012ba:	0018      	movs	r0, r3
 80012bc:	f000 f8e7 	bl	800148e <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80012c0:	6879      	ldr	r1, [r7, #4]
 80012c2:	2301      	movs	r3, #1
 80012c4:	425b      	negs	r3, r3
 80012c6:	2200      	movs	r2, #0
 80012c8:	0018      	movs	r0, r3
 80012ca:	f000 f8cb 	bl	8001464 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	0018      	movs	r0, r3
 80012d2:	46bd      	mov	sp, r7
 80012d4:	b002      	add	sp, #8
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  uwTick++;
 80012dc:	4b03      	ldr	r3, [pc, #12]	; (80012ec <HAL_IncTick+0x14>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	1c5a      	adds	r2, r3, #1
 80012e2:	4b02      	ldr	r3, [pc, #8]	; (80012ec <HAL_IncTick+0x14>)
 80012e4:	601a      	str	r2, [r3, #0]
}
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	20000164 	.word	0x20000164

080012f0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  return uwTick;
 80012f4:	4b02      	ldr	r3, [pc, #8]	; (8001300 <HAL_GetTick+0x10>)
 80012f6:	681b      	ldr	r3, [r3, #0]
}
 80012f8:	0018      	movs	r0, r3
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	46c0      	nop			; (mov r8, r8)
 8001300:	20000164 	.word	0x20000164

08001304 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800130c:	f7ff fff0 	bl	80012f0 <HAL_GetTick>
 8001310:	0003      	movs	r3, r0
 8001312:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	3301      	adds	r3, #1
 800131c:	d002      	beq.n	8001324 <HAL_Delay+0x20>
  {
     wait++;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	3301      	adds	r3, #1
 8001322:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001324:	46c0      	nop			; (mov r8, r8)
 8001326:	f7ff ffe3 	bl	80012f0 <HAL_GetTick>
 800132a:	0002      	movs	r2, r0
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	68fa      	ldr	r2, [r7, #12]
 8001332:	429a      	cmp	r2, r3
 8001334:	d8f7      	bhi.n	8001326 <HAL_Delay+0x22>
  {
  }
}
 8001336:	46c0      	nop			; (mov r8, r8)
 8001338:	46bd      	mov	sp, r7
 800133a:	b004      	add	sp, #16
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001340:	b590      	push	{r4, r7, lr}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	0002      	movs	r2, r0
 8001348:	6039      	str	r1, [r7, #0]
 800134a:	1dfb      	adds	r3, r7, #7
 800134c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800134e:	1dfb      	adds	r3, r7, #7
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	2b7f      	cmp	r3, #127	; 0x7f
 8001354:	d932      	bls.n	80013bc <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001356:	4a2f      	ldr	r2, [pc, #188]	; (8001414 <NVIC_SetPriority+0xd4>)
 8001358:	1dfb      	adds	r3, r7, #7
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	0019      	movs	r1, r3
 800135e:	230f      	movs	r3, #15
 8001360:	400b      	ands	r3, r1
 8001362:	3b08      	subs	r3, #8
 8001364:	089b      	lsrs	r3, r3, #2
 8001366:	3306      	adds	r3, #6
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	18d3      	adds	r3, r2, r3
 800136c:	3304      	adds	r3, #4
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	1dfa      	adds	r2, r7, #7
 8001372:	7812      	ldrb	r2, [r2, #0]
 8001374:	0011      	movs	r1, r2
 8001376:	2203      	movs	r2, #3
 8001378:	400a      	ands	r2, r1
 800137a:	00d2      	lsls	r2, r2, #3
 800137c:	21ff      	movs	r1, #255	; 0xff
 800137e:	4091      	lsls	r1, r2
 8001380:	000a      	movs	r2, r1
 8001382:	43d2      	mvns	r2, r2
 8001384:	401a      	ands	r2, r3
 8001386:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	019b      	lsls	r3, r3, #6
 800138c:	22ff      	movs	r2, #255	; 0xff
 800138e:	401a      	ands	r2, r3
 8001390:	1dfb      	adds	r3, r7, #7
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	0018      	movs	r0, r3
 8001396:	2303      	movs	r3, #3
 8001398:	4003      	ands	r3, r0
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800139e:	481d      	ldr	r0, [pc, #116]	; (8001414 <NVIC_SetPriority+0xd4>)
 80013a0:	1dfb      	adds	r3, r7, #7
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	001c      	movs	r4, r3
 80013a6:	230f      	movs	r3, #15
 80013a8:	4023      	ands	r3, r4
 80013aa:	3b08      	subs	r3, #8
 80013ac:	089b      	lsrs	r3, r3, #2
 80013ae:	430a      	orrs	r2, r1
 80013b0:	3306      	adds	r3, #6
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	18c3      	adds	r3, r0, r3
 80013b6:	3304      	adds	r3, #4
 80013b8:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80013ba:	e027      	b.n	800140c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013bc:	4a16      	ldr	r2, [pc, #88]	; (8001418 <NVIC_SetPriority+0xd8>)
 80013be:	1dfb      	adds	r3, r7, #7
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	b25b      	sxtb	r3, r3
 80013c4:	089b      	lsrs	r3, r3, #2
 80013c6:	33c0      	adds	r3, #192	; 0xc0
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	589b      	ldr	r3, [r3, r2]
 80013cc:	1dfa      	adds	r2, r7, #7
 80013ce:	7812      	ldrb	r2, [r2, #0]
 80013d0:	0011      	movs	r1, r2
 80013d2:	2203      	movs	r2, #3
 80013d4:	400a      	ands	r2, r1
 80013d6:	00d2      	lsls	r2, r2, #3
 80013d8:	21ff      	movs	r1, #255	; 0xff
 80013da:	4091      	lsls	r1, r2
 80013dc:	000a      	movs	r2, r1
 80013de:	43d2      	mvns	r2, r2
 80013e0:	401a      	ands	r2, r3
 80013e2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	019b      	lsls	r3, r3, #6
 80013e8:	22ff      	movs	r2, #255	; 0xff
 80013ea:	401a      	ands	r2, r3
 80013ec:	1dfb      	adds	r3, r7, #7
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	0018      	movs	r0, r3
 80013f2:	2303      	movs	r3, #3
 80013f4:	4003      	ands	r3, r0
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013fa:	4807      	ldr	r0, [pc, #28]	; (8001418 <NVIC_SetPriority+0xd8>)
 80013fc:	1dfb      	adds	r3, r7, #7
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	b25b      	sxtb	r3, r3
 8001402:	089b      	lsrs	r3, r3, #2
 8001404:	430a      	orrs	r2, r1
 8001406:	33c0      	adds	r3, #192	; 0xc0
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	501a      	str	r2, [r3, r0]
}
 800140c:	46c0      	nop			; (mov r8, r8)
 800140e:	46bd      	mov	sp, r7
 8001410:	b003      	add	sp, #12
 8001412:	bd90      	pop	{r4, r7, pc}
 8001414:	e000ed00 	.word	0xe000ed00
 8001418:	e000e100 	.word	0xe000e100

0800141c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	3b01      	subs	r3, #1
 8001428:	4a0c      	ldr	r2, [pc, #48]	; (800145c <SysTick_Config+0x40>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d901      	bls.n	8001432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800142e:	2301      	movs	r3, #1
 8001430:	e010      	b.n	8001454 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001432:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <SysTick_Config+0x44>)
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	3a01      	subs	r2, #1
 8001438:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800143a:	2301      	movs	r3, #1
 800143c:	425b      	negs	r3, r3
 800143e:	2103      	movs	r1, #3
 8001440:	0018      	movs	r0, r3
 8001442:	f7ff ff7d 	bl	8001340 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <SysTick_Config+0x44>)
 8001448:	2200      	movs	r2, #0
 800144a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <SysTick_Config+0x44>)
 800144e:	2207      	movs	r2, #7
 8001450:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001452:	2300      	movs	r3, #0
}
 8001454:	0018      	movs	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	b002      	add	sp, #8
 800145a:	bd80      	pop	{r7, pc}
 800145c:	00ffffff 	.word	0x00ffffff
 8001460:	e000e010 	.word	0xe000e010

08001464 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	60b9      	str	r1, [r7, #8]
 800146c:	607a      	str	r2, [r7, #4]
 800146e:	210f      	movs	r1, #15
 8001470:	187b      	adds	r3, r7, r1
 8001472:	1c02      	adds	r2, r0, #0
 8001474:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	187b      	adds	r3, r7, r1
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	b25b      	sxtb	r3, r3
 800147e:	0011      	movs	r1, r2
 8001480:	0018      	movs	r0, r3
 8001482:	f7ff ff5d 	bl	8001340 <NVIC_SetPriority>
}
 8001486:	46c0      	nop			; (mov r8, r8)
 8001488:	46bd      	mov	sp, r7
 800148a:	b004      	add	sp, #16
 800148c:	bd80      	pop	{r7, pc}

0800148e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b082      	sub	sp, #8
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	0018      	movs	r0, r3
 800149a:	f7ff ffbf 	bl	800141c <SysTick_Config>
 800149e:	0003      	movs	r3, r0
}
 80014a0:	0018      	movs	r0, r3
 80014a2:	46bd      	mov	sp, r7
 80014a4:	b002      	add	sp, #8
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014b2:	2300      	movs	r3, #0
 80014b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80014be:	e155      	b.n	800176c <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2101      	movs	r1, #1
 80014c6:	697a      	ldr	r2, [r7, #20]
 80014c8:	4091      	lsls	r1, r2
 80014ca:	000a      	movs	r2, r1
 80014cc:	4013      	ands	r3, r2
 80014ce:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d100      	bne.n	80014d8 <HAL_GPIO_Init+0x30>
 80014d6:	e146      	b.n	8001766 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d003      	beq.n	80014e8 <HAL_GPIO_Init+0x40>
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	2b12      	cmp	r3, #18
 80014e6:	d123      	bne.n	8001530 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	08da      	lsrs	r2, r3, #3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	3208      	adds	r2, #8
 80014f0:	0092      	lsls	r2, r2, #2
 80014f2:	58d3      	ldr	r3, [r2, r3]
 80014f4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	2207      	movs	r2, #7
 80014fa:	4013      	ands	r3, r2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	220f      	movs	r2, #15
 8001500:	409a      	lsls	r2, r3
 8001502:	0013      	movs	r3, r2
 8001504:	43da      	mvns	r2, r3
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	4013      	ands	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	2107      	movs	r1, #7
 8001514:	400b      	ands	r3, r1
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	409a      	lsls	r2, r3
 800151a:	0013      	movs	r3, r2
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	4313      	orrs	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	08da      	lsrs	r2, r3, #3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	3208      	adds	r2, #8
 800152a:	0092      	lsls	r2, r2, #2
 800152c:	6939      	ldr	r1, [r7, #16]
 800152e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	2203      	movs	r2, #3
 800153c:	409a      	lsls	r2, r3
 800153e:	0013      	movs	r3, r2
 8001540:	43da      	mvns	r2, r3
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	4013      	ands	r3, r2
 8001546:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2203      	movs	r2, #3
 800154e:	401a      	ands	r2, r3
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	409a      	lsls	r2, r3
 8001556:	0013      	movs	r3, r2
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	4313      	orrs	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d00b      	beq.n	8001584 <HAL_GPIO_Init+0xdc>
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	2b02      	cmp	r3, #2
 8001572:	d007      	beq.n	8001584 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001578:	2b11      	cmp	r3, #17
 800157a:	d003      	beq.n	8001584 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	2b12      	cmp	r3, #18
 8001582:	d130      	bne.n	80015e6 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	005b      	lsls	r3, r3, #1
 800158e:	2203      	movs	r2, #3
 8001590:	409a      	lsls	r2, r3
 8001592:	0013      	movs	r3, r2
 8001594:	43da      	mvns	r2, r3
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	4013      	ands	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	68da      	ldr	r2, [r3, #12]
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	409a      	lsls	r2, r3
 80015a6:	0013      	movs	r3, r2
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	693a      	ldr	r2, [r7, #16]
 80015b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80015ba:	2201      	movs	r2, #1
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	409a      	lsls	r2, r3
 80015c0:	0013      	movs	r3, r2
 80015c2:	43da      	mvns	r2, r3
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	4013      	ands	r3, r2
 80015c8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	091b      	lsrs	r3, r3, #4
 80015d0:	2201      	movs	r2, #1
 80015d2:	401a      	ands	r2, r3
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	409a      	lsls	r2, r3
 80015d8:	0013      	movs	r3, r2
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	4313      	orrs	r3, r2
 80015de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	2203      	movs	r2, #3
 80015f2:	409a      	lsls	r2, r3
 80015f4:	0013      	movs	r3, r2
 80015f6:	43da      	mvns	r2, r3
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	4013      	ands	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	689a      	ldr	r2, [r3, #8]
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	409a      	lsls	r2, r3
 8001608:	0013      	movs	r3, r2
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685a      	ldr	r2, [r3, #4]
 800161a:	2380      	movs	r3, #128	; 0x80
 800161c:	055b      	lsls	r3, r3, #21
 800161e:	4013      	ands	r3, r2
 8001620:	d100      	bne.n	8001624 <HAL_GPIO_Init+0x17c>
 8001622:	e0a0      	b.n	8001766 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001624:	4b57      	ldr	r3, [pc, #348]	; (8001784 <HAL_GPIO_Init+0x2dc>)
 8001626:	699a      	ldr	r2, [r3, #24]
 8001628:	4b56      	ldr	r3, [pc, #344]	; (8001784 <HAL_GPIO_Init+0x2dc>)
 800162a:	2101      	movs	r1, #1
 800162c:	430a      	orrs	r2, r1
 800162e:	619a      	str	r2, [r3, #24]
 8001630:	4b54      	ldr	r3, [pc, #336]	; (8001784 <HAL_GPIO_Init+0x2dc>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	2201      	movs	r2, #1
 8001636:	4013      	ands	r3, r2
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 800163c:	4a52      	ldr	r2, [pc, #328]	; (8001788 <HAL_GPIO_Init+0x2e0>)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	089b      	lsrs	r3, r3, #2
 8001642:	3302      	adds	r3, #2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	589b      	ldr	r3, [r3, r2]
 8001648:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	2203      	movs	r2, #3
 800164e:	4013      	ands	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	220f      	movs	r2, #15
 8001654:	409a      	lsls	r2, r3
 8001656:	0013      	movs	r3, r2
 8001658:	43da      	mvns	r2, r3
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	2390      	movs	r3, #144	; 0x90
 8001664:	05db      	lsls	r3, r3, #23
 8001666:	429a      	cmp	r2, r3
 8001668:	d019      	beq.n	800169e <HAL_GPIO_Init+0x1f6>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a47      	ldr	r2, [pc, #284]	; (800178c <HAL_GPIO_Init+0x2e4>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d013      	beq.n	800169a <HAL_GPIO_Init+0x1f2>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a46      	ldr	r2, [pc, #280]	; (8001790 <HAL_GPIO_Init+0x2e8>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d00d      	beq.n	8001696 <HAL_GPIO_Init+0x1ee>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a45      	ldr	r2, [pc, #276]	; (8001794 <HAL_GPIO_Init+0x2ec>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d007      	beq.n	8001692 <HAL_GPIO_Init+0x1ea>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a44      	ldr	r2, [pc, #272]	; (8001798 <HAL_GPIO_Init+0x2f0>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d101      	bne.n	800168e <HAL_GPIO_Init+0x1e6>
 800168a:	2304      	movs	r3, #4
 800168c:	e008      	b.n	80016a0 <HAL_GPIO_Init+0x1f8>
 800168e:	2305      	movs	r3, #5
 8001690:	e006      	b.n	80016a0 <HAL_GPIO_Init+0x1f8>
 8001692:	2303      	movs	r3, #3
 8001694:	e004      	b.n	80016a0 <HAL_GPIO_Init+0x1f8>
 8001696:	2302      	movs	r3, #2
 8001698:	e002      	b.n	80016a0 <HAL_GPIO_Init+0x1f8>
 800169a:	2301      	movs	r3, #1
 800169c:	e000      	b.n	80016a0 <HAL_GPIO_Init+0x1f8>
 800169e:	2300      	movs	r3, #0
 80016a0:	697a      	ldr	r2, [r7, #20]
 80016a2:	2103      	movs	r1, #3
 80016a4:	400a      	ands	r2, r1
 80016a6:	0092      	lsls	r2, r2, #2
 80016a8:	4093      	lsls	r3, r2
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80016b0:	4935      	ldr	r1, [pc, #212]	; (8001788 <HAL_GPIO_Init+0x2e0>)
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	089b      	lsrs	r3, r3, #2
 80016b6:	3302      	adds	r3, #2
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016be:	4b37      	ldr	r3, [pc, #220]	; (800179c <HAL_GPIO_Init+0x2f4>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	43da      	mvns	r2, r3
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	4013      	ands	r3, r2
 80016cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	2380      	movs	r3, #128	; 0x80
 80016d4:	025b      	lsls	r3, r3, #9
 80016d6:	4013      	ands	r3, r2
 80016d8:	d003      	beq.n	80016e2 <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	4313      	orrs	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016e2:	4b2e      	ldr	r3, [pc, #184]	; (800179c <HAL_GPIO_Init+0x2f4>)
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80016e8:	4b2c      	ldr	r3, [pc, #176]	; (800179c <HAL_GPIO_Init+0x2f4>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	43da      	mvns	r2, r3
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	4013      	ands	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685a      	ldr	r2, [r3, #4]
 80016fc:	2380      	movs	r3, #128	; 0x80
 80016fe:	029b      	lsls	r3, r3, #10
 8001700:	4013      	ands	r3, r2
 8001702:	d003      	beq.n	800170c <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	4313      	orrs	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800170c:	4b23      	ldr	r3, [pc, #140]	; (800179c <HAL_GPIO_Init+0x2f4>)
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001712:	4b22      	ldr	r3, [pc, #136]	; (800179c <HAL_GPIO_Init+0x2f4>)
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	43da      	mvns	r2, r3
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	4013      	ands	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685a      	ldr	r2, [r3, #4]
 8001726:	2380      	movs	r3, #128	; 0x80
 8001728:	035b      	lsls	r3, r3, #13
 800172a:	4013      	ands	r3, r2
 800172c:	d003      	beq.n	8001736 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4313      	orrs	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001736:	4b19      	ldr	r3, [pc, #100]	; (800179c <HAL_GPIO_Init+0x2f4>)
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800173c:	4b17      	ldr	r3, [pc, #92]	; (800179c <HAL_GPIO_Init+0x2f4>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	43da      	mvns	r2, r3
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	4013      	ands	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	2380      	movs	r3, #128	; 0x80
 8001752:	039b      	lsls	r3, r3, #14
 8001754:	4013      	ands	r3, r2
 8001756:	d003      	beq.n	8001760 <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	4313      	orrs	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001760:	4b0e      	ldr	r3, [pc, #56]	; (800179c <HAL_GPIO_Init+0x2f4>)
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	3301      	adds	r3, #1
 800176a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	40da      	lsrs	r2, r3
 8001774:	1e13      	subs	r3, r2, #0
 8001776:	d000      	beq.n	800177a <HAL_GPIO_Init+0x2d2>
 8001778:	e6a2      	b.n	80014c0 <HAL_GPIO_Init+0x18>
  } 
}
 800177a:	46c0      	nop			; (mov r8, r8)
 800177c:	46bd      	mov	sp, r7
 800177e:	b006      	add	sp, #24
 8001780:	bd80      	pop	{r7, pc}
 8001782:	46c0      	nop			; (mov r8, r8)
 8001784:	40021000 	.word	0x40021000
 8001788:	40010000 	.word	0x40010000
 800178c:	48000400 	.word	0x48000400
 8001790:	48000800 	.word	0x48000800
 8001794:	48000c00 	.word	0x48000c00
 8001798:	48001000 	.word	0x48001000
 800179c:	40010400 	.word	0x40010400

080017a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	0008      	movs	r0, r1
 80017aa:	0011      	movs	r1, r2
 80017ac:	1cbb      	adds	r3, r7, #2
 80017ae:	1c02      	adds	r2, r0, #0
 80017b0:	801a      	strh	r2, [r3, #0]
 80017b2:	1c7b      	adds	r3, r7, #1
 80017b4:	1c0a      	adds	r2, r1, #0
 80017b6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017b8:	1c7b      	adds	r3, r7, #1
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d004      	beq.n	80017ca <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017c0:	1cbb      	adds	r3, r7, #2
 80017c2:	881a      	ldrh	r2, [r3, #0]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017c8:	e003      	b.n	80017d2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017ca:	1cbb      	adds	r3, r7, #2
 80017cc:	881a      	ldrh	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017d2:	46c0      	nop			; (mov r8, r8)
 80017d4:	46bd      	mov	sp, r7
 80017d6:	b002      	add	sp, #8
 80017d8:	bd80      	pop	{r7, pc}
	...

080017dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80017e4:	2300      	movs	r3, #0
 80017e6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2201      	movs	r2, #1
 80017ee:	4013      	ands	r3, r2
 80017f0:	d100      	bne.n	80017f4 <HAL_RCC_OscConfig+0x18>
 80017f2:	e08d      	b.n	8001910 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80017f4:	4bc5      	ldr	r3, [pc, #788]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	220c      	movs	r2, #12
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b04      	cmp	r3, #4
 80017fe:	d00e      	beq.n	800181e <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001800:	4bc2      	ldr	r3, [pc, #776]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	220c      	movs	r2, #12
 8001806:	4013      	ands	r3, r2
 8001808:	2b08      	cmp	r3, #8
 800180a:	d116      	bne.n	800183a <HAL_RCC_OscConfig+0x5e>
 800180c:	4bbf      	ldr	r3, [pc, #764]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800180e:	685a      	ldr	r2, [r3, #4]
 8001810:	23c0      	movs	r3, #192	; 0xc0
 8001812:	025b      	lsls	r3, r3, #9
 8001814:	401a      	ands	r2, r3
 8001816:	2380      	movs	r3, #128	; 0x80
 8001818:	025b      	lsls	r3, r3, #9
 800181a:	429a      	cmp	r2, r3
 800181c:	d10d      	bne.n	800183a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800181e:	4bbb      	ldr	r3, [pc, #748]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	2380      	movs	r3, #128	; 0x80
 8001824:	029b      	lsls	r3, r3, #10
 8001826:	4013      	ands	r3, r2
 8001828:	d100      	bne.n	800182c <HAL_RCC_OscConfig+0x50>
 800182a:	e070      	b.n	800190e <HAL_RCC_OscConfig+0x132>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d000      	beq.n	8001836 <HAL_RCC_OscConfig+0x5a>
 8001834:	e06b      	b.n	800190e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e329      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d107      	bne.n	8001852 <HAL_RCC_OscConfig+0x76>
 8001842:	4bb2      	ldr	r3, [pc, #712]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	4bb1      	ldr	r3, [pc, #708]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001848:	2180      	movs	r1, #128	; 0x80
 800184a:	0249      	lsls	r1, r1, #9
 800184c:	430a      	orrs	r2, r1
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	e02f      	b.n	80018b2 <HAL_RCC_OscConfig+0xd6>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d10c      	bne.n	8001874 <HAL_RCC_OscConfig+0x98>
 800185a:	4bac      	ldr	r3, [pc, #688]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	4bab      	ldr	r3, [pc, #684]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001860:	49ab      	ldr	r1, [pc, #684]	; (8001b10 <HAL_RCC_OscConfig+0x334>)
 8001862:	400a      	ands	r2, r1
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	4ba9      	ldr	r3, [pc, #676]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4ba8      	ldr	r3, [pc, #672]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800186c:	49a9      	ldr	r1, [pc, #676]	; (8001b14 <HAL_RCC_OscConfig+0x338>)
 800186e:	400a      	ands	r2, r1
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	e01e      	b.n	80018b2 <HAL_RCC_OscConfig+0xd6>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2b05      	cmp	r3, #5
 800187a:	d10e      	bne.n	800189a <HAL_RCC_OscConfig+0xbe>
 800187c:	4ba3      	ldr	r3, [pc, #652]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	4ba2      	ldr	r3, [pc, #648]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001882:	2180      	movs	r1, #128	; 0x80
 8001884:	02c9      	lsls	r1, r1, #11
 8001886:	430a      	orrs	r2, r1
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	4ba0      	ldr	r3, [pc, #640]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	4b9f      	ldr	r3, [pc, #636]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001890:	2180      	movs	r1, #128	; 0x80
 8001892:	0249      	lsls	r1, r1, #9
 8001894:	430a      	orrs	r2, r1
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	e00b      	b.n	80018b2 <HAL_RCC_OscConfig+0xd6>
 800189a:	4b9c      	ldr	r3, [pc, #624]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	4b9b      	ldr	r3, [pc, #620]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80018a0:	499b      	ldr	r1, [pc, #620]	; (8001b10 <HAL_RCC_OscConfig+0x334>)
 80018a2:	400a      	ands	r2, r1
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	4b99      	ldr	r3, [pc, #612]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	4b98      	ldr	r3, [pc, #608]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80018ac:	4999      	ldr	r1, [pc, #612]	; (8001b14 <HAL_RCC_OscConfig+0x338>)
 80018ae:	400a      	ands	r2, r1
 80018b0:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d014      	beq.n	80018e4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ba:	f7ff fd19 	bl	80012f0 <HAL_GetTick>
 80018be:	0003      	movs	r3, r0
 80018c0:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018c4:	f7ff fd14 	bl	80012f0 <HAL_GetTick>
 80018c8:	0002      	movs	r2, r0
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b64      	cmp	r3, #100	; 0x64
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e2db      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018d6:	4b8d      	ldr	r3, [pc, #564]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	2380      	movs	r3, #128	; 0x80
 80018dc:	029b      	lsls	r3, r3, #10
 80018de:	4013      	ands	r3, r2
 80018e0:	d0f0      	beq.n	80018c4 <HAL_RCC_OscConfig+0xe8>
 80018e2:	e015      	b.n	8001910 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e4:	f7ff fd04 	bl	80012f0 <HAL_GetTick>
 80018e8:	0003      	movs	r3, r0
 80018ea:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ec:	e008      	b.n	8001900 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018ee:	f7ff fcff 	bl	80012f0 <HAL_GetTick>
 80018f2:	0002      	movs	r2, r0
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	2b64      	cmp	r3, #100	; 0x64
 80018fa:	d901      	bls.n	8001900 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e2c6      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001900:	4b82      	ldr	r3, [pc, #520]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	029b      	lsls	r3, r3, #10
 8001908:	4013      	ands	r3, r2
 800190a:	d1f0      	bne.n	80018ee <HAL_RCC_OscConfig+0x112>
 800190c:	e000      	b.n	8001910 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2202      	movs	r2, #2
 8001916:	4013      	ands	r3, r2
 8001918:	d100      	bne.n	800191c <HAL_RCC_OscConfig+0x140>
 800191a:	e06c      	b.n	80019f6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800191c:	4b7b      	ldr	r3, [pc, #492]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	220c      	movs	r2, #12
 8001922:	4013      	ands	r3, r2
 8001924:	d00e      	beq.n	8001944 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001926:	4b79      	ldr	r3, [pc, #484]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	220c      	movs	r2, #12
 800192c:	4013      	ands	r3, r2
 800192e:	2b08      	cmp	r3, #8
 8001930:	d11f      	bne.n	8001972 <HAL_RCC_OscConfig+0x196>
 8001932:	4b76      	ldr	r3, [pc, #472]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001934:	685a      	ldr	r2, [r3, #4]
 8001936:	23c0      	movs	r3, #192	; 0xc0
 8001938:	025b      	lsls	r3, r3, #9
 800193a:	401a      	ands	r2, r3
 800193c:	2380      	movs	r3, #128	; 0x80
 800193e:	021b      	lsls	r3, r3, #8
 8001940:	429a      	cmp	r2, r3
 8001942:	d116      	bne.n	8001972 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001944:	4b71      	ldr	r3, [pc, #452]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2202      	movs	r2, #2
 800194a:	4013      	ands	r3, r2
 800194c:	d005      	beq.n	800195a <HAL_RCC_OscConfig+0x17e>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d001      	beq.n	800195a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e299      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800195a:	4b6c      	ldr	r3, [pc, #432]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	22f8      	movs	r2, #248	; 0xf8
 8001960:	4393      	bics	r3, r2
 8001962:	0019      	movs	r1, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	691b      	ldr	r3, [r3, #16]
 8001968:	00da      	lsls	r2, r3, #3
 800196a:	4b68      	ldr	r3, [pc, #416]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800196c:	430a      	orrs	r2, r1
 800196e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001970:	e041      	b.n	80019f6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d024      	beq.n	80019c4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800197a:	4b64      	ldr	r3, [pc, #400]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	4b63      	ldr	r3, [pc, #396]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001980:	2101      	movs	r1, #1
 8001982:	430a      	orrs	r2, r1
 8001984:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001986:	f7ff fcb3 	bl	80012f0 <HAL_GetTick>
 800198a:	0003      	movs	r3, r0
 800198c:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001990:	f7ff fcae 	bl	80012f0 <HAL_GetTick>
 8001994:	0002      	movs	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e275      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a2:	4b5a      	ldr	r3, [pc, #360]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2202      	movs	r2, #2
 80019a8:	4013      	ands	r3, r2
 80019aa:	d0f1      	beq.n	8001990 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ac:	4b57      	ldr	r3, [pc, #348]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	22f8      	movs	r2, #248	; 0xf8
 80019b2:	4393      	bics	r3, r2
 80019b4:	0019      	movs	r1, r3
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	691b      	ldr	r3, [r3, #16]
 80019ba:	00da      	lsls	r2, r3, #3
 80019bc:	4b53      	ldr	r3, [pc, #332]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019be:	430a      	orrs	r2, r1
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	e018      	b.n	80019f6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019c4:	4b51      	ldr	r3, [pc, #324]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4b50      	ldr	r3, [pc, #320]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019ca:	2101      	movs	r1, #1
 80019cc:	438a      	bics	r2, r1
 80019ce:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff fc8e 	bl	80012f0 <HAL_GetTick>
 80019d4:	0003      	movs	r3, r0
 80019d6:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d8:	e008      	b.n	80019ec <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019da:	f7ff fc89 	bl	80012f0 <HAL_GetTick>
 80019de:	0002      	movs	r2, r0
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d901      	bls.n	80019ec <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e250      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ec:	4b47      	ldr	r3, [pc, #284]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2202      	movs	r2, #2
 80019f2:	4013      	ands	r3, r2
 80019f4:	d1f1      	bne.n	80019da <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2208      	movs	r2, #8
 80019fc:	4013      	ands	r3, r2
 80019fe:	d036      	beq.n	8001a6e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	69db      	ldr	r3, [r3, #28]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d019      	beq.n	8001a3c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a08:	4b40      	ldr	r3, [pc, #256]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a0c:	4b3f      	ldr	r3, [pc, #252]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a0e:	2101      	movs	r1, #1
 8001a10:	430a      	orrs	r2, r1
 8001a12:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a14:	f7ff fc6c 	bl	80012f0 <HAL_GetTick>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a1e:	f7ff fc67 	bl	80012f0 <HAL_GetTick>
 8001a22:	0002      	movs	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e22e      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a30:	4b36      	ldr	r3, [pc, #216]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a34:	2202      	movs	r2, #2
 8001a36:	4013      	ands	r3, r2
 8001a38:	d0f1      	beq.n	8001a1e <HAL_RCC_OscConfig+0x242>
 8001a3a:	e018      	b.n	8001a6e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a3c:	4b33      	ldr	r3, [pc, #204]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a40:	4b32      	ldr	r3, [pc, #200]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a42:	2101      	movs	r1, #1
 8001a44:	438a      	bics	r2, r1
 8001a46:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a48:	f7ff fc52 	bl	80012f0 <HAL_GetTick>
 8001a4c:	0003      	movs	r3, r0
 8001a4e:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a50:	e008      	b.n	8001a64 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a52:	f7ff fc4d 	bl	80012f0 <HAL_GetTick>
 8001a56:	0002      	movs	r2, r0
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	d901      	bls.n	8001a64 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001a60:	2303      	movs	r3, #3
 8001a62:	e214      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a64:	4b29      	ldr	r3, [pc, #164]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a68:	2202      	movs	r2, #2
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d1f1      	bne.n	8001a52 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2204      	movs	r2, #4
 8001a74:	4013      	ands	r3, r2
 8001a76:	d100      	bne.n	8001a7a <HAL_RCC_OscConfig+0x29e>
 8001a78:	e0b6      	b.n	8001be8 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a7a:	2317      	movs	r3, #23
 8001a7c:	18fb      	adds	r3, r7, r3
 8001a7e:	2200      	movs	r2, #0
 8001a80:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a82:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a84:	69da      	ldr	r2, [r3, #28]
 8001a86:	2380      	movs	r3, #128	; 0x80
 8001a88:	055b      	lsls	r3, r3, #21
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d111      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a8e:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a90:	69da      	ldr	r2, [r3, #28]
 8001a92:	4b1e      	ldr	r3, [pc, #120]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a94:	2180      	movs	r1, #128	; 0x80
 8001a96:	0549      	lsls	r1, r1, #21
 8001a98:	430a      	orrs	r2, r1
 8001a9a:	61da      	str	r2, [r3, #28]
 8001a9c:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a9e:	69da      	ldr	r2, [r3, #28]
 8001aa0:	2380      	movs	r3, #128	; 0x80
 8001aa2:	055b      	lsls	r3, r3, #21
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001aaa:	2317      	movs	r3, #23
 8001aac:	18fb      	adds	r3, r7, r3
 8001aae:	2201      	movs	r2, #1
 8001ab0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab2:	4b19      	ldr	r3, [pc, #100]	; (8001b18 <HAL_RCC_OscConfig+0x33c>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	2380      	movs	r3, #128	; 0x80
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	4013      	ands	r3, r2
 8001abc:	d11a      	bne.n	8001af4 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001abe:	4b16      	ldr	r3, [pc, #88]	; (8001b18 <HAL_RCC_OscConfig+0x33c>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	4b15      	ldr	r3, [pc, #84]	; (8001b18 <HAL_RCC_OscConfig+0x33c>)
 8001ac4:	2180      	movs	r1, #128	; 0x80
 8001ac6:	0049      	lsls	r1, r1, #1
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001acc:	f7ff fc10 	bl	80012f0 <HAL_GetTick>
 8001ad0:	0003      	movs	r3, r0
 8001ad2:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad4:	e008      	b.n	8001ae8 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad6:	f7ff fc0b 	bl	80012f0 <HAL_GetTick>
 8001ada:	0002      	movs	r2, r0
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b64      	cmp	r3, #100	; 0x64
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e1d2      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae8:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <HAL_RCC_OscConfig+0x33c>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	2380      	movs	r3, #128	; 0x80
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	4013      	ands	r3, r2
 8001af2:	d0f0      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d10f      	bne.n	8001b1c <HAL_RCC_OscConfig+0x340>
 8001afc:	4b03      	ldr	r3, [pc, #12]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001afe:	6a1a      	ldr	r2, [r3, #32]
 8001b00:	4b02      	ldr	r3, [pc, #8]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001b02:	2101      	movs	r1, #1
 8001b04:	430a      	orrs	r2, r1
 8001b06:	621a      	str	r2, [r3, #32]
 8001b08:	e036      	b.n	8001b78 <HAL_RCC_OscConfig+0x39c>
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	fffeffff 	.word	0xfffeffff
 8001b14:	fffbffff 	.word	0xfffbffff
 8001b18:	40007000 	.word	0x40007000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d10c      	bne.n	8001b3e <HAL_RCC_OscConfig+0x362>
 8001b24:	4bca      	ldr	r3, [pc, #808]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b26:	6a1a      	ldr	r2, [r3, #32]
 8001b28:	4bc9      	ldr	r3, [pc, #804]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	438a      	bics	r2, r1
 8001b2e:	621a      	str	r2, [r3, #32]
 8001b30:	4bc7      	ldr	r3, [pc, #796]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b32:	6a1a      	ldr	r2, [r3, #32]
 8001b34:	4bc6      	ldr	r3, [pc, #792]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b36:	2104      	movs	r1, #4
 8001b38:	438a      	bics	r2, r1
 8001b3a:	621a      	str	r2, [r3, #32]
 8001b3c:	e01c      	b.n	8001b78 <HAL_RCC_OscConfig+0x39c>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	2b05      	cmp	r3, #5
 8001b44:	d10c      	bne.n	8001b60 <HAL_RCC_OscConfig+0x384>
 8001b46:	4bc2      	ldr	r3, [pc, #776]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b48:	6a1a      	ldr	r2, [r3, #32]
 8001b4a:	4bc1      	ldr	r3, [pc, #772]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b4c:	2104      	movs	r1, #4
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	621a      	str	r2, [r3, #32]
 8001b52:	4bbf      	ldr	r3, [pc, #764]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b54:	6a1a      	ldr	r2, [r3, #32]
 8001b56:	4bbe      	ldr	r3, [pc, #760]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b58:	2101      	movs	r1, #1
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	621a      	str	r2, [r3, #32]
 8001b5e:	e00b      	b.n	8001b78 <HAL_RCC_OscConfig+0x39c>
 8001b60:	4bbb      	ldr	r3, [pc, #748]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b62:	6a1a      	ldr	r2, [r3, #32]
 8001b64:	4bba      	ldr	r3, [pc, #744]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b66:	2101      	movs	r1, #1
 8001b68:	438a      	bics	r2, r1
 8001b6a:	621a      	str	r2, [r3, #32]
 8001b6c:	4bb8      	ldr	r3, [pc, #736]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b6e:	6a1a      	ldr	r2, [r3, #32]
 8001b70:	4bb7      	ldr	r3, [pc, #732]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001b72:	2104      	movs	r1, #4
 8001b74:	438a      	bics	r2, r1
 8001b76:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d014      	beq.n	8001baa <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b80:	f7ff fbb6 	bl	80012f0 <HAL_GetTick>
 8001b84:	0003      	movs	r3, r0
 8001b86:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b88:	e009      	b.n	8001b9e <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b8a:	f7ff fbb1 	bl	80012f0 <HAL_GetTick>
 8001b8e:	0002      	movs	r2, r0
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	4aaf      	ldr	r2, [pc, #700]	; (8001e54 <HAL_RCC_OscConfig+0x678>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e177      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b9e:	4bac      	ldr	r3, [pc, #688]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d0f0      	beq.n	8001b8a <HAL_RCC_OscConfig+0x3ae>
 8001ba8:	e013      	b.n	8001bd2 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001baa:	f7ff fba1 	bl	80012f0 <HAL_GetTick>
 8001bae:	0003      	movs	r3, r0
 8001bb0:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bb2:	e009      	b.n	8001bc8 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bb4:	f7ff fb9c 	bl	80012f0 <HAL_GetTick>
 8001bb8:	0002      	movs	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	4aa5      	ldr	r2, [pc, #660]	; (8001e54 <HAL_RCC_OscConfig+0x678>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d901      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e162      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bc8:	4ba1      	ldr	r3, [pc, #644]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001bca:	6a1b      	ldr	r3, [r3, #32]
 8001bcc:	2202      	movs	r2, #2
 8001bce:	4013      	ands	r3, r2
 8001bd0:	d1f0      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001bd2:	2317      	movs	r3, #23
 8001bd4:	18fb      	adds	r3, r7, r3
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d105      	bne.n	8001be8 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bdc:	4b9c      	ldr	r3, [pc, #624]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001bde:	69da      	ldr	r2, [r3, #28]
 8001be0:	4b9b      	ldr	r3, [pc, #620]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001be2:	499d      	ldr	r1, [pc, #628]	; (8001e58 <HAL_RCC_OscConfig+0x67c>)
 8001be4:	400a      	ands	r2, r1
 8001be6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2210      	movs	r2, #16
 8001bee:	4013      	ands	r3, r2
 8001bf0:	d063      	beq.n	8001cba <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d12a      	bne.n	8001c50 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001bfa:	4b95      	ldr	r3, [pc, #596]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001bfc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bfe:	4b94      	ldr	r3, [pc, #592]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c00:	2104      	movs	r1, #4
 8001c02:	430a      	orrs	r2, r1
 8001c04:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001c06:	4b92      	ldr	r3, [pc, #584]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c0a:	4b91      	ldr	r3, [pc, #580]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c12:	f7ff fb6d 	bl	80012f0 <HAL_GetTick>
 8001c16:	0003      	movs	r3, r0
 8001c18:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c1c:	f7ff fb68 	bl	80012f0 <HAL_GetTick>
 8001c20:	0002      	movs	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e12f      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c2e:	4b88      	ldr	r3, [pc, #544]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c32:	2202      	movs	r2, #2
 8001c34:	4013      	ands	r3, r2
 8001c36:	d0f1      	beq.n	8001c1c <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c38:	4b85      	ldr	r3, [pc, #532]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c3c:	22f8      	movs	r2, #248	; 0xf8
 8001c3e:	4393      	bics	r3, r2
 8001c40:	0019      	movs	r1, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	00da      	lsls	r2, r3, #3
 8001c48:	4b81      	ldr	r3, [pc, #516]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	635a      	str	r2, [r3, #52]	; 0x34
 8001c4e:	e034      	b.n	8001cba <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	695b      	ldr	r3, [r3, #20]
 8001c54:	3305      	adds	r3, #5
 8001c56:	d111      	bne.n	8001c7c <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001c58:	4b7d      	ldr	r3, [pc, #500]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c5c:	4b7c      	ldr	r3, [pc, #496]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c5e:	2104      	movs	r1, #4
 8001c60:	438a      	bics	r2, r1
 8001c62:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c64:	4b7a      	ldr	r3, [pc, #488]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c68:	22f8      	movs	r2, #248	; 0xf8
 8001c6a:	4393      	bics	r3, r2
 8001c6c:	0019      	movs	r1, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	00da      	lsls	r2, r3, #3
 8001c74:	4b76      	ldr	r3, [pc, #472]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c76:	430a      	orrs	r2, r1
 8001c78:	635a      	str	r2, [r3, #52]	; 0x34
 8001c7a:	e01e      	b.n	8001cba <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c7c:	4b74      	ldr	r3, [pc, #464]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c80:	4b73      	ldr	r3, [pc, #460]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c82:	2104      	movs	r1, #4
 8001c84:	430a      	orrs	r2, r1
 8001c86:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001c88:	4b71      	ldr	r3, [pc, #452]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c8c:	4b70      	ldr	r3, [pc, #448]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001c8e:	2101      	movs	r1, #1
 8001c90:	438a      	bics	r2, r1
 8001c92:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c94:	f7ff fb2c 	bl	80012f0 <HAL_GetTick>
 8001c98:	0003      	movs	r3, r0
 8001c9a:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c9e:	f7ff fb27 	bl	80012f0 <HAL_GetTick>
 8001ca2:	0002      	movs	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e0ee      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001cb0:	4b67      	ldr	r3, [pc, #412]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d1f1      	bne.n	8001c9e <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2220      	movs	r2, #32
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d05c      	beq.n	8001d7e <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001cc4:	4b62      	ldr	r3, [pc, #392]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	220c      	movs	r2, #12
 8001cca:	4013      	ands	r3, r2
 8001ccc:	2b0c      	cmp	r3, #12
 8001cce:	d00e      	beq.n	8001cee <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001cd0:	4b5f      	ldr	r3, [pc, #380]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	220c      	movs	r2, #12
 8001cd6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d114      	bne.n	8001d06 <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001cdc:	4b5c      	ldr	r3, [pc, #368]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001cde:	685a      	ldr	r2, [r3, #4]
 8001ce0:	23c0      	movs	r3, #192	; 0xc0
 8001ce2:	025b      	lsls	r3, r3, #9
 8001ce4:	401a      	ands	r2, r3
 8001ce6:	23c0      	movs	r3, #192	; 0xc0
 8001ce8:	025b      	lsls	r3, r3, #9
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d10b      	bne.n	8001d06 <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001cee:	4b58      	ldr	r3, [pc, #352]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001cf0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cf2:	2380      	movs	r3, #128	; 0x80
 8001cf4:	025b      	lsls	r3, r3, #9
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d040      	beq.n	8001d7c <HAL_RCC_OscConfig+0x5a0>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6a1b      	ldr	r3, [r3, #32]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d03c      	beq.n	8001d7c <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e0c3      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a1b      	ldr	r3, [r3, #32]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d01b      	beq.n	8001d46 <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001d0e:	4b50      	ldr	r3, [pc, #320]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001d10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d12:	4b4f      	ldr	r3, [pc, #316]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001d14:	2180      	movs	r1, #128	; 0x80
 8001d16:	0249      	lsls	r1, r1, #9
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d1c:	f7ff fae8 	bl	80012f0 <HAL_GetTick>
 8001d20:	0003      	movs	r3, r0
 8001d22:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d24:	e008      	b.n	8001d38 <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d26:	f7ff fae3 	bl	80012f0 <HAL_GetTick>
 8001d2a:	0002      	movs	r2, r0
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d901      	bls.n	8001d38 <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e0aa      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d38:	4b45      	ldr	r3, [pc, #276]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001d3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d3c:	2380      	movs	r3, #128	; 0x80
 8001d3e:	025b      	lsls	r3, r3, #9
 8001d40:	4013      	ands	r3, r2
 8001d42:	d0f0      	beq.n	8001d26 <HAL_RCC_OscConfig+0x54a>
 8001d44:	e01b      	b.n	8001d7e <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001d46:	4b42      	ldr	r3, [pc, #264]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001d48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d4a:	4b41      	ldr	r3, [pc, #260]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001d4c:	4943      	ldr	r1, [pc, #268]	; (8001e5c <HAL_RCC_OscConfig+0x680>)
 8001d4e:	400a      	ands	r2, r1
 8001d50:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d52:	f7ff facd 	bl	80012f0 <HAL_GetTick>
 8001d56:	0003      	movs	r3, r0
 8001d58:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d5c:	f7ff fac8 	bl	80012f0 <HAL_GetTick>
 8001d60:	0002      	movs	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e08f      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001d6e:	4b38      	ldr	r3, [pc, #224]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001d70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	025b      	lsls	r3, r3, #9
 8001d76:	4013      	ands	r3, r2
 8001d78:	d1f0      	bne.n	8001d5c <HAL_RCC_OscConfig+0x580>
 8001d7a:	e000      	b.n	8001d7e <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001d7c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d100      	bne.n	8001d88 <HAL_RCC_OscConfig+0x5ac>
 8001d86:	e081      	b.n	8001e8c <HAL_RCC_OscConfig+0x6b0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d88:	4b31      	ldr	r3, [pc, #196]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	220c      	movs	r2, #12
 8001d8e:	4013      	ands	r3, r2
 8001d90:	2b08      	cmp	r3, #8
 8001d92:	d100      	bne.n	8001d96 <HAL_RCC_OscConfig+0x5ba>
 8001d94:	e078      	b.n	8001e88 <HAL_RCC_OscConfig+0x6ac>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d14c      	bne.n	8001e38 <HAL_RCC_OscConfig+0x65c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d9e:	4b2c      	ldr	r3, [pc, #176]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	4b2b      	ldr	r3, [pc, #172]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001da4:	492e      	ldr	r1, [pc, #184]	; (8001e60 <HAL_RCC_OscConfig+0x684>)
 8001da6:	400a      	ands	r2, r1
 8001da8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001daa:	f7ff faa1 	bl	80012f0 <HAL_GetTick>
 8001dae:	0003      	movs	r3, r0
 8001db0:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001db2:	e008      	b.n	8001dc6 <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001db4:	f7ff fa9c 	bl	80012f0 <HAL_GetTick>
 8001db8:	0002      	movs	r2, r0
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e063      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dc6:	4b22      	ldr	r3, [pc, #136]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	2380      	movs	r3, #128	; 0x80
 8001dcc:	049b      	lsls	r3, r3, #18
 8001dce:	4013      	ands	r3, r2
 8001dd0:	d1f0      	bne.n	8001db4 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dd2:	4b1f      	ldr	r3, [pc, #124]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd6:	220f      	movs	r2, #15
 8001dd8:	4393      	bics	r3, r2
 8001dda:	0019      	movs	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001de0:	4b1b      	ldr	r3, [pc, #108]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001de2:	430a      	orrs	r2, r1
 8001de4:	62da      	str	r2, [r3, #44]	; 0x2c
 8001de6:	4b1a      	ldr	r3, [pc, #104]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	4a1e      	ldr	r2, [pc, #120]	; (8001e64 <HAL_RCC_OscConfig+0x688>)
 8001dec:	4013      	ands	r3, r2
 8001dee:	0019      	movs	r1, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e00:	4b13      	ldr	r3, [pc, #76]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	4b12      	ldr	r3, [pc, #72]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001e06:	2180      	movs	r1, #128	; 0x80
 8001e08:	0449      	lsls	r1, r1, #17
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0e:	f7ff fa6f 	bl	80012f0 <HAL_GetTick>
 8001e12:	0003      	movs	r3, r0
 8001e14:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e16:	e008      	b.n	8001e2a <HAL_RCC_OscConfig+0x64e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e18:	f7ff fa6a 	bl	80012f0 <HAL_GetTick>
 8001e1c:	0002      	movs	r2, r0
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x64e>
          {
            return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e031      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e2a:	4b09      	ldr	r3, [pc, #36]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	2380      	movs	r3, #128	; 0x80
 8001e30:	049b      	lsls	r3, r3, #18
 8001e32:	4013      	ands	r3, r2
 8001e34:	d0f0      	beq.n	8001e18 <HAL_RCC_OscConfig+0x63c>
 8001e36:	e029      	b.n	8001e8c <HAL_RCC_OscConfig+0x6b0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e38:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	4b04      	ldr	r3, [pc, #16]	; (8001e50 <HAL_RCC_OscConfig+0x674>)
 8001e3e:	4908      	ldr	r1, [pc, #32]	; (8001e60 <HAL_RCC_OscConfig+0x684>)
 8001e40:	400a      	ands	r2, r1
 8001e42:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e44:	f7ff fa54 	bl	80012f0 <HAL_GetTick>
 8001e48:	0003      	movs	r3, r0
 8001e4a:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e4c:	e015      	b.n	8001e7a <HAL_RCC_OscConfig+0x69e>
 8001e4e:	46c0      	nop			; (mov r8, r8)
 8001e50:	40021000 	.word	0x40021000
 8001e54:	00001388 	.word	0x00001388
 8001e58:	efffffff 	.word	0xefffffff
 8001e5c:	fffeffff 	.word	0xfffeffff
 8001e60:	feffffff 	.word	0xfeffffff
 8001e64:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e68:	f7ff fa42 	bl	80012f0 <HAL_GetTick>
 8001e6c:	0002      	movs	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x69e>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e009      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e7a:	4b07      	ldr	r3, [pc, #28]	; (8001e98 <HAL_RCC_OscConfig+0x6bc>)
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	2380      	movs	r3, #128	; 0x80
 8001e80:	049b      	lsls	r3, r3, #18
 8001e82:	4013      	ands	r3, r2
 8001e84:	d1f0      	bne.n	8001e68 <HAL_RCC_OscConfig+0x68c>
 8001e86:	e001      	b.n	8001e8c <HAL_RCC_OscConfig+0x6b0>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e000      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
    }
  }
  
  return HAL_OK;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	0018      	movs	r0, r3
 8001e90:	46bd      	mov	sp, r7
 8001e92:	b006      	add	sp, #24
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	46c0      	nop			; (mov r8, r8)
 8001e98:	40021000 	.word	0x40021000

08001e9c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001eaa:	4b7b      	ldr	r3, [pc, #492]	; (8002098 <HAL_RCC_ClockConfig+0x1fc>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d911      	bls.n	8001edc <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb8:	4b77      	ldr	r3, [pc, #476]	; (8002098 <HAL_RCC_ClockConfig+0x1fc>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	4393      	bics	r3, r2
 8001ec0:	0019      	movs	r1, r3
 8001ec2:	4b75      	ldr	r3, [pc, #468]	; (8002098 <HAL_RCC_ClockConfig+0x1fc>)
 8001ec4:	683a      	ldr	r2, [r7, #0]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eca:	4b73      	ldr	r3, [pc, #460]	; (8002098 <HAL_RCC_ClockConfig+0x1fc>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	683a      	ldr	r2, [r7, #0]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d001      	beq.n	8001edc <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e0d8      	b.n	800208e <HAL_RCC_ClockConfig+0x1f2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2202      	movs	r2, #2
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d009      	beq.n	8001efa <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ee6:	4b6d      	ldr	r3, [pc, #436]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	22f0      	movs	r2, #240	; 0xf0
 8001eec:	4393      	bics	r3, r2
 8001eee:	0019      	movs	r1, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689a      	ldr	r2, [r3, #8]
 8001ef4:	4b69      	ldr	r3, [pc, #420]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2201      	movs	r2, #1
 8001f00:	4013      	ands	r3, r2
 8001f02:	d100      	bne.n	8001f06 <HAL_RCC_ClockConfig+0x6a>
 8001f04:	e089      	b.n	800201a <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d107      	bne.n	8001f1e <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f0e:	4b63      	ldr	r3, [pc, #396]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	2380      	movs	r3, #128	; 0x80
 8001f14:	029b      	lsls	r3, r3, #10
 8001f16:	4013      	ands	r3, r2
 8001f18:	d120      	bne.n	8001f5c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e0b7      	b.n	800208e <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d107      	bne.n	8001f36 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f26:	4b5d      	ldr	r3, [pc, #372]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	2380      	movs	r3, #128	; 0x80
 8001f2c:	049b      	lsls	r3, r3, #18
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d114      	bne.n	8001f5c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e0ab      	b.n	800208e <HAL_RCC_ClockConfig+0x1f2>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b03      	cmp	r3, #3
 8001f3c:	d107      	bne.n	8001f4e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001f3e:	4b57      	ldr	r3, [pc, #348]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001f40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f42:	2380      	movs	r3, #128	; 0x80
 8001f44:	025b      	lsls	r3, r3, #9
 8001f46:	4013      	ands	r3, r2
 8001f48:	d108      	bne.n	8001f5c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e09f      	b.n	800208e <HAL_RCC_ClockConfig+0x1f2>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f4e:	4b53      	ldr	r3, [pc, #332]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2202      	movs	r2, #2
 8001f54:	4013      	ands	r3, r2
 8001f56:	d101      	bne.n	8001f5c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e098      	b.n	800208e <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f5c:	4b4f      	ldr	r3, [pc, #316]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2203      	movs	r2, #3
 8001f62:	4393      	bics	r3, r2
 8001f64:	0019      	movs	r1, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	4b4c      	ldr	r3, [pc, #304]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f70:	f7ff f9be 	bl	80012f0 <HAL_GetTick>
 8001f74:	0003      	movs	r3, r0
 8001f76:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d111      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f80:	e009      	b.n	8001f96 <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f82:	f7ff f9b5 	bl	80012f0 <HAL_GetTick>
 8001f86:	0002      	movs	r2, r0
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	4a44      	ldr	r2, [pc, #272]	; (80020a0 <HAL_RCC_ClockConfig+0x204>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e07b      	b.n	800208e <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f96:	4b41      	ldr	r3, [pc, #260]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	220c      	movs	r2, #12
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	2b04      	cmp	r3, #4
 8001fa0:	d1ef      	bne.n	8001f82 <HAL_RCC_ClockConfig+0xe6>
 8001fa2:	e03a      	b.n	800201a <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d111      	bne.n	8001fd0 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fac:	e009      	b.n	8001fc2 <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fae:	f7ff f99f 	bl	80012f0 <HAL_GetTick>
 8001fb2:	0002      	movs	r2, r0
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	4a39      	ldr	r2, [pc, #228]	; (80020a0 <HAL_RCC_ClockConfig+0x204>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e065      	b.n	800208e <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fc2:	4b36      	ldr	r3, [pc, #216]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	220c      	movs	r2, #12
 8001fc8:	4013      	ands	r3, r2
 8001fca:	2b08      	cmp	r3, #8
 8001fcc:	d1ef      	bne.n	8001fae <HAL_RCC_ClockConfig+0x112>
 8001fce:	e024      	b.n	800201a <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	2b03      	cmp	r3, #3
 8001fd6:	d11b      	bne.n	8002010 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8001fd8:	e009      	b.n	8001fee <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fda:	f7ff f989 	bl	80012f0 <HAL_GetTick>
 8001fde:	0002      	movs	r2, r0
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	4a2e      	ldr	r2, [pc, #184]	; (80020a0 <HAL_RCC_ClockConfig+0x204>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e04f      	b.n	800208e <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8001fee:	4b2b      	ldr	r3, [pc, #172]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	220c      	movs	r2, #12
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b0c      	cmp	r3, #12
 8001ff8:	d1ef      	bne.n	8001fda <HAL_RCC_ClockConfig+0x13e>
 8001ffa:	e00e      	b.n	800201a <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ffc:	f7ff f978 	bl	80012f0 <HAL_GetTick>
 8002000:	0002      	movs	r2, r0
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	4a26      	ldr	r2, [pc, #152]	; (80020a0 <HAL_RCC_ClockConfig+0x204>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d901      	bls.n	8002010 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e03e      	b.n	800208e <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002010:	4b22      	ldr	r3, [pc, #136]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	220c      	movs	r2, #12
 8002016:	4013      	ands	r3, r2
 8002018:	d1f0      	bne.n	8001ffc <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800201a:	4b1f      	ldr	r3, [pc, #124]	; (8002098 <HAL_RCC_ClockConfig+0x1fc>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2201      	movs	r2, #1
 8002020:	4013      	ands	r3, r2
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	429a      	cmp	r2, r3
 8002026:	d211      	bcs.n	800204c <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002028:	4b1b      	ldr	r3, [pc, #108]	; (8002098 <HAL_RCC_ClockConfig+0x1fc>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2201      	movs	r2, #1
 800202e:	4393      	bics	r3, r2
 8002030:	0019      	movs	r1, r3
 8002032:	4b19      	ldr	r3, [pc, #100]	; (8002098 <HAL_RCC_ClockConfig+0x1fc>)
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800203a:	4b17      	ldr	r3, [pc, #92]	; (8002098 <HAL_RCC_ClockConfig+0x1fc>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	2201      	movs	r2, #1
 8002040:	4013      	ands	r3, r2
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	429a      	cmp	r2, r3
 8002046:	d001      	beq.n	800204c <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e020      	b.n	800208e <HAL_RCC_ClockConfig+0x1f2>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2204      	movs	r2, #4
 8002052:	4013      	ands	r3, r2
 8002054:	d009      	beq.n	800206a <HAL_RCC_ClockConfig+0x1ce>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002056:	4b11      	ldr	r3, [pc, #68]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	4a12      	ldr	r2, [pc, #72]	; (80020a4 <HAL_RCC_ClockConfig+0x208>)
 800205c:	4013      	ands	r3, r2
 800205e:	0019      	movs	r1, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	68da      	ldr	r2, [r3, #12]
 8002064:	4b0d      	ldr	r3, [pc, #52]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8002066:	430a      	orrs	r2, r1
 8002068:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800206a:	f000 f821 	bl	80020b0 <HAL_RCC_GetSysClockFreq>
 800206e:	0001      	movs	r1, r0
 8002070:	4b0a      	ldr	r3, [pc, #40]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	091b      	lsrs	r3, r3, #4
 8002076:	220f      	movs	r2, #15
 8002078:	4013      	ands	r3, r2
 800207a:	4a0b      	ldr	r2, [pc, #44]	; (80020a8 <HAL_RCC_ClockConfig+0x20c>)
 800207c:	5cd3      	ldrb	r3, [r2, r3]
 800207e:	000a      	movs	r2, r1
 8002080:	40da      	lsrs	r2, r3
 8002082:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <HAL_RCC_ClockConfig+0x210>)
 8002084:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002086:	2000      	movs	r0, #0
 8002088:	f7ff f90a 	bl	80012a0 <HAL_InitTick>
  
  return HAL_OK;
 800208c:	2300      	movs	r3, #0
}
 800208e:	0018      	movs	r0, r3
 8002090:	46bd      	mov	sp, r7
 8002092:	b004      	add	sp, #16
 8002094:	bd80      	pop	{r7, pc}
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	40022000 	.word	0x40022000
 800209c:	40021000 	.word	0x40021000
 80020a0:	00001388 	.word	0x00001388
 80020a4:	fffff8ff 	.word	0xfffff8ff
 80020a8:	08005fc4 	.word	0x08005fc4
 80020ac:	20000000 	.word	0x20000000

080020b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020b0:	b590      	push	{r4, r7, lr}
 80020b2:	b08f      	sub	sp, #60	; 0x3c
 80020b4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80020b6:	2314      	movs	r3, #20
 80020b8:	18fb      	adds	r3, r7, r3
 80020ba:	4a37      	ldr	r2, [pc, #220]	; (8002198 <HAL_RCC_GetSysClockFreq+0xe8>)
 80020bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80020be:	c313      	stmia	r3!, {r0, r1, r4}
 80020c0:	6812      	ldr	r2, [r2, #0]
 80020c2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80020c4:	1d3b      	adds	r3, r7, #4
 80020c6:	4a35      	ldr	r2, [pc, #212]	; (800219c <HAL_RCC_GetSysClockFreq+0xec>)
 80020c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80020ca:	c313      	stmia	r3!, {r0, r1, r4}
 80020cc:	6812      	ldr	r2, [r2, #0]
 80020ce:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020d0:	2300      	movs	r3, #0
 80020d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020d4:	2300      	movs	r3, #0
 80020d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80020d8:	2300      	movs	r3, #0
 80020da:	637b      	str	r3, [r7, #52]	; 0x34
 80020dc:	2300      	movs	r3, #0
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80020e4:	4b2e      	ldr	r3, [pc, #184]	; (80021a0 <HAL_RCC_GetSysClockFreq+0xf0>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ec:	220c      	movs	r2, #12
 80020ee:	4013      	ands	r3, r2
 80020f0:	2b08      	cmp	r3, #8
 80020f2:	d006      	beq.n	8002102 <HAL_RCC_GetSysClockFreq+0x52>
 80020f4:	2b0c      	cmp	r3, #12
 80020f6:	d043      	beq.n	8002180 <HAL_RCC_GetSysClockFreq+0xd0>
 80020f8:	2b04      	cmp	r3, #4
 80020fa:	d144      	bne.n	8002186 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020fc:	4b29      	ldr	r3, [pc, #164]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf4>)
 80020fe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002100:	e044      	b.n	800218c <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002104:	0c9b      	lsrs	r3, r3, #18
 8002106:	220f      	movs	r2, #15
 8002108:	4013      	ands	r3, r2
 800210a:	2214      	movs	r2, #20
 800210c:	18ba      	adds	r2, r7, r2
 800210e:	5cd3      	ldrb	r3, [r2, r3]
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002112:	4b23      	ldr	r3, [pc, #140]	; (80021a0 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002116:	220f      	movs	r2, #15
 8002118:	4013      	ands	r3, r2
 800211a:	1d3a      	adds	r2, r7, #4
 800211c:	5cd3      	ldrb	r3, [r2, r3]
 800211e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002120:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002122:	23c0      	movs	r3, #192	; 0xc0
 8002124:	025b      	lsls	r3, r3, #9
 8002126:	401a      	ands	r2, r3
 8002128:	2380      	movs	r3, #128	; 0x80
 800212a:	025b      	lsls	r3, r3, #9
 800212c:	429a      	cmp	r2, r3
 800212e:	d109      	bne.n	8002144 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002130:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002132:	481c      	ldr	r0, [pc, #112]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002134:	f7fd ffe8 	bl	8000108 <__udivsi3>
 8002138:	0003      	movs	r3, r0
 800213a:	001a      	movs	r2, r3
 800213c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213e:	4353      	muls	r3, r2
 8002140:	637b      	str	r3, [r7, #52]	; 0x34
 8002142:	e01a      	b.n	800217a <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002144:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002146:	23c0      	movs	r3, #192	; 0xc0
 8002148:	025b      	lsls	r3, r3, #9
 800214a:	401a      	ands	r2, r3
 800214c:	23c0      	movs	r3, #192	; 0xc0
 800214e:	025b      	lsls	r3, r3, #9
 8002150:	429a      	cmp	r2, r3
 8002152:	d109      	bne.n	8002168 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8002154:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002156:	4814      	ldr	r0, [pc, #80]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002158:	f7fd ffd6 	bl	8000108 <__udivsi3>
 800215c:	0003      	movs	r3, r0
 800215e:	001a      	movs	r2, r3
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	4353      	muls	r3, r2
 8002164:	637b      	str	r3, [r7, #52]	; 0x34
 8002166:	e008      	b.n	800217a <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8002168:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800216a:	480e      	ldr	r0, [pc, #56]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf4>)
 800216c:	f7fd ffcc 	bl	8000108 <__udivsi3>
 8002170:	0003      	movs	r3, r0
 8002172:	001a      	movs	r2, r3
 8002174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002176:	4353      	muls	r3, r2
 8002178:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 800217a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800217c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800217e:	e005      	b.n	800218c <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002180:	4b09      	ldr	r3, [pc, #36]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002182:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002184:	e002      	b.n	800218c <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002186:	4b07      	ldr	r3, [pc, #28]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002188:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800218a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800218c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800218e:	0018      	movs	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	b00f      	add	sp, #60	; 0x3c
 8002194:	bd90      	pop	{r4, r7, pc}
 8002196:	46c0      	nop			; (mov r8, r8)
 8002198:	0800596c 	.word	0x0800596c
 800219c:	0800597c 	.word	0x0800597c
 80021a0:	40021000 	.word	0x40021000
 80021a4:	007a1200 	.word	0x007a1200
 80021a8:	02dc6c00 	.word	0x02dc6c00

080021ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021b0:	4b02      	ldr	r3, [pc, #8]	; (80021bc <HAL_RCC_GetHCLKFreq+0x10>)
 80021b2:	681b      	ldr	r3, [r3, #0]
}
 80021b4:	0018      	movs	r0, r3
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	46c0      	nop			; (mov r8, r8)
 80021bc:	20000000 	.word	0x20000000

080021c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80021c4:	f7ff fff2 	bl	80021ac <HAL_RCC_GetHCLKFreq>
 80021c8:	0001      	movs	r1, r0
 80021ca:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	0a1b      	lsrs	r3, r3, #8
 80021d0:	2207      	movs	r2, #7
 80021d2:	4013      	ands	r3, r2
 80021d4:	4a04      	ldr	r2, [pc, #16]	; (80021e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80021d6:	5cd3      	ldrb	r3, [r2, r3]
 80021d8:	40d9      	lsrs	r1, r3
 80021da:	000b      	movs	r3, r1
}    
 80021dc:	0018      	movs	r0, r3
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	40021000 	.word	0x40021000
 80021e8:	08005fd4 	.word	0x08005fd4

080021ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021f4:	2300      	movs	r3, #0
 80021f6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80021f8:	2300      	movs	r3, #0
 80021fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	2380      	movs	r3, #128	; 0x80
 8002202:	025b      	lsls	r3, r3, #9
 8002204:	4013      	ands	r3, r2
 8002206:	d100      	bne.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002208:	e08f      	b.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800220a:	2317      	movs	r3, #23
 800220c:	18fb      	adds	r3, r7, r3
 800220e:	2200      	movs	r2, #0
 8002210:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002212:	4b6f      	ldr	r3, [pc, #444]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002214:	69da      	ldr	r2, [r3, #28]
 8002216:	2380      	movs	r3, #128	; 0x80
 8002218:	055b      	lsls	r3, r3, #21
 800221a:	4013      	ands	r3, r2
 800221c:	d111      	bne.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800221e:	4b6c      	ldr	r3, [pc, #432]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002220:	69da      	ldr	r2, [r3, #28]
 8002222:	4b6b      	ldr	r3, [pc, #428]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002224:	2180      	movs	r1, #128	; 0x80
 8002226:	0549      	lsls	r1, r1, #21
 8002228:	430a      	orrs	r2, r1
 800222a:	61da      	str	r2, [r3, #28]
 800222c:	4b68      	ldr	r3, [pc, #416]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800222e:	69da      	ldr	r2, [r3, #28]
 8002230:	2380      	movs	r3, #128	; 0x80
 8002232:	055b      	lsls	r3, r3, #21
 8002234:	4013      	ands	r3, r2
 8002236:	60bb      	str	r3, [r7, #8]
 8002238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800223a:	2317      	movs	r3, #23
 800223c:	18fb      	adds	r3, r7, r3
 800223e:	2201      	movs	r2, #1
 8002240:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002242:	4b64      	ldr	r3, [pc, #400]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	2380      	movs	r3, #128	; 0x80
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	4013      	ands	r3, r2
 800224c:	d11a      	bne.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800224e:	4b61      	ldr	r3, [pc, #388]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	4b60      	ldr	r3, [pc, #384]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002254:	2180      	movs	r1, #128	; 0x80
 8002256:	0049      	lsls	r1, r1, #1
 8002258:	430a      	orrs	r2, r1
 800225a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800225c:	f7ff f848 	bl	80012f0 <HAL_GetTick>
 8002260:	0003      	movs	r3, r0
 8002262:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002264:	e008      	b.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002266:	f7ff f843 	bl	80012f0 <HAL_GetTick>
 800226a:	0002      	movs	r2, r0
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b64      	cmp	r3, #100	; 0x64
 8002272:	d901      	bls.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e0a6      	b.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002278:	4b56      	ldr	r3, [pc, #344]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	2380      	movs	r3, #128	; 0x80
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	4013      	ands	r3, r2
 8002282:	d0f0      	beq.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002284:	4b52      	ldr	r3, [pc, #328]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002286:	6a1a      	ldr	r2, [r3, #32]
 8002288:	23c0      	movs	r3, #192	; 0xc0
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	4013      	ands	r3, r2
 800228e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d034      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685a      	ldr	r2, [r3, #4]
 800229a:	23c0      	movs	r3, #192	; 0xc0
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	4013      	ands	r3, r2
 80022a0:	68fa      	ldr	r2, [r7, #12]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d02c      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80022a6:	4b4a      	ldr	r3, [pc, #296]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	4a4b      	ldr	r2, [pc, #300]	; (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80022ac:	4013      	ands	r3, r2
 80022ae:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80022b0:	4b47      	ldr	r3, [pc, #284]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80022b2:	6a1a      	ldr	r2, [r3, #32]
 80022b4:	4b46      	ldr	r3, [pc, #280]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80022b6:	2180      	movs	r1, #128	; 0x80
 80022b8:	0249      	lsls	r1, r1, #9
 80022ba:	430a      	orrs	r2, r1
 80022bc:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022be:	4b44      	ldr	r3, [pc, #272]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80022c0:	6a1a      	ldr	r2, [r3, #32]
 80022c2:	4b43      	ldr	r3, [pc, #268]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80022c4:	4945      	ldr	r1, [pc, #276]	; (80023dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80022c6:	400a      	ands	r2, r1
 80022c8:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80022ca:	4b41      	ldr	r3, [pc, #260]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80022cc:	68fa      	ldr	r2, [r7, #12]
 80022ce:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2201      	movs	r2, #1
 80022d4:	4013      	ands	r3, r2
 80022d6:	d013      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d8:	f7ff f80a 	bl	80012f0 <HAL_GetTick>
 80022dc:	0003      	movs	r3, r0
 80022de:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022e0:	e009      	b.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022e2:	f7ff f805 	bl	80012f0 <HAL_GetTick>
 80022e6:	0002      	movs	r2, r0
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	4a3c      	ldr	r2, [pc, #240]	; (80023e0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d901      	bls.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e067      	b.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022f6:	4b36      	ldr	r3, [pc, #216]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	2202      	movs	r2, #2
 80022fc:	4013      	ands	r3, r2
 80022fe:	d0f0      	beq.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002300:	4b33      	ldr	r3, [pc, #204]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	4a34      	ldr	r2, [pc, #208]	; (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002306:	4013      	ands	r3, r2
 8002308:	0019      	movs	r1, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	4b30      	ldr	r3, [pc, #192]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002310:	430a      	orrs	r2, r1
 8002312:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002314:	2317      	movs	r3, #23
 8002316:	18fb      	adds	r3, r7, r3
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d105      	bne.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800231e:	4b2c      	ldr	r3, [pc, #176]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002320:	69da      	ldr	r2, [r3, #28]
 8002322:	4b2b      	ldr	r3, [pc, #172]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002324:	492f      	ldr	r1, [pc, #188]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002326:	400a      	ands	r2, r1
 8002328:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2201      	movs	r2, #1
 8002330:	4013      	ands	r3, r2
 8002332:	d009      	beq.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002334:	4b26      	ldr	r3, [pc, #152]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002338:	2203      	movs	r2, #3
 800233a:	4393      	bics	r3, r2
 800233c:	0019      	movs	r1, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	689a      	ldr	r2, [r3, #8]
 8002342:	4b23      	ldr	r3, [pc, #140]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002344:	430a      	orrs	r2, r1
 8002346:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2202      	movs	r2, #2
 800234e:	4013      	ands	r3, r2
 8002350:	d009      	beq.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002352:	4b1f      	ldr	r3, [pc, #124]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	4a24      	ldr	r2, [pc, #144]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002358:	4013      	ands	r3, r2
 800235a:	0019      	movs	r1, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68da      	ldr	r2, [r3, #12]
 8002360:	4b1b      	ldr	r3, [pc, #108]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002362:	430a      	orrs	r2, r1
 8002364:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2220      	movs	r2, #32
 800236c:	4013      	ands	r3, r2
 800236e:	d009      	beq.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002370:	4b17      	ldr	r3, [pc, #92]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002374:	2210      	movs	r2, #16
 8002376:	4393      	bics	r3, r2
 8002378:	0019      	movs	r1, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	691a      	ldr	r2, [r3, #16]
 800237e:	4b14      	ldr	r3, [pc, #80]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002380:	430a      	orrs	r2, r1
 8002382:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	2380      	movs	r3, #128	; 0x80
 800238a:	029b      	lsls	r3, r3, #10
 800238c:	4013      	ands	r3, r2
 800238e:	d009      	beq.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002390:	4b0f      	ldr	r3, [pc, #60]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002394:	2280      	movs	r2, #128	; 0x80
 8002396:	4393      	bics	r3, r2
 8002398:	0019      	movs	r1, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	699a      	ldr	r2, [r3, #24]
 800239e:	4b0c      	ldr	r3, [pc, #48]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80023a0:	430a      	orrs	r2, r1
 80023a2:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	2380      	movs	r3, #128	; 0x80
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	4013      	ands	r3, r2
 80023ae:	d009      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80023b0:	4b07      	ldr	r3, [pc, #28]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80023b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b4:	2240      	movs	r2, #64	; 0x40
 80023b6:	4393      	bics	r3, r2
 80023b8:	0019      	movs	r1, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	695a      	ldr	r2, [r3, #20]
 80023be:	4b04      	ldr	r3, [pc, #16]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80023c0:	430a      	orrs	r2, r1
 80023c2:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	0018      	movs	r0, r3
 80023c8:	46bd      	mov	sp, r7
 80023ca:	b006      	add	sp, #24
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	46c0      	nop			; (mov r8, r8)
 80023d0:	40021000 	.word	0x40021000
 80023d4:	40007000 	.word	0x40007000
 80023d8:	fffffcff 	.word	0xfffffcff
 80023dc:	fffeffff 	.word	0xfffeffff
 80023e0:	00001388 	.word	0x00001388
 80023e4:	efffffff 	.word	0xefffffff
 80023e8:	fffcffff 	.word	0xfffcffff

080023ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e08a      	b.n	8002514 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	225d      	movs	r2, #93	; 0x5d
 8002408:	5c9b      	ldrb	r3, [r3, r2]
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	d107      	bne.n	8002420 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	225c      	movs	r2, #92	; 0x5c
 8002414:	2100      	movs	r1, #0
 8002416:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	0018      	movs	r0, r3
 800241c:	f001 fa20 	bl	8003860 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	225d      	movs	r2, #93	; 0x5d
 8002424:	2102      	movs	r1, #2
 8002426:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2140      	movs	r1, #64	; 0x40
 8002434:	438a      	bics	r2, r1
 8002436:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	68da      	ldr	r2, [r3, #12]
 800243c:	23e0      	movs	r3, #224	; 0xe0
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	429a      	cmp	r2, r3
 8002442:	d902      	bls.n	800244a <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002444:	2300      	movs	r3, #0
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	e002      	b.n	8002450 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800244a:	2380      	movs	r3, #128	; 0x80
 800244c:	015b      	lsls	r3, r3, #5
 800244e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	68da      	ldr	r2, [r3, #12]
 8002454:	23f0      	movs	r3, #240	; 0xf0
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	429a      	cmp	r2, r3
 800245a:	d008      	beq.n	800246e <HAL_SPI_Init+0x82>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68da      	ldr	r2, [r3, #12]
 8002460:	23e0      	movs	r3, #224	; 0xe0
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	429a      	cmp	r2, r3
 8002466:	d002      	beq.n	800246e <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	2b00      	cmp	r3, #0
 8002474:	d10c      	bne.n	8002490 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	23e0      	movs	r3, #224	; 0xe0
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	429a      	cmp	r2, r3
 8002480:	d903      	bls.n	800248a <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2202      	movs	r2, #2
 8002486:	631a      	str	r2, [r3, #48]	; 0x30
 8002488:	e002      	b.n	8002490 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2201      	movs	r2, #1
 800248e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	431a      	orrs	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	431a      	orrs	r2, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	695b      	ldr	r3, [r3, #20]
 80024a4:	431a      	orrs	r2, r3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6999      	ldr	r1, [r3, #24]
 80024aa:	2380      	movs	r3, #128	; 0x80
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	400b      	ands	r3, r1
 80024b0:	431a      	orrs	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a1b      	ldr	r3, [r3, #32]
 80024bc:	431a      	orrs	r2, r3
 80024be:	0011      	movs	r1, r2
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	0c1b      	lsrs	r3, r3, #16
 80024d2:	2204      	movs	r2, #4
 80024d4:	401a      	ands	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024da:	431a      	orrs	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024e0:	431a      	orrs	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	431a      	orrs	r2, r3
 80024e8:	0011      	movs	r1, r2
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	69da      	ldr	r2, [r3, #28]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4907      	ldr	r1, [pc, #28]	; (800251c <HAL_SPI_Init+0x130>)
 8002500:	400a      	ands	r2, r1
 8002502:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	225d      	movs	r2, #93	; 0x5d
 800250e:	2101      	movs	r1, #1
 8002510:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	0018      	movs	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	b004      	add	sp, #16
 800251a:	bd80      	pop	{r7, pc}
 800251c:	fffff7ff 	.word	0xfffff7ff

08002520 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b088      	sub	sp, #32
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	603b      	str	r3, [r7, #0]
 800252c:	1dbb      	adds	r3, r7, #6
 800252e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002534:	231f      	movs	r3, #31
 8002536:	18fb      	adds	r3, r7, r3
 8002538:	2200      	movs	r2, #0
 800253a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	225c      	movs	r2, #92	; 0x5c
 8002540:	5c9b      	ldrb	r3, [r3, r2]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d101      	bne.n	800254a <HAL_SPI_Transmit+0x2a>
 8002546:	2302      	movs	r3, #2
 8002548:	e14f      	b.n	80027ea <HAL_SPI_Transmit+0x2ca>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	225c      	movs	r2, #92	; 0x5c
 800254e:	2101      	movs	r1, #1
 8002550:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002552:	f7fe fecd 	bl	80012f0 <HAL_GetTick>
 8002556:	0003      	movs	r3, r0
 8002558:	61bb      	str	r3, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	225d      	movs	r2, #93	; 0x5d
 800255e:	5c9b      	ldrb	r3, [r3, r2]
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b01      	cmp	r3, #1
 8002564:	d004      	beq.n	8002570 <HAL_SPI_Transmit+0x50>
  {
    errorcode = HAL_BUSY;
 8002566:	231f      	movs	r3, #31
 8002568:	18fb      	adds	r3, r7, r3
 800256a:	2202      	movs	r2, #2
 800256c:	701a      	strb	r2, [r3, #0]
    goto error;
 800256e:	e131      	b.n	80027d4 <HAL_SPI_Transmit+0x2b4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d003      	beq.n	800257e <HAL_SPI_Transmit+0x5e>
 8002576:	1dbb      	adds	r3, r7, #6
 8002578:	881b      	ldrh	r3, [r3, #0]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d104      	bne.n	8002588 <HAL_SPI_Transmit+0x68>
  {
    errorcode = HAL_ERROR;
 800257e:	231f      	movs	r3, #31
 8002580:	18fb      	adds	r3, r7, r3
 8002582:	2201      	movs	r2, #1
 8002584:	701a      	strb	r2, [r3, #0]
    goto error;
 8002586:	e125      	b.n	80027d4 <HAL_SPI_Transmit+0x2b4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	225d      	movs	r2, #93	; 0x5d
 800258c:	2103      	movs	r1, #3
 800258e:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	68ba      	ldr	r2, [r7, #8]
 800259a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	1dba      	adds	r2, r7, #6
 80025a0:	8812      	ldrh	r2, [r2, #0]
 80025a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	1dba      	adds	r2, r7, #6
 80025a8:	8812      	ldrh	r2, [r2, #0]
 80025aa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2244      	movs	r2, #68	; 0x44
 80025b6:	2100      	movs	r1, #0
 80025b8:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2246      	movs	r2, #70	; 0x46
 80025be:	2100      	movs	r1, #0
 80025c0:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2200      	movs	r2, #0
 80025cc:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	689a      	ldr	r2, [r3, #8]
 80025d2:	2380      	movs	r3, #128	; 0x80
 80025d4:	021b      	lsls	r3, r3, #8
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d108      	bne.n	80025ec <HAL_SPI_Transmit+0xcc>
  {
    SPI_1LINE_TX(hspi);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2180      	movs	r1, #128	; 0x80
 80025e6:	01c9      	lsls	r1, r1, #7
 80025e8:	430a      	orrs	r2, r1
 80025ea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2240      	movs	r2, #64	; 0x40
 80025f4:	4013      	ands	r3, r2
 80025f6:	2b40      	cmp	r3, #64	; 0x40
 80025f8:	d007      	beq.n	800260a <HAL_SPI_Transmit+0xea>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2140      	movs	r1, #64	; 0x40
 8002606:	430a      	orrs	r2, r1
 8002608:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	68da      	ldr	r2, [r3, #12]
 800260e:	23e0      	movs	r3, #224	; 0xe0
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	429a      	cmp	r2, r3
 8002614:	d948      	bls.n	80026a8 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d004      	beq.n	8002628 <HAL_SPI_Transmit+0x108>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002622:	b29b      	uxth	r3, r3
 8002624:	2b01      	cmp	r3, #1
 8002626:	d139      	bne.n	800269c <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	881a      	ldrh	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	3302      	adds	r3, #2
 8002636:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800263c:	b29b      	uxth	r3, r3
 800263e:	3b01      	subs	r3, #1
 8002640:	b29a      	uxth	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002646:	e029      	b.n	800269c <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	2202      	movs	r2, #2
 8002650:	4013      	ands	r3, r2
 8002652:	2b02      	cmp	r3, #2
 8002654:	d10f      	bne.n	8002676 <HAL_SPI_Transmit+0x156>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	881a      	ldrh	r2, [r3, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	3302      	adds	r3, #2
 8002664:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800266a:	b29b      	uxth	r3, r3
 800266c:	3b01      	subs	r3, #1
 800266e:	b29a      	uxth	r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002674:	e012      	b.n	800269c <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d00a      	beq.n	8002692 <HAL_SPI_Transmit+0x172>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	3301      	adds	r3, #1
 8002680:	d00c      	beq.n	800269c <HAL_SPI_Transmit+0x17c>
 8002682:	f7fe fe35 	bl	80012f0 <HAL_GetTick>
 8002686:	0002      	movs	r2, r0
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	429a      	cmp	r2, r3
 8002690:	d804      	bhi.n	800269c <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002692:	231f      	movs	r3, #31
 8002694:	18fb      	adds	r3, r7, r3
 8002696:	2203      	movs	r2, #3
 8002698:	701a      	strb	r2, [r3, #0]
          goto error;
 800269a:	e09b      	b.n	80027d4 <HAL_SPI_Transmit+0x2b4>
    while (hspi->TxXferCount > 0U)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1d0      	bne.n	8002648 <HAL_SPI_Transmit+0x128>
 80026a6:	e071      	b.n	800278c <HAL_SPI_Transmit+0x26c>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d004      	beq.n	80026ba <HAL_SPI_Transmit+0x19a>
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d163      	bne.n	8002782 <HAL_SPI_Transmit+0x262>
    {
      if (hspi->TxXferCount > 1U)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026be:	b29b      	uxth	r3, r3
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d90f      	bls.n	80026e4 <HAL_SPI_Transmit+0x1c4>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)pData);
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	881a      	ldrh	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	3302      	adds	r3, #2
 80026d2:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026d8:	b29b      	uxth	r3, r3
 80026da:	3b02      	subs	r3, #2
 80026dc:	b29a      	uxth	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80026e2:	e04e      	b.n	8002782 <HAL_SPI_Transmit+0x262>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	1c5a      	adds	r2, r3, #1
 80026e8:	60ba      	str	r2, [r7, #8]
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	6812      	ldr	r2, [r2, #0]
 80026ee:	320c      	adds	r2, #12
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	3b01      	subs	r3, #1
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002702:	e03e      	b.n	8002782 <HAL_SPI_Transmit+0x262>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	2202      	movs	r2, #2
 800270c:	4013      	ands	r3, r2
 800270e:	2b02      	cmp	r3, #2
 8002710:	d124      	bne.n	800275c <HAL_SPI_Transmit+0x23c>
      {
        if (hspi->TxXferCount > 1U)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002716:	b29b      	uxth	r3, r3
 8002718:	2b01      	cmp	r3, #1
 800271a:	d90f      	bls.n	800273c <HAL_SPI_Transmit+0x21c>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	881a      	ldrh	r2, [r3, #0]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	3302      	adds	r3, #2
 800272a:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002730:	b29b      	uxth	r3, r3
 8002732:	3b02      	subs	r3, #2
 8002734:	b29a      	uxth	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	87da      	strh	r2, [r3, #62]	; 0x3e
 800273a:	e022      	b.n	8002782 <HAL_SPI_Transmit+0x262>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	1c5a      	adds	r2, r3, #1
 8002740:	60ba      	str	r2, [r7, #8]
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	6812      	ldr	r2, [r2, #0]
 8002746:	320c      	adds	r2, #12
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002750:	b29b      	uxth	r3, r3
 8002752:	3b01      	subs	r3, #1
 8002754:	b29a      	uxth	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	87da      	strh	r2, [r3, #62]	; 0x3e
 800275a:	e012      	b.n	8002782 <HAL_SPI_Transmit+0x262>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00a      	beq.n	8002778 <HAL_SPI_Transmit+0x258>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	3301      	adds	r3, #1
 8002766:	d00c      	beq.n	8002782 <HAL_SPI_Transmit+0x262>
 8002768:	f7fe fdc2 	bl	80012f0 <HAL_GetTick>
 800276c:	0002      	movs	r2, r0
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d804      	bhi.n	8002782 <HAL_SPI_Transmit+0x262>
        {
          errorcode = HAL_TIMEOUT;
 8002778:	231f      	movs	r3, #31
 800277a:	18fb      	adds	r3, r7, r3
 800277c:	2203      	movs	r2, #3
 800277e:	701a      	strb	r2, [r3, #0]
          goto error;
 8002780:	e028      	b.n	80027d4 <HAL_SPI_Transmit+0x2b4>
    while (hspi->TxXferCount > 0U)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002786:	b29b      	uxth	r3, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1bb      	bne.n	8002704 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	6839      	ldr	r1, [r7, #0]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	0018      	movs	r0, r3
 8002794:	f000 f916 	bl	80029c4 <SPI_EndRxTxTransaction>
 8002798:	1e03      	subs	r3, r0, #0
 800279a:	d002      	beq.n	80027a2 <HAL_SPI_Transmit+0x282>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2220      	movs	r2, #32
 80027a0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10a      	bne.n	80027c0 <HAL_SPI_Transmit+0x2a0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027aa:	2300      	movs	r3, #0
 80027ac:	617b      	str	r3, [r7, #20]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d004      	beq.n	80027d2 <HAL_SPI_Transmit+0x2b2>
  {
    errorcode = HAL_ERROR;
 80027c8:	231f      	movs	r3, #31
 80027ca:	18fb      	adds	r3, r7, r3
 80027cc:	2201      	movs	r2, #1
 80027ce:	701a      	strb	r2, [r3, #0]
 80027d0:	e000      	b.n	80027d4 <HAL_SPI_Transmit+0x2b4>
  }

error:
 80027d2:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	225d      	movs	r2, #93	; 0x5d
 80027d8:	2101      	movs	r1, #1
 80027da:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	225c      	movs	r2, #92	; 0x5c
 80027e0:	2100      	movs	r1, #0
 80027e2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80027e4:	231f      	movs	r3, #31
 80027e6:	18fb      	adds	r3, r7, r3
 80027e8:	781b      	ldrb	r3, [r3, #0]
}
 80027ea:	0018      	movs	r0, r3
 80027ec:	46bd      	mov	sp, r7
 80027ee:	b008      	add	sp, #32
 80027f0:	bd80      	pop	{r7, pc}
	...

080027f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	607a      	str	r2, [r7, #4]
 8002800:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002802:	e050      	b.n	80028a6 <SPI_WaitFlagStateUntilTimeout+0xb2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	3301      	adds	r3, #1
 8002808:	d04d      	beq.n	80028a6 <SPI_WaitFlagStateUntilTimeout+0xb2>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d007      	beq.n	8002820 <SPI_WaitFlagStateUntilTimeout+0x2c>
 8002810:	f7fe fd6e 	bl	80012f0 <HAL_GetTick>
 8002814:	0002      	movs	r2, r0
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	429a      	cmp	r2, r3
 800281e:	d842      	bhi.n	80028a6 <SPI_WaitFlagStateUntilTimeout+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	21e0      	movs	r1, #224	; 0xe0
 800282c:	438a      	bics	r2, r1
 800282e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	2382      	movs	r3, #130	; 0x82
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	429a      	cmp	r2, r3
 800283a:	d113      	bne.n	8002864 <SPI_WaitFlagStateUntilTimeout+0x70>
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	689a      	ldr	r2, [r3, #8]
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	021b      	lsls	r3, r3, #8
 8002844:	429a      	cmp	r2, r3
 8002846:	d005      	beq.n	8002854 <SPI_WaitFlagStateUntilTimeout+0x60>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	2380      	movs	r3, #128	; 0x80
 800284e:	00db      	lsls	r3, r3, #3
 8002850:	429a      	cmp	r2, r3
 8002852:	d107      	bne.n	8002864 <SPI_WaitFlagStateUntilTimeout+0x70>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2140      	movs	r1, #64	; 0x40
 8002860:	438a      	bics	r2, r1
 8002862:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	019b      	lsls	r3, r3, #6
 800286c:	429a      	cmp	r2, r3
 800286e:	d110      	bne.n	8002892 <SPI_WaitFlagStateUntilTimeout+0x9e>
        {
          SPI_RESET_CRC(hspi);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4914      	ldr	r1, [pc, #80]	; (80028cc <SPI_WaitFlagStateUntilTimeout+0xd8>)
 800287c:	400a      	ands	r2, r1
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2180      	movs	r1, #128	; 0x80
 800288c:	0189      	lsls	r1, r1, #6
 800288e:	430a      	orrs	r2, r1
 8002890:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	225d      	movs	r2, #93	; 0x5d
 8002896:	2101      	movs	r1, #1
 8002898:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	225c      	movs	r2, #92	; 0x5c
 800289e:	2100      	movs	r1, #0
 80028a0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e00e      	b.n	80028c4 <SPI_WaitFlagStateUntilTimeout+0xd0>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	68ba      	ldr	r2, [r7, #8]
 80028ae:	4013      	ands	r3, r2
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d101      	bne.n	80028ba <SPI_WaitFlagStateUntilTimeout+0xc6>
 80028b6:	2301      	movs	r3, #1
 80028b8:	e000      	b.n	80028bc <SPI_WaitFlagStateUntilTimeout+0xc8>
 80028ba:	2300      	movs	r3, #0
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	4293      	cmp	r3, r2
 80028c0:	d1a0      	bne.n	8002804 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	0018      	movs	r0, r3
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b004      	add	sp, #16
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	ffffdfff 	.word	0xffffdfff

080028d0 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b086      	sub	sp, #24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]
 80028dc:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 80028de:	e062      	b.n	80029a6 <SPI_WaitFifoStateUntilTimeout+0xd6>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80028e0:	68ba      	ldr	r2, [r7, #8]
 80028e2:	23c0      	movs	r3, #192	; 0xc0
 80028e4:	00db      	lsls	r3, r3, #3
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d10c      	bne.n	8002904 <SPI_WaitFifoStateUntilTimeout+0x34>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d109      	bne.n	8002904 <SPI_WaitFifoStateUntilTimeout+0x34>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	330c      	adds	r3, #12
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	b2da      	uxtb	r2, r3
 80028fa:	2117      	movs	r1, #23
 80028fc:	187b      	adds	r3, r7, r1
 80028fe:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002900:	187b      	adds	r3, r7, r1
 8002902:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	3301      	adds	r3, #1
 8002908:	d04d      	beq.n	80029a6 <SPI_WaitFifoStateUntilTimeout+0xd6>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d007      	beq.n	8002920 <SPI_WaitFifoStateUntilTimeout+0x50>
 8002910:	f7fe fcee 	bl	80012f0 <HAL_GetTick>
 8002914:	0002      	movs	r2, r0
 8002916:	6a3b      	ldr	r3, [r7, #32]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	429a      	cmp	r2, r3
 800291e:	d842      	bhi.n	80029a6 <SPI_WaitFifoStateUntilTimeout+0xd6>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	21e0      	movs	r1, #224	; 0xe0
 800292c:	438a      	bics	r2, r1
 800292e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	2382      	movs	r3, #130	; 0x82
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	429a      	cmp	r2, r3
 800293a:	d113      	bne.n	8002964 <SPI_WaitFifoStateUntilTimeout+0x94>
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	2380      	movs	r3, #128	; 0x80
 8002942:	021b      	lsls	r3, r3, #8
 8002944:	429a      	cmp	r2, r3
 8002946:	d005      	beq.n	8002954 <SPI_WaitFifoStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	2380      	movs	r3, #128	; 0x80
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	429a      	cmp	r2, r3
 8002952:	d107      	bne.n	8002964 <SPI_WaitFifoStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2140      	movs	r1, #64	; 0x40
 8002960:	438a      	bics	r2, r1
 8002962:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002968:	2380      	movs	r3, #128	; 0x80
 800296a:	019b      	lsls	r3, r3, #6
 800296c:	429a      	cmp	r2, r3
 800296e:	d110      	bne.n	8002992 <SPI_WaitFifoStateUntilTimeout+0xc2>
        {
          SPI_RESET_CRC(hspi);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4911      	ldr	r1, [pc, #68]	; (80029c0 <SPI_WaitFifoStateUntilTimeout+0xf0>)
 800297c:	400a      	ands	r2, r1
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2180      	movs	r1, #128	; 0x80
 800298c:	0189      	lsls	r1, r1, #6
 800298e:	430a      	orrs	r2, r1
 8002990:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	225d      	movs	r2, #93	; 0x5d
 8002996:	2101      	movs	r1, #1
 8002998:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	225c      	movs	r2, #92	; 0x5c
 800299e:	2100      	movs	r1, #0
 80029a0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e008      	b.n	80029b8 <SPI_WaitFifoStateUntilTimeout+0xe8>
  while ((hspi->Instance->SR & Fifo) != State)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	68ba      	ldr	r2, [r7, #8]
 80029ae:	4013      	ands	r3, r2
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d194      	bne.n	80028e0 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	0018      	movs	r0, r3
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b006      	add	sp, #24
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	ffffdfff 	.word	0xffffdfff

080029c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b086      	sub	sp, #24
 80029c8:	af02      	add	r7, sp, #8
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	23c0      	movs	r3, #192	; 0xc0
 80029d4:	0159      	lsls	r1, r3, #5
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	0013      	movs	r3, r2
 80029de:	2200      	movs	r2, #0
 80029e0:	f7ff ff76 	bl	80028d0 <SPI_WaitFifoStateUntilTimeout>
 80029e4:	1e03      	subs	r3, r0, #0
 80029e6:	d007      	beq.n	80029f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029ec:	2220      	movs	r2, #32
 80029ee:	431a      	orrs	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e027      	b.n	8002a48 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80029f8:	68ba      	ldr	r2, [r7, #8]
 80029fa:	68f8      	ldr	r0, [r7, #12]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	9300      	str	r3, [sp, #0]
 8002a00:	0013      	movs	r3, r2
 8002a02:	2200      	movs	r2, #0
 8002a04:	2180      	movs	r1, #128	; 0x80
 8002a06:	f7ff fef5 	bl	80027f4 <SPI_WaitFlagStateUntilTimeout>
 8002a0a:	1e03      	subs	r3, r0, #0
 8002a0c:	d007      	beq.n	8002a1e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a12:	2220      	movs	r2, #32
 8002a14:	431a      	orrs	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e014      	b.n	8002a48 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	23c0      	movs	r3, #192	; 0xc0
 8002a22:	00d9      	lsls	r1, r3, #3
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	0013      	movs	r3, r2
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f7ff ff4f 	bl	80028d0 <SPI_WaitFifoStateUntilTimeout>
 8002a32:	1e03      	subs	r3, r0, #0
 8002a34:	d007      	beq.n	8002a46 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	431a      	orrs	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e000      	b.n	8002a48 <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	0018      	movs	r0, r3
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	b004      	add	sp, #16
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e047      	b.n	8002af2 <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2269      	movs	r2, #105	; 0x69
 8002a66:	5c9b      	ldrb	r3, [r3, r2]
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d107      	bne.n	8002a7e <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2268      	movs	r2, #104	; 0x68
 8002a72:	2100      	movs	r1, #0
 8002a74:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	0018      	movs	r0, r3
 8002a7a:	f000 ff67 	bl	800394c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2269      	movs	r2, #105	; 0x69
 8002a82:	2124      	movs	r1, #36	; 0x24
 8002a84:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2101      	movs	r1, #1
 8002a92:	438a      	bics	r2, r1
 8002a94:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f000 f831 	bl	8002b00 <UART_SetConfig>
 8002a9e:	0003      	movs	r3, r0
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d101      	bne.n	8002aa8 <HAL_UART_Init+0x58>
  {
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e024      	b.n	8002af2 <HAL_UART_Init+0xa2>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	f000 f9e0 	bl	8002e78 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	490e      	ldr	r1, [pc, #56]	; (8002afc <HAL_UART_Init+0xac>)
 8002ac4:	400a      	ands	r2, r1
 8002ac6:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	212a      	movs	r1, #42	; 0x2a
 8002ad4:	438a      	bics	r2, r1
 8002ad6:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	0018      	movs	r0, r3
 8002aec:	f000 fa78 	bl	8002fe0 <UART_CheckIdleState>
 8002af0:	0003      	movs	r3, r0
}
 8002af2:	0018      	movs	r0, r3
 8002af4:	46bd      	mov	sp, r7
 8002af6:	b002      	add	sp, #8
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	46c0      	nop			; (mov r8, r8)
 8002afc:	ffffb7ff 	.word	0xffffb7ff

08002b00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b00:	b590      	push	{r4, r7, lr}
 8002b02:	b087      	sub	sp, #28
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002b0c:	2317      	movs	r3, #23
 8002b0e:	18fb      	adds	r3, r7, r3
 8002b10:	2210      	movs	r2, #16
 8002b12:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8002b14:	230a      	movs	r3, #10
 8002b16:	18fb      	adds	r3, r7, r3
 8002b18:	2200      	movs	r2, #0
 8002b1a:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8002b1c:	2314      	movs	r3, #20
 8002b1e:	18fb      	adds	r3, r7, r3
 8002b20:	2200      	movs	r2, #0
 8002b22:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b24:	2313      	movs	r3, #19
 8002b26:	18fb      	adds	r3, r7, r3
 8002b28:	2200      	movs	r2, #0
 8002b2a:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	431a      	orrs	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	69db      	ldr	r3, [r3, #28]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4ac1      	ldr	r2, [pc, #772]	; (8002e50 <UART_SetConfig+0x350>)
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	0019      	movs	r1, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68fa      	ldr	r2, [r7, #12]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	4abc      	ldr	r2, [pc, #752]	; (8002e54 <UART_SetConfig+0x354>)
 8002b62:	4013      	ands	r3, r2
 8002b64:	0019      	movs	r1, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	68da      	ldr	r2, [r3, #12]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	699a      	ldr	r2, [r3, #24]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a1b      	ldr	r3, [r3, #32]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	4ab4      	ldr	r2, [pc, #720]	; (8002e58 <UART_SetConfig+0x358>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	0019      	movs	r1, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	430a      	orrs	r2, r1
 8002b92:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4ab0      	ldr	r2, [pc, #704]	; (8002e5c <UART_SetConfig+0x35c>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d125      	bne.n	8002bea <UART_SetConfig+0xea>
 8002b9e:	4bb0      	ldr	r3, [pc, #704]	; (8002e60 <UART_SetConfig+0x360>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	2203      	movs	r2, #3
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d00f      	beq.n	8002bca <UART_SetConfig+0xca>
 8002baa:	d304      	bcc.n	8002bb6 <UART_SetConfig+0xb6>
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d011      	beq.n	8002bd4 <UART_SetConfig+0xd4>
 8002bb0:	2b03      	cmp	r3, #3
 8002bb2:	d005      	beq.n	8002bc0 <UART_SetConfig+0xc0>
 8002bb4:	e013      	b.n	8002bde <UART_SetConfig+0xde>
 8002bb6:	2317      	movs	r3, #23
 8002bb8:	18fb      	adds	r3, r7, r3
 8002bba:	2200      	movs	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
 8002bbe:	e064      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002bc0:	2317      	movs	r3, #23
 8002bc2:	18fb      	adds	r3, r7, r3
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	701a      	strb	r2, [r3, #0]
 8002bc8:	e05f      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002bca:	2317      	movs	r3, #23
 8002bcc:	18fb      	adds	r3, r7, r3
 8002bce:	2204      	movs	r2, #4
 8002bd0:	701a      	strb	r2, [r3, #0]
 8002bd2:	e05a      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002bd4:	2317      	movs	r3, #23
 8002bd6:	18fb      	adds	r3, r7, r3
 8002bd8:	2208      	movs	r2, #8
 8002bda:	701a      	strb	r2, [r3, #0]
 8002bdc:	e055      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002bde:	2317      	movs	r3, #23
 8002be0:	18fb      	adds	r3, r7, r3
 8002be2:	2210      	movs	r2, #16
 8002be4:	701a      	strb	r2, [r3, #0]
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	e04f      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a9d      	ldr	r2, [pc, #628]	; (8002e64 <UART_SetConfig+0x364>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d132      	bne.n	8002c5a <UART_SetConfig+0x15a>
 8002bf4:	4b9a      	ldr	r3, [pc, #616]	; (8002e60 <UART_SetConfig+0x360>)
 8002bf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bf8:	23c0      	movs	r3, #192	; 0xc0
 8002bfa:	029b      	lsls	r3, r3, #10
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	2280      	movs	r2, #128	; 0x80
 8002c00:	0252      	lsls	r2, r2, #9
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d019      	beq.n	8002c3a <UART_SetConfig+0x13a>
 8002c06:	2280      	movs	r2, #128	; 0x80
 8002c08:	0252      	lsls	r2, r2, #9
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d802      	bhi.n	8002c14 <UART_SetConfig+0x114>
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d009      	beq.n	8002c26 <UART_SetConfig+0x126>
 8002c12:	e01c      	b.n	8002c4e <UART_SetConfig+0x14e>
 8002c14:	2280      	movs	r2, #128	; 0x80
 8002c16:	0292      	lsls	r2, r2, #10
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d013      	beq.n	8002c44 <UART_SetConfig+0x144>
 8002c1c:	22c0      	movs	r2, #192	; 0xc0
 8002c1e:	0292      	lsls	r2, r2, #10
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d005      	beq.n	8002c30 <UART_SetConfig+0x130>
 8002c24:	e013      	b.n	8002c4e <UART_SetConfig+0x14e>
 8002c26:	2317      	movs	r3, #23
 8002c28:	18fb      	adds	r3, r7, r3
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	701a      	strb	r2, [r3, #0]
 8002c2e:	e02c      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002c30:	2317      	movs	r3, #23
 8002c32:	18fb      	adds	r3, r7, r3
 8002c34:	2202      	movs	r2, #2
 8002c36:	701a      	strb	r2, [r3, #0]
 8002c38:	e027      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002c3a:	2317      	movs	r3, #23
 8002c3c:	18fb      	adds	r3, r7, r3
 8002c3e:	2204      	movs	r2, #4
 8002c40:	701a      	strb	r2, [r3, #0]
 8002c42:	e022      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002c44:	2317      	movs	r3, #23
 8002c46:	18fb      	adds	r3, r7, r3
 8002c48:	2208      	movs	r2, #8
 8002c4a:	701a      	strb	r2, [r3, #0]
 8002c4c:	e01d      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002c4e:	2317      	movs	r3, #23
 8002c50:	18fb      	adds	r3, r7, r3
 8002c52:	2210      	movs	r2, #16
 8002c54:	701a      	strb	r2, [r3, #0]
 8002c56:	46c0      	nop			; (mov r8, r8)
 8002c58:	e017      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a82      	ldr	r2, [pc, #520]	; (8002e68 <UART_SetConfig+0x368>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d104      	bne.n	8002c6e <UART_SetConfig+0x16e>
 8002c64:	2317      	movs	r3, #23
 8002c66:	18fb      	adds	r3, r7, r3
 8002c68:	2200      	movs	r2, #0
 8002c6a:	701a      	strb	r2, [r3, #0]
 8002c6c:	e00d      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a7e      	ldr	r2, [pc, #504]	; (8002e6c <UART_SetConfig+0x36c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d104      	bne.n	8002c82 <UART_SetConfig+0x182>
 8002c78:	2317      	movs	r3, #23
 8002c7a:	18fb      	adds	r3, r7, r3
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	701a      	strb	r2, [r3, #0]
 8002c80:	e003      	b.n	8002c8a <UART_SetConfig+0x18a>
 8002c82:	2317      	movs	r3, #23
 8002c84:	18fb      	adds	r3, r7, r3
 8002c86:	2210      	movs	r2, #16
 8002c88:	701a      	strb	r2, [r3, #0]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	69da      	ldr	r2, [r3, #28]
 8002c8e:	2380      	movs	r3, #128	; 0x80
 8002c90:	021b      	lsls	r3, r3, #8
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d000      	beq.n	8002c98 <UART_SetConfig+0x198>
 8002c96:	e077      	b.n	8002d88 <UART_SetConfig+0x288>
  {
    switch (clocksource)
 8002c98:	2317      	movs	r3, #23
 8002c9a:	18fb      	adds	r3, r7, r3
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d01c      	beq.n	8002cdc <UART_SetConfig+0x1dc>
 8002ca2:	dc02      	bgt.n	8002caa <UART_SetConfig+0x1aa>
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d005      	beq.n	8002cb4 <UART_SetConfig+0x1b4>
 8002ca8:	e04f      	b.n	8002d4a <UART_SetConfig+0x24a>
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	d027      	beq.n	8002cfe <UART_SetConfig+0x1fe>
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d039      	beq.n	8002d26 <UART_SetConfig+0x226>
 8002cb2:	e04a      	b.n	8002d4a <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002cb4:	f7ff fa84 	bl	80021c0 <HAL_RCC_GetPCLK1Freq>
 8002cb8:	0003      	movs	r3, r0
 8002cba:	005a      	lsls	r2, r3, #1
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	085b      	lsrs	r3, r3, #1
 8002cc2:	18d2      	adds	r2, r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	0019      	movs	r1, r3
 8002cca:	0010      	movs	r0, r2
 8002ccc:	f7fd fa1c 	bl	8000108 <__udivsi3>
 8002cd0:	0003      	movs	r3, r0
 8002cd2:	001a      	movs	r2, r3
 8002cd4:	2314      	movs	r3, #20
 8002cd6:	18fb      	adds	r3, r7, r3
 8002cd8:	801a      	strh	r2, [r3, #0]
        break;
 8002cda:	e03b      	b.n	8002d54 <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	085b      	lsrs	r3, r3, #1
 8002ce2:	4a63      	ldr	r2, [pc, #396]	; (8002e70 <UART_SetConfig+0x370>)
 8002ce4:	189a      	adds	r2, r3, r2
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	0019      	movs	r1, r3
 8002cec:	0010      	movs	r0, r2
 8002cee:	f7fd fa0b 	bl	8000108 <__udivsi3>
 8002cf2:	0003      	movs	r3, r0
 8002cf4:	001a      	movs	r2, r3
 8002cf6:	2314      	movs	r3, #20
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	801a      	strh	r2, [r3, #0]
        break;
 8002cfc:	e02a      	b.n	8002d54 <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002cfe:	f7ff f9d7 	bl	80020b0 <HAL_RCC_GetSysClockFreq>
 8002d02:	0003      	movs	r3, r0
 8002d04:	005a      	lsls	r2, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	085b      	lsrs	r3, r3, #1
 8002d0c:	18d2      	adds	r2, r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	0019      	movs	r1, r3
 8002d14:	0010      	movs	r0, r2
 8002d16:	f7fd f9f7 	bl	8000108 <__udivsi3>
 8002d1a:	0003      	movs	r3, r0
 8002d1c:	001a      	movs	r2, r3
 8002d1e:	2314      	movs	r3, #20
 8002d20:	18fb      	adds	r3, r7, r3
 8002d22:	801a      	strh	r2, [r3, #0]
        break;
 8002d24:	e016      	b.n	8002d54 <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	085b      	lsrs	r3, r3, #1
 8002d2c:	2280      	movs	r2, #128	; 0x80
 8002d2e:	0252      	lsls	r2, r2, #9
 8002d30:	189a      	adds	r2, r3, r2
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	0019      	movs	r1, r3
 8002d38:	0010      	movs	r0, r2
 8002d3a:	f7fd f9e5 	bl	8000108 <__udivsi3>
 8002d3e:	0003      	movs	r3, r0
 8002d40:	001a      	movs	r2, r3
 8002d42:	2314      	movs	r3, #20
 8002d44:	18fb      	adds	r3, r7, r3
 8002d46:	801a      	strh	r2, [r3, #0]
        break;
 8002d48:	e004      	b.n	8002d54 <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002d4a:	2313      	movs	r3, #19
 8002d4c:	18fb      	adds	r3, r7, r3
 8002d4e:	2201      	movs	r2, #1
 8002d50:	701a      	strb	r2, [r3, #0]
        break;
 8002d52:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002d54:	200a      	movs	r0, #10
 8002d56:	183b      	adds	r3, r7, r0
 8002d58:	2414      	movs	r4, #20
 8002d5a:	193a      	adds	r2, r7, r4
 8002d5c:	8812      	ldrh	r2, [r2, #0]
 8002d5e:	210f      	movs	r1, #15
 8002d60:	438a      	bics	r2, r1
 8002d62:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d64:	193b      	adds	r3, r7, r4
 8002d66:	881b      	ldrh	r3, [r3, #0]
 8002d68:	105b      	asrs	r3, r3, #1
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	2207      	movs	r2, #7
 8002d6e:	4013      	ands	r3, r2
 8002d70:	b299      	uxth	r1, r3
 8002d72:	183b      	adds	r3, r7, r0
 8002d74:	183a      	adds	r2, r7, r0
 8002d76:	8812      	ldrh	r2, [r2, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	183a      	adds	r2, r7, r0
 8002d82:	8812      	ldrh	r2, [r2, #0]
 8002d84:	60da      	str	r2, [r3, #12]
 8002d86:	e05b      	b.n	8002e40 <UART_SetConfig+0x340>
  }
  else
  {
    switch (clocksource)
 8002d88:	2317      	movs	r3, #23
 8002d8a:	18fb      	adds	r3, r7, r3
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d01b      	beq.n	8002dca <UART_SetConfig+0x2ca>
 8002d92:	dc02      	bgt.n	8002d9a <UART_SetConfig+0x29a>
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d005      	beq.n	8002da4 <UART_SetConfig+0x2a4>
 8002d98:	e04d      	b.n	8002e36 <UART_SetConfig+0x336>
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d026      	beq.n	8002dec <UART_SetConfig+0x2ec>
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d037      	beq.n	8002e12 <UART_SetConfig+0x312>
 8002da2:	e048      	b.n	8002e36 <UART_SetConfig+0x336>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002da4:	f7ff fa0c 	bl	80021c0 <HAL_RCC_GetPCLK1Freq>
 8002da8:	0002      	movs	r2, r0
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	085b      	lsrs	r3, r3, #1
 8002db0:	18d2      	adds	r2, r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	0019      	movs	r1, r3
 8002db8:	0010      	movs	r0, r2
 8002dba:	f7fd f9a5 	bl	8000108 <__udivsi3>
 8002dbe:	0003      	movs	r3, r0
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	60da      	str	r2, [r3, #12]
        break;
 8002dc8:	e03a      	b.n	8002e40 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	085b      	lsrs	r3, r3, #1
 8002dd0:	4a28      	ldr	r2, [pc, #160]	; (8002e74 <UART_SetConfig+0x374>)
 8002dd2:	189a      	adds	r2, r3, r2
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	0019      	movs	r1, r3
 8002dda:	0010      	movs	r0, r2
 8002ddc:	f7fd f994 	bl	8000108 <__udivsi3>
 8002de0:	0003      	movs	r3, r0
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	60da      	str	r2, [r3, #12]
        break;
 8002dea:	e029      	b.n	8002e40 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002dec:	f7ff f960 	bl	80020b0 <HAL_RCC_GetSysClockFreq>
 8002df0:	0002      	movs	r2, r0
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	085b      	lsrs	r3, r3, #1
 8002df8:	18d2      	adds	r2, r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	0019      	movs	r1, r3
 8002e00:	0010      	movs	r0, r2
 8002e02:	f7fd f981 	bl	8000108 <__udivsi3>
 8002e06:	0003      	movs	r3, r0
 8002e08:	b29a      	uxth	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	60da      	str	r2, [r3, #12]
        break;
 8002e10:	e016      	b.n	8002e40 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	085b      	lsrs	r3, r3, #1
 8002e18:	2280      	movs	r2, #128	; 0x80
 8002e1a:	0212      	lsls	r2, r2, #8
 8002e1c:	189a      	adds	r2, r3, r2
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	0019      	movs	r1, r3
 8002e24:	0010      	movs	r0, r2
 8002e26:	f7fd f96f 	bl	8000108 <__udivsi3>
 8002e2a:	0003      	movs	r3, r0
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	60da      	str	r2, [r3, #12]
        break;
 8002e34:	e004      	b.n	8002e40 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002e36:	2313      	movs	r3, #19
 8002e38:	18fb      	adds	r3, r7, r3
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	701a      	strb	r2, [r3, #0]
        break;
 8002e3e:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 8002e40:	2313      	movs	r3, #19
 8002e42:	18fb      	adds	r3, r7, r3
 8002e44:	781b      	ldrb	r3, [r3, #0]

}
 8002e46:	0018      	movs	r0, r3
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	b007      	add	sp, #28
 8002e4c:	bd90      	pop	{r4, r7, pc}
 8002e4e:	46c0      	nop			; (mov r8, r8)
 8002e50:	efff69f3 	.word	0xefff69f3
 8002e54:	ffffcfff 	.word	0xffffcfff
 8002e58:	fffff4ff 	.word	0xfffff4ff
 8002e5c:	40013800 	.word	0x40013800
 8002e60:	40021000 	.word	0x40021000
 8002e64:	40004400 	.word	0x40004400
 8002e68:	40004800 	.word	0x40004800
 8002e6c:	40004c00 	.word	0x40004c00
 8002e70:	00f42400 	.word	0x00f42400
 8002e74:	007a1200 	.word	0x007a1200

08002e78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e84:	2201      	movs	r2, #1
 8002e86:	4013      	ands	r3, r2
 8002e88:	d00b      	beq.n	8002ea2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	4a4a      	ldr	r2, [pc, #296]	; (8002fbc <UART_AdvFeatureConfig+0x144>)
 8002e92:	4013      	ands	r3, r2
 8002e94:	0019      	movs	r1, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	d00b      	beq.n	8002ec4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	4a43      	ldr	r2, [pc, #268]	; (8002fc0 <UART_AdvFeatureConfig+0x148>)
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	0019      	movs	r1, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec8:	2204      	movs	r2, #4
 8002eca:	4013      	ands	r3, r2
 8002ecc:	d00b      	beq.n	8002ee6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	4a3b      	ldr	r2, [pc, #236]	; (8002fc4 <UART_AdvFeatureConfig+0x14c>)
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	0019      	movs	r1, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eea:	2208      	movs	r2, #8
 8002eec:	4013      	ands	r3, r2
 8002eee:	d00b      	beq.n	8002f08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	4a34      	ldr	r2, [pc, #208]	; (8002fc8 <UART_AdvFeatureConfig+0x150>)
 8002ef8:	4013      	ands	r3, r2
 8002efa:	0019      	movs	r1, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0c:	2210      	movs	r2, #16
 8002f0e:	4013      	ands	r3, r2
 8002f10:	d00b      	beq.n	8002f2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	4a2c      	ldr	r2, [pc, #176]	; (8002fcc <UART_AdvFeatureConfig+0x154>)
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	0019      	movs	r1, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2e:	2220      	movs	r2, #32
 8002f30:	4013      	ands	r3, r2
 8002f32:	d00b      	beq.n	8002f4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	4a25      	ldr	r2, [pc, #148]	; (8002fd0 <UART_AdvFeatureConfig+0x158>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	0019      	movs	r1, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f50:	2240      	movs	r2, #64	; 0x40
 8002f52:	4013      	ands	r3, r2
 8002f54:	d01d      	beq.n	8002f92 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	4a1d      	ldr	r2, [pc, #116]	; (8002fd4 <UART_AdvFeatureConfig+0x15c>)
 8002f5e:	4013      	ands	r3, r2
 8002f60:	0019      	movs	r1, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f72:	2380      	movs	r3, #128	; 0x80
 8002f74:	035b      	lsls	r3, r3, #13
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d10b      	bne.n	8002f92 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	4a15      	ldr	r2, [pc, #84]	; (8002fd8 <UART_AdvFeatureConfig+0x160>)
 8002f82:	4013      	ands	r3, r2
 8002f84:	0019      	movs	r1, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f96:	2280      	movs	r2, #128	; 0x80
 8002f98:	4013      	ands	r3, r2
 8002f9a:	d00b      	beq.n	8002fb4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	4a0e      	ldr	r2, [pc, #56]	; (8002fdc <UART_AdvFeatureConfig+0x164>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	0019      	movs	r1, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	605a      	str	r2, [r3, #4]
  }
}
 8002fb4:	46c0      	nop			; (mov r8, r8)
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	b002      	add	sp, #8
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	fffdffff 	.word	0xfffdffff
 8002fc0:	fffeffff 	.word	0xfffeffff
 8002fc4:	fffbffff 	.word	0xfffbffff
 8002fc8:	ffff7fff 	.word	0xffff7fff
 8002fcc:	ffffefff 	.word	0xffffefff
 8002fd0:	ffffdfff 	.word	0xffffdfff
 8002fd4:	ffefffff 	.word	0xffefffff
 8002fd8:	ff9fffff 	.word	0xff9fffff
 8002fdc:	fff7ffff 	.word	0xfff7ffff

08002fe0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af02      	add	r7, sp, #8
 8002fe6:	6078      	str	r0, [r7, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	60fb      	str	r3, [r7, #12]
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	66da      	str	r2, [r3, #108]	; 0x6c

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002ff2:	f7fe f97d 	bl	80012f0 <HAL_GetTick>
 8002ff6:	0003      	movs	r3, r0
 8002ff8:	60fb      	str	r3, [r7, #12]

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a21      	ldr	r2, [pc, #132]	; (8003084 <UART_CheckIdleState+0xa4>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d004      	beq.n	800300e <UART_CheckIdleState+0x2e>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a1f      	ldr	r2, [pc, #124]	; (8003088 <UART_CheckIdleState+0xa8>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d129      	bne.n	8003062 <UART_CheckIdleState+0x82>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2208      	movs	r2, #8
 8003016:	4013      	ands	r3, r2
 8003018:	2b08      	cmp	r3, #8
 800301a:	d10d      	bne.n	8003038 <UART_CheckIdleState+0x58>
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800301c:	68fa      	ldr	r2, [r7, #12]
 800301e:	2380      	movs	r3, #128	; 0x80
 8003020:	0399      	lsls	r1, r3, #14
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	4b19      	ldr	r3, [pc, #100]	; (800308c <UART_CheckIdleState+0xac>)
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	0013      	movs	r3, r2
 800302a:	2200      	movs	r2, #0
 800302c:	f000 f830 	bl	8003090 <UART_WaitOnFlagUntilTimeout>
 8003030:	1e03      	subs	r3, r0, #0
 8003032:	d001      	beq.n	8003038 <UART_CheckIdleState+0x58>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e021      	b.n	800307c <UART_CheckIdleState+0x9c>
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2204      	movs	r2, #4
 8003040:	4013      	ands	r3, r2
 8003042:	2b04      	cmp	r3, #4
 8003044:	d10d      	bne.n	8003062 <UART_CheckIdleState+0x82>
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	2380      	movs	r3, #128	; 0x80
 800304a:	03d9      	lsls	r1, r3, #15
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	4b0f      	ldr	r3, [pc, #60]	; (800308c <UART_CheckIdleState+0xac>)
 8003050:	9300      	str	r3, [sp, #0]
 8003052:	0013      	movs	r3, r2
 8003054:	2200      	movs	r2, #0
 8003056:	f000 f81b 	bl	8003090 <UART_WaitOnFlagUntilTimeout>
 800305a:	1e03      	subs	r3, r0, #0
 800305c:	d001      	beq.n	8003062 <UART_CheckIdleState+0x82>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e00c      	b.n	800307c <UART_CheckIdleState+0x9c>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2269      	movs	r2, #105	; 0x69
 8003066:	2120      	movs	r1, #32
 8003068:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	226a      	movs	r2, #106	; 0x6a
 800306e:	2120      	movs	r1, #32
 8003070:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2268      	movs	r2, #104	; 0x68
 8003076:	2100      	movs	r1, #0
 8003078:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	0018      	movs	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	b004      	add	sp, #16
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40013800 	.word	0x40013800
 8003088:	40004400 	.word	0x40004400
 800308c:	01ffffff 	.word	0x01ffffff

08003090 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	603b      	str	r3, [r7, #0]
 800309c:	1dfb      	adds	r3, r7, #7
 800309e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030a0:	e02b      	b.n	80030fa <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	3301      	adds	r3, #1
 80030a6:	d028      	beq.n	80030fa <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d007      	beq.n	80030be <UART_WaitOnFlagUntilTimeout+0x2e>
 80030ae:	f7fe f91f 	bl	80012f0 <HAL_GetTick>
 80030b2:	0002      	movs	r2, r0
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d21d      	bcs.n	80030fa <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4916      	ldr	r1, [pc, #88]	; (8003124 <UART_WaitOnFlagUntilTimeout+0x94>)
 80030ca:	400a      	ands	r2, r1
 80030cc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2101      	movs	r1, #1
 80030da:	438a      	bics	r2, r1
 80030dc:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2269      	movs	r2, #105	; 0x69
 80030e2:	2120      	movs	r1, #32
 80030e4:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	226a      	movs	r2, #106	; 0x6a
 80030ea:	2120      	movs	r1, #32
 80030ec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2268      	movs	r2, #104	; 0x68
 80030f2:	2100      	movs	r1, #0
 80030f4:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e00f      	b.n	800311a <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	69db      	ldr	r3, [r3, #28]
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	4013      	ands	r3, r2
 8003104:	68ba      	ldr	r2, [r7, #8]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	425a      	negs	r2, r3
 800310a:	4153      	adcs	r3, r2
 800310c:	b2db      	uxtb	r3, r3
 800310e:	001a      	movs	r2, r3
 8003110:	1dfb      	adds	r3, r7, #7
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	429a      	cmp	r2, r3
 8003116:	d0c4      	beq.n	80030a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	0018      	movs	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	b004      	add	sp, #16
 8003120:	bd80      	pop	{r7, pc}
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	fffffe5f 	.word	0xfffffe5f

08003128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003128:	b5f0      	push	{r4, r5, r6, r7, lr}
 800312a:	b0bd      	sub	sp, #244	; 0xf4
 800312c:	af04      	add	r7, sp, #16
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800312e:	f7fe f8a3 	bl	8001278 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003132:	f000 f9e7 	bl	8003504 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003136:	f000 fad1 	bl	80036dc <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 800313a:	f000 fa9b 	bl	8003674 <_ZL19MX_USART2_UART_Initv>
  MX_SPI2_Init();
 800313e:	f000 fa41 	bl	80035c4 <_ZL12MX_SPI2_Initv>
  /* USER CODE BEGIN 2 */
  TFT_GFX tftDisplay{hspi2.Instance};
 8003142:	4be9      	ldr	r3, [pc, #932]	; (80034e8 <main+0x3c0>)
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	24a0      	movs	r4, #160	; 0xa0
 8003148:	193b      	adds	r3, r7, r4
 800314a:	0011      	movs	r1, r2
 800314c:	0018      	movs	r0, r3
 800314e:	f000 fd6f 	bl	8003c30 <_ZN7TFT_GFXC1EP11SPI_TypeDef>
  const uint16_t backgroundColor = ILI9341_BLACK;
 8003152:	23ce      	movs	r3, #206	; 0xce
 8003154:	18fb      	adds	r3, r7, r3
 8003156:	2200      	movs	r2, #0
 8003158:	801a      	strh	r2, [r3, #0]
  const uint16_t fontColor = ILI9341_DARK_ORANGE;
 800315a:	23cc      	movs	r3, #204	; 0xcc
 800315c:	18fb      	adds	r3, r7, r3
 800315e:	4ae3      	ldr	r2, [pc, #908]	; (80034ec <main+0x3c4>)
 8003160:	801a      	strh	r2, [r3, #0]
  const uint16_t lineColor = ILI9341_DARK_ORANGE;
 8003162:	23ca      	movs	r3, #202	; 0xca
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	4ae1      	ldr	r2, [pc, #900]	; (80034ec <main+0x3c4>)
 8003168:	801a      	strh	r2, [r3, #0]
  const uint16_t lineThickness = 5;
 800316a:	23c8      	movs	r3, #200	; 0xc8
 800316c:	18fb      	adds	r3, r7, r3
 800316e:	2205      	movs	r2, #5
 8003170:	801a      	strh	r2, [r3, #0]
  const uint8_t chosenStatesFontSize = 2;
 8003172:	23c7      	movs	r3, #199	; 0xc7
 8003174:	18fb      	adds	r3, r7, r3
 8003176:	2202      	movs	r2, #2
 8003178:	701a      	strb	r2, [r3, #0]
  const uint8_t stateSelectorFontSize = 3;
 800317a:	23c6      	movs	r3, #198	; 0xc6
 800317c:	18fb      	adds	r3, r7, r3
 800317e:	2203      	movs	r2, #3
 8003180:	701a      	strb	r2, [r3, #0]
  constexpr uint16_t NUM_BOXES = 5;
 8003182:	23c4      	movs	r3, #196	; 0xc4
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	2205      	movs	r2, #5
 8003188:	801a      	strh	r2, [r3, #0]
  tftDisplay.setRotation(0);
 800318a:	0025      	movs	r5, r4
 800318c:	197b      	adds	r3, r7, r5
 800318e:	2100      	movs	r1, #0
 8003190:	0018      	movs	r0, r3
 8003192:	f001 fb84 	bl	800489e <_ZN7TFT_GFX11setRotationEh>
  //Set background to correct color and add outline
  tftDisplay.writeFillRect(0, 0, tftDisplay.width(), tftDisplay.height(), lineColor);
 8003196:	197b      	adds	r3, r7, r5
 8003198:	0018      	movs	r0, r3
 800319a:	f001 fbd2 	bl	8004942 <_ZN7TFT_GFX5widthEv>
 800319e:	0003      	movs	r3, r0
 80031a0:	b21c      	sxth	r4, r3
 80031a2:	197b      	adds	r3, r7, r5
 80031a4:	0018      	movs	r0, r3
 80031a6:	f001 fbd6 	bl	8004956 <_ZN7TFT_GFX6heightEv>
 80031aa:	0003      	movs	r3, r0
 80031ac:	b21b      	sxth	r3, r3
 80031ae:	1978      	adds	r0, r7, r5
 80031b0:	4acf      	ldr	r2, [pc, #828]	; (80034f0 <main+0x3c8>)
 80031b2:	9201      	str	r2, [sp, #4]
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	0023      	movs	r3, r4
 80031b8:	2200      	movs	r2, #0
 80031ba:	2100      	movs	r1, #0
 80031bc:	f000 fdf3 	bl	8003da6 <_ZN7TFT_GFX13writeFillRectEsssst>
  tftDisplay.writeFillRect(lineThickness, lineThickness, tftDisplay.width() - lineThickness * 2, tftDisplay.height() - lineThickness * 2, backgroundColor);
 80031c0:	197b      	adds	r3, r7, r5
 80031c2:	0018      	movs	r0, r3
 80031c4:	f001 fbbd 	bl	8004942 <_ZN7TFT_GFX5widthEv>
 80031c8:	0003      	movs	r3, r0
 80031ca:	3b0a      	subs	r3, #10
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	b21c      	sxth	r4, r3
 80031d0:	197b      	adds	r3, r7, r5
 80031d2:	0018      	movs	r0, r3
 80031d4:	f001 fbbf 	bl	8004956 <_ZN7TFT_GFX6heightEv>
 80031d8:	0003      	movs	r3, r0
 80031da:	3b0a      	subs	r3, #10
 80031dc:	b29b      	uxth	r3, r3
 80031de:	b21b      	sxth	r3, r3
 80031e0:	1978      	adds	r0, r7, r5
 80031e2:	2200      	movs	r2, #0
 80031e4:	9201      	str	r2, [sp, #4]
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	0023      	movs	r3, r4
 80031ea:	2205      	movs	r2, #5
 80031ec:	2105      	movs	r1, #5
 80031ee:	f000 fdda 	bl	8003da6 <_ZN7TFT_GFX13writeFillRectEsssst>
  //Draw the GUI lines
  tftDisplay.writeFillRect(0,(tftDisplay.height()-lineThickness)/2, tftDisplay.width(), lineThickness, lineColor);
 80031f2:	197b      	adds	r3, r7, r5
 80031f4:	0018      	movs	r0, r3
 80031f6:	f001 fbae 	bl	8004956 <_ZN7TFT_GFX6heightEv>
 80031fa:	0003      	movs	r3, r0
 80031fc:	3b05      	subs	r3, #5
 80031fe:	2b00      	cmp	r3, #0
 8003200:	da00      	bge.n	8003204 <main+0xdc>
 8003202:	3301      	adds	r3, #1
 8003204:	105b      	asrs	r3, r3, #1
 8003206:	b21c      	sxth	r4, r3
 8003208:	25a0      	movs	r5, #160	; 0xa0
 800320a:	197b      	adds	r3, r7, r5
 800320c:	0018      	movs	r0, r3
 800320e:	f001 fb98 	bl	8004942 <_ZN7TFT_GFX5widthEv>
 8003212:	0003      	movs	r3, r0
 8003214:	b21a      	sxth	r2, r3
 8003216:	1978      	adds	r0, r7, r5
 8003218:	4bb5      	ldr	r3, [pc, #724]	; (80034f0 <main+0x3c8>)
 800321a:	9301      	str	r3, [sp, #4]
 800321c:	2305      	movs	r3, #5
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	0013      	movs	r3, r2
 8003222:	0022      	movs	r2, r4
 8003224:	2100      	movs	r1, #0
 8003226:	f000 fdbe 	bl	8003da6 <_ZN7TFT_GFX13writeFillRectEsssst>
  for(uint16_t i = 1; i < NUM_BOXES; i++)
 800322a:	23de      	movs	r3, #222	; 0xde
 800322c:	18fb      	adds	r3, r7, r3
 800322e:	2201      	movs	r2, #1
 8003230:	801a      	strh	r2, [r3, #0]
 8003232:	23de      	movs	r3, #222	; 0xde
 8003234:	18fb      	adds	r3, r7, r3
 8003236:	881b      	ldrh	r3, [r3, #0]
 8003238:	2b04      	cmp	r3, #4
 800323a:	d832      	bhi.n	80032a2 <main+0x17a>
  {
	  tftDisplay.writeFillRect(0, tftDisplay.height()/2 + i*(tftDisplay.height()/(2 *NUM_BOXES)) - lineThickness/2, tftDisplay.width(), lineThickness, lineColor);
 800323c:	25a0      	movs	r5, #160	; 0xa0
 800323e:	197b      	adds	r3, r7, r5
 8003240:	0018      	movs	r0, r3
 8003242:	f001 fb88 	bl	8004956 <_ZN7TFT_GFX6heightEv>
 8003246:	0003      	movs	r3, r0
 8003248:	085b      	lsrs	r3, r3, #1
 800324a:	b29c      	uxth	r4, r3
 800324c:	197b      	adds	r3, r7, r5
 800324e:	0018      	movs	r0, r3
 8003250:	f001 fb81 	bl	8004956 <_ZN7TFT_GFX6heightEv>
 8003254:	0003      	movs	r3, r0
 8003256:	210a      	movs	r1, #10
 8003258:	0018      	movs	r0, r3
 800325a:	f7fc ffdf 	bl	800021c <__divsi3>
 800325e:	0003      	movs	r3, r0
 8003260:	b29b      	uxth	r3, r3
 8003262:	26de      	movs	r6, #222	; 0xde
 8003264:	19ba      	adds	r2, r7, r6
 8003266:	8812      	ldrh	r2, [r2, #0]
 8003268:	4353      	muls	r3, r2
 800326a:	b29b      	uxth	r3, r3
 800326c:	18e3      	adds	r3, r4, r3
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b02      	subs	r3, #2
 8003272:	b29b      	uxth	r3, r3
 8003274:	b21c      	sxth	r4, r3
 8003276:	197b      	adds	r3, r7, r5
 8003278:	0018      	movs	r0, r3
 800327a:	f001 fb62 	bl	8004942 <_ZN7TFT_GFX5widthEv>
 800327e:	0003      	movs	r3, r0
 8003280:	b21a      	sxth	r2, r3
 8003282:	1978      	adds	r0, r7, r5
 8003284:	4b9a      	ldr	r3, [pc, #616]	; (80034f0 <main+0x3c8>)
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	2305      	movs	r3, #5
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	0013      	movs	r3, r2
 800328e:	0022      	movs	r2, r4
 8003290:	2100      	movs	r1, #0
 8003292:	f000 fd88 	bl	8003da6 <_ZN7TFT_GFX13writeFillRectEsssst>
  for(uint16_t i = 1; i < NUM_BOXES; i++)
 8003296:	19bb      	adds	r3, r7, r6
 8003298:	881a      	ldrh	r2, [r3, #0]
 800329a:	19bb      	adds	r3, r7, r6
 800329c:	3201      	adds	r2, #1
 800329e:	801a      	strh	r2, [r3, #0]
 80032a0:	e7c7      	b.n	8003232 <main+0x10a>
  }

  TFT_TEXT_BOX instructionBox{&tftDisplay,backgroundColor,lineThickness + 8, lineThickness + 8, tftDisplay.width() - lineThickness - 8, false};
 80032a2:	25a0      	movs	r5, #160	; 0xa0
 80032a4:	197b      	adds	r3, r7, r5
 80032a6:	0018      	movs	r0, r3
 80032a8:	f001 fb4b 	bl	8004942 <_ZN7TFT_GFX5widthEv>
 80032ac:	0003      	movs	r3, r0
 80032ae:	3b0d      	subs	r3, #13
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	b21b      	sxth	r3, r3
 80032b4:	1979      	adds	r1, r7, r5
 80032b6:	268c      	movs	r6, #140	; 0x8c
 80032b8:	19b8      	adds	r0, r7, r6
 80032ba:	2200      	movs	r2, #0
 80032bc:	9202      	str	r2, [sp, #8]
 80032be:	9301      	str	r3, [sp, #4]
 80032c0:	230d      	movs	r3, #13
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	230d      	movs	r3, #13
 80032c6:	2200      	movs	r2, #0
 80032c8:	f001 fe04 	bl	8004ed4 <_ZN12TFT_TEXT_BOXC1EP7TFT_GFXtttsb>
  uint16_t bottomInstructionBox = instructionBox.write("*Hold OK button for 3 seconds to confirm selection.", fontColor, 1);
 80032cc:	23c2      	movs	r3, #194	; 0xc2
 80032ce:	18fc      	adds	r4, r7, r3
 80032d0:	4a87      	ldr	r2, [pc, #540]	; (80034f0 <main+0x3c8>)
 80032d2:	4988      	ldr	r1, [pc, #544]	; (80034f4 <main+0x3cc>)
 80032d4:	19b8      	adds	r0, r7, r6
 80032d6:	2301      	movs	r3, #1
 80032d8:	f001 fe70 	bl	8004fbc <_ZN12TFT_TEXT_BOX5writeEPKcth>
 80032dc:	0003      	movs	r3, r0
 80032de:	8023      	strh	r3, [r4, #0]
  TFT_TEXT_BOX mainTitle{&tftDisplay,backgroundColor,lineThickness + 8, bottomInstructionBox + 10, tftDisplay.width() - lineThickness - 8, false};
 80032e0:	23c2      	movs	r3, #194	; 0xc2
 80032e2:	18fb      	adds	r3, r7, r3
 80032e4:	881b      	ldrh	r3, [r3, #0]
 80032e6:	330a      	adds	r3, #10
 80032e8:	b29c      	uxth	r4, r3
 80032ea:	197b      	adds	r3, r7, r5
 80032ec:	0018      	movs	r0, r3
 80032ee:	f001 fb28 	bl	8004942 <_ZN7TFT_GFX5widthEv>
 80032f2:	0003      	movs	r3, r0
 80032f4:	3b0d      	subs	r3, #13
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	b21b      	sxth	r3, r3
 80032fa:	1979      	adds	r1, r7, r5
 80032fc:	2678      	movs	r6, #120	; 0x78
 80032fe:	19b8      	adds	r0, r7, r6
 8003300:	2200      	movs	r2, #0
 8003302:	9202      	str	r2, [sp, #8]
 8003304:	9301      	str	r3, [sp, #4]
 8003306:	9400      	str	r4, [sp, #0]
 8003308:	230d      	movs	r3, #13
 800330a:	2200      	movs	r2, #0
 800330c:	f001 fde2 	bl	8004ed4 <_ZN12TFT_TEXT_BOXC1EP7TFT_GFXtttsb>
  uint16_t bottomMainTitle = mainTitle.write("State Selection: ", fontColor, 2);
 8003310:	23c0      	movs	r3, #192	; 0xc0
 8003312:	18fc      	adds	r4, r7, r3
 8003314:	4a76      	ldr	r2, [pc, #472]	; (80034f0 <main+0x3c8>)
 8003316:	4978      	ldr	r1, [pc, #480]	; (80034f8 <main+0x3d0>)
 8003318:	19b8      	adds	r0, r7, r6
 800331a:	2302      	movs	r3, #2
 800331c:	f001 fe4e 	bl	8004fbc <_ZN12TFT_TEXT_BOX5writeEPKcth>
 8003320:	0003      	movs	r3, r0
 8003322:	8023      	strh	r3, [r4, #0]
  TFT_TEXT_BOX stateSelector{&tftDisplay, backgroundColor, lineThickness, bottomMainTitle + 25,tftDisplay.width() - lineThickness, true};
 8003324:	23c0      	movs	r3, #192	; 0xc0
 8003326:	18fb      	adds	r3, r7, r3
 8003328:	881b      	ldrh	r3, [r3, #0]
 800332a:	3319      	adds	r3, #25
 800332c:	b29c      	uxth	r4, r3
 800332e:	197b      	adds	r3, r7, r5
 8003330:	0018      	movs	r0, r3
 8003332:	f001 fb06 	bl	8004942 <_ZN7TFT_GFX5widthEv>
 8003336:	0003      	movs	r3, r0
 8003338:	3b05      	subs	r3, #5
 800333a:	b29b      	uxth	r3, r3
 800333c:	b21b      	sxth	r3, r3
 800333e:	1979      	adds	r1, r7, r5
 8003340:	2264      	movs	r2, #100	; 0x64
 8003342:	18b8      	adds	r0, r7, r2
 8003344:	2201      	movs	r2, #1
 8003346:	9202      	str	r2, [sp, #8]
 8003348:	9301      	str	r3, [sp, #4]
 800334a:	9400      	str	r4, [sp, #0]
 800334c:	2305      	movs	r3, #5
 800334e:	2200      	movs	r2, #0
 8003350:	f001 fdc0 	bl	8004ed4 <_ZN12TFT_TEXT_BOXC1EP7TFT_GFXtttsb>
  //Generate the chosenStates text boxes
  TFT_TEXT_BOX chosenStates[NUM_BOXES];
 8003354:	003b      	movs	r3, r7
 8003356:	2404      	movs	r4, #4
 8003358:	001d      	movs	r5, r3
 800335a:	2c00      	cmp	r4, #0
 800335c:	db05      	blt.n	800336a <main+0x242>
 800335e:	0028      	movs	r0, r5
 8003360:	f001 fe0b 	bl	8004f7a <_ZN12TFT_TEXT_BOXC1Ev>
 8003364:	3514      	adds	r5, #20
 8003366:	3c01      	subs	r4, #1
 8003368:	e7f7      	b.n	800335a <main+0x232>
  for(int i = 0; i < NUM_BOXES; i++)
 800336a:	2300      	movs	r3, #0
 800336c:	22d8      	movs	r2, #216	; 0xd8
 800336e:	18ba      	adds	r2, r7, r2
 8003370:	6013      	str	r3, [r2, #0]
 8003372:	23d8      	movs	r3, #216	; 0xd8
 8003374:	18fb      	adds	r3, r7, r3
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2b04      	cmp	r3, #4
 800337a:	dc6a      	bgt.n	8003452 <main+0x32a>
  {
	  uint16_t yPos = tftDisplay.height()/2.0f + (float)(2*i+1)*tftDisplay.height()/(2.0f* NUM_BOXES * 2.0f) - (chosenStatesFontSize * 8.0f)/2;
 800337c:	26a0      	movs	r6, #160	; 0xa0
 800337e:	19bb      	adds	r3, r7, r6
 8003380:	0018      	movs	r0, r3
 8003382:	f001 fae8 	bl	8004956 <_ZN7TFT_GFX6heightEv>
 8003386:	0003      	movs	r3, r0
 8003388:	0018      	movs	r0, r3
 800338a:	f7fd fe0d 	bl	8000fa8 <__aeabi_i2f>
 800338e:	1c03      	adds	r3, r0, #0
 8003390:	2180      	movs	r1, #128	; 0x80
 8003392:	05c9      	lsls	r1, r1, #23
 8003394:	1c18      	adds	r0, r3, #0
 8003396:	f7fd f9df 	bl	8000758 <__aeabi_fdiv>
 800339a:	1c03      	adds	r3, r0, #0
 800339c:	1c1c      	adds	r4, r3, #0
 800339e:	23d8      	movs	r3, #216	; 0xd8
 80033a0:	18fa      	adds	r2, r7, r3
 80033a2:	6813      	ldr	r3, [r2, #0]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	3301      	adds	r3, #1
 80033a8:	0018      	movs	r0, r3
 80033aa:	f7fd fdfd 	bl	8000fa8 <__aeabi_i2f>
 80033ae:	1c05      	adds	r5, r0, #0
 80033b0:	19bb      	adds	r3, r7, r6
 80033b2:	0018      	movs	r0, r3
 80033b4:	f001 facf 	bl	8004956 <_ZN7TFT_GFX6heightEv>
 80033b8:	0003      	movs	r3, r0
 80033ba:	0018      	movs	r0, r3
 80033bc:	f7fd fdf4 	bl	8000fa8 <__aeabi_i2f>
 80033c0:	1c03      	adds	r3, r0, #0
 80033c2:	1c19      	adds	r1, r3, #0
 80033c4:	1c28      	adds	r0, r5, #0
 80033c6:	f7fd fad9 	bl	800097c <__aeabi_fmul>
 80033ca:	1c03      	adds	r3, r0, #0
 80033cc:	494b      	ldr	r1, [pc, #300]	; (80034fc <main+0x3d4>)
 80033ce:	1c18      	adds	r0, r3, #0
 80033d0:	f7fd f9c2 	bl	8000758 <__aeabi_fdiv>
 80033d4:	1c03      	adds	r3, r0, #0
 80033d6:	1c19      	adds	r1, r3, #0
 80033d8:	1c20      	adds	r0, r4, #0
 80033da:	f7fd f823 	bl	8000424 <__aeabi_fadd>
 80033de:	1c03      	adds	r3, r0, #0
 80033e0:	2182      	movs	r1, #130	; 0x82
 80033e2:	05c9      	lsls	r1, r1, #23
 80033e4:	1c18      	adds	r0, r3, #0
 80033e6:	f7fd fbfb 	bl	8000be0 <__aeabi_fsub>
 80033ea:	1c03      	adds	r3, r0, #0
 80033ec:	25be      	movs	r5, #190	; 0xbe
 80033ee:	197c      	adds	r4, r7, r5
 80033f0:	1c18      	adds	r0, r3, #0
 80033f2:	f7fc ffff 	bl	80003f4 <__aeabi_f2uiz>
 80033f6:	0003      	movs	r3, r0
 80033f8:	8023      	strh	r3, [r4, #0]
	  chosenStates[i] = TFT_TEXT_BOX{&tftDisplay, backgroundColor, lineThickness + 8, yPos,tftDisplay.width() - lineThickness - 8, false};
 80033fa:	19bb      	adds	r3, r7, r6
 80033fc:	0018      	movs	r0, r3
 80033fe:	f001 faa0 	bl	8004942 <_ZN7TFT_GFX5widthEv>
 8003402:	0003      	movs	r3, r0
 8003404:	3b0d      	subs	r3, #13
 8003406:	b29b      	uxth	r3, r3
 8003408:	b21b      	sxth	r3, r3
 800340a:	19b9      	adds	r1, r7, r6
 800340c:	26a8      	movs	r6, #168	; 0xa8
 800340e:	19b8      	adds	r0, r7, r6
 8003410:	2200      	movs	r2, #0
 8003412:	9202      	str	r2, [sp, #8]
 8003414:	9301      	str	r3, [sp, #4]
 8003416:	197b      	adds	r3, r7, r5
 8003418:	881b      	ldrh	r3, [r3, #0]
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	230d      	movs	r3, #13
 800341e:	2200      	movs	r2, #0
 8003420:	f001 fd58 	bl	8004ed4 <_ZN12TFT_TEXT_BOXC1EP7TFT_GFXtttsb>
 8003424:	0039      	movs	r1, r7
 8003426:	23d8      	movs	r3, #216	; 0xd8
 8003428:	001c      	movs	r4, r3
 800342a:	18fb      	adds	r3, r7, r3
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	0013      	movs	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	189b      	adds	r3, r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	18ca      	adds	r2, r1, r3
 8003438:	19bb      	adds	r3, r7, r6
 800343a:	0010      	movs	r0, r2
 800343c:	0019      	movs	r1, r3
 800343e:	2311      	movs	r3, #17
 8003440:	001a      	movs	r2, r3
 8003442:	f001 fe77 	bl	8005134 <memcpy>
  for(int i = 0; i < NUM_BOXES; i++)
 8003446:	193b      	adds	r3, r7, r4
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	3301      	adds	r3, #1
 800344c:	193a      	adds	r2, r7, r4
 800344e:	6013      	str	r3, [r2, #0]
 8003450:	e78f      	b.n	8003372 <main+0x24a>
  }
  uint8_t i = 0;
 8003452:	23d7      	movs	r3, #215	; 0xd7
 8003454:	18fb      	adds	r3, r7, r3
 8003456:	2200      	movs	r2, #0
 8003458:	701a      	strb	r2, [r3, #0]
  while(1)
  {
	  stateSelector.write(stateNames[i], fontColor, stateSelectorFontSize);
 800345a:	23d7      	movs	r3, #215	; 0xd7
 800345c:	18fb      	adds	r3, r7, r3
 800345e:	781a      	ldrb	r2, [r3, #0]
 8003460:	4b27      	ldr	r3, [pc, #156]	; (8003500 <main+0x3d8>)
 8003462:	0092      	lsls	r2, r2, #2
 8003464:	58d1      	ldr	r1, [r2, r3]
 8003466:	4a22      	ldr	r2, [pc, #136]	; (80034f0 <main+0x3c8>)
 8003468:	2364      	movs	r3, #100	; 0x64
 800346a:	18f8      	adds	r0, r7, r3
 800346c:	2303      	movs	r3, #3
 800346e:	f001 fda5 	bl	8004fbc <_ZN12TFT_TEXT_BOX5writeEPKcth>
	  for(int j = 0; j < NUM_BOXES; j++)
 8003472:	2300      	movs	r3, #0
 8003474:	22d0      	movs	r2, #208	; 0xd0
 8003476:	18ba      	adds	r2, r7, r2
 8003478:	6013      	str	r3, [r2, #0]
 800347a:	23d0      	movs	r3, #208	; 0xd0
 800347c:	18fb      	adds	r3, r7, r3
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2b04      	cmp	r3, #4
 8003482:	dc1f      	bgt.n	80034c4 <main+0x39c>
	  {
		  chosenStatePrinter(&chosenStates[j], j+1, stateNames[i], fontColor, chosenStatesFontSize);
 8003484:	0039      	movs	r1, r7
 8003486:	25d0      	movs	r5, #208	; 0xd0
 8003488:	197b      	adds	r3, r7, r5
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	0013      	movs	r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	189b      	adds	r3, r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	18c8      	adds	r0, r1, r3
 8003496:	197b      	adds	r3, r7, r5
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	b2db      	uxtb	r3, r3
 800349c:	3301      	adds	r3, #1
 800349e:	b2d9      	uxtb	r1, r3
 80034a0:	23d7      	movs	r3, #215	; 0xd7
 80034a2:	18fb      	adds	r3, r7, r3
 80034a4:	781a      	ldrb	r2, [r3, #0]
 80034a6:	4b16      	ldr	r3, [pc, #88]	; (8003500 <main+0x3d8>)
 80034a8:	0092      	lsls	r2, r2, #2
 80034aa:	58d2      	ldr	r2, [r2, r3]
 80034ac:	4c10      	ldr	r4, [pc, #64]	; (80034f0 <main+0x3c8>)
 80034ae:	2302      	movs	r3, #2
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	0023      	movs	r3, r4
 80034b4:	f001 fce2 	bl	8004e7c <chosenStatePrinter>
	  for(int j = 0; j < NUM_BOXES; j++)
 80034b8:	197b      	adds	r3, r7, r5
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	3301      	adds	r3, #1
 80034be:	197a      	adds	r2, r7, r5
 80034c0:	6013      	str	r3, [r2, #0]
 80034c2:	e7da      	b.n	800347a <main+0x352>
	  }
	  HAL_Delay(500);
 80034c4:	23fa      	movs	r3, #250	; 0xfa
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	0018      	movs	r0, r3
 80034ca:	f7fd ff1b 	bl	8001304 <HAL_Delay>
	  i = (i+1)%50;
 80034ce:	24d7      	movs	r4, #215	; 0xd7
 80034d0:	193b      	adds	r3, r7, r4
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	3301      	adds	r3, #1
 80034d6:	2132      	movs	r1, #50	; 0x32
 80034d8:	0018      	movs	r0, r3
 80034da:	f7fc ff85 	bl	80003e8 <__aeabi_idivmod>
 80034de:	000b      	movs	r3, r1
 80034e0:	001a      	movs	r2, r3
 80034e2:	193b      	adds	r3, r7, r4
 80034e4:	701a      	strb	r2, [r3, #0]
  }
 80034e6:	e7b8      	b.n	800345a <main+0x332>
 80034e8:	20000084 	.word	0x20000084
 80034ec:	fffffc60 	.word	0xfffffc60
 80034f0:	0000fc60 	.word	0x0000fc60
 80034f4:	08005bbc 	.word	0x08005bbc
 80034f8:	08005bf0 	.word	0x08005bf0
 80034fc:	41a00000 	.word	0x41a00000
 8003500:	08005efc 	.word	0x08005efc

08003504 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003504:	b590      	push	{r4, r7, lr}
 8003506:	b099      	sub	sp, #100	; 0x64
 8003508:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800350a:	242c      	movs	r4, #44	; 0x2c
 800350c:	193b      	adds	r3, r7, r4
 800350e:	0018      	movs	r0, r3
 8003510:	2334      	movs	r3, #52	; 0x34
 8003512:	001a      	movs	r2, r3
 8003514:	2100      	movs	r1, #0
 8003516:	f001 fe16 	bl	8005146 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800351a:	231c      	movs	r3, #28
 800351c:	18fb      	adds	r3, r7, r3
 800351e:	0018      	movs	r0, r3
 8003520:	2310      	movs	r3, #16
 8003522:	001a      	movs	r2, r3
 8003524:	2100      	movs	r1, #0
 8003526:	f001 fe0e 	bl	8005146 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800352a:	003b      	movs	r3, r7
 800352c:	0018      	movs	r0, r3
 800352e:	231c      	movs	r3, #28
 8003530:	001a      	movs	r2, r3
 8003532:	2100      	movs	r1, #0
 8003534:	f001 fe07 	bl	8005146 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8003538:	193b      	adds	r3, r7, r4
 800353a:	2220      	movs	r2, #32
 800353c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800353e:	193b      	adds	r3, r7, r4
 8003540:	2201      	movs	r2, #1
 8003542:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003544:	193b      	adds	r3, r7, r4
 8003546:	2200      	movs	r2, #0
 8003548:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800354a:	193b      	adds	r3, r7, r4
 800354c:	0018      	movs	r0, r3
 800354e:	f7fe f945 	bl	80017dc <HAL_RCC_OscConfig>
 8003552:	0003      	movs	r3, r0
 8003554:	1e5a      	subs	r2, r3, #1
 8003556:	4193      	sbcs	r3, r2
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <_Z18SystemClock_Configv+0x5e>
  {
    Error_Handler();
 800355e:	f000 f955 	bl	800380c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003562:	211c      	movs	r1, #28
 8003564:	187b      	adds	r3, r7, r1
 8003566:	2207      	movs	r2, #7
 8003568:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 800356a:	187b      	adds	r3, r7, r1
 800356c:	2203      	movs	r2, #3
 800356e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003570:	187b      	adds	r3, r7, r1
 8003572:	2200      	movs	r2, #0
 8003574:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003576:	187b      	adds	r3, r7, r1
 8003578:	2200      	movs	r2, #0
 800357a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800357c:	187b      	adds	r3, r7, r1
 800357e:	2101      	movs	r1, #1
 8003580:	0018      	movs	r0, r3
 8003582:	f7fe fc8b 	bl	8001e9c <HAL_RCC_ClockConfig>
 8003586:	0003      	movs	r3, r0
 8003588:	1e5a      	subs	r2, r3, #1
 800358a:	4193      	sbcs	r3, r2
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <_Z18SystemClock_Configv+0x92>
  {
    Error_Handler();
 8003592:	f000 f93b 	bl	800380c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003596:	003b      	movs	r3, r7
 8003598:	2202      	movs	r2, #2
 800359a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800359c:	003b      	movs	r3, r7
 800359e:	2200      	movs	r2, #0
 80035a0:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035a2:	003b      	movs	r3, r7
 80035a4:	0018      	movs	r0, r3
 80035a6:	f7fe fe21 	bl	80021ec <HAL_RCCEx_PeriphCLKConfig>
 80035aa:	0003      	movs	r3, r0
 80035ac:	1e5a      	subs	r2, r3, #1
 80035ae:	4193      	sbcs	r3, r2
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <_Z18SystemClock_Configv+0xb6>
  {
    Error_Handler();
 80035b6:	f000 f929 	bl	800380c <Error_Handler>
  }
}
 80035ba:	46c0      	nop			; (mov r8, r8)
 80035bc:	46bd      	mov	sp, r7
 80035be:	b019      	add	sp, #100	; 0x64
 80035c0:	bd90      	pop	{r4, r7, pc}
	...

080035c4 <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80035ca:	4b28      	ldr	r3, [pc, #160]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 80035cc:	4a28      	ldr	r2, [pc, #160]	; (8003670 <_ZL12MX_SPI2_Initv+0xac>)
 80035ce:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80035d0:	4b26      	ldr	r3, [pc, #152]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 80035d2:	2282      	movs	r2, #130	; 0x82
 80035d4:	0052      	lsls	r2, r2, #1
 80035d6:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80035d8:	4b24      	ldr	r3, [pc, #144]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 80035da:	2200      	movs	r2, #0
 80035dc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80035de:	4b23      	ldr	r3, [pc, #140]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 80035e0:	22e0      	movs	r2, #224	; 0xe0
 80035e2:	00d2      	lsls	r2, r2, #3
 80035e4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80035e6:	4b21      	ldr	r3, [pc, #132]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 80035e8:	2202      	movs	r2, #2
 80035ea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80035ec:	4b1f      	ldr	r3, [pc, #124]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80035f2:	4b1e      	ldr	r3, [pc, #120]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 80035f4:	2280      	movs	r2, #128	; 0x80
 80035f6:	0092      	lsls	r2, r2, #2
 80035f8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80035fa:	4b1c      	ldr	r3, [pc, #112]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 80035fc:	2210      	movs	r2, #16
 80035fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003600:	4b1a      	ldr	r3, [pc, #104]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 8003602:	2200      	movs	r2, #0
 8003604:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003606:	4b19      	ldr	r3, [pc, #100]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 8003608:	2200      	movs	r2, #0
 800360a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800360c:	4b17      	ldr	r3, [pc, #92]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 800360e:	2200      	movs	r2, #0
 8003610:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003612:	4b16      	ldr	r3, [pc, #88]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 8003614:	2207      	movs	r2, #7
 8003616:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003618:	4b14      	ldr	r3, [pc, #80]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 800361a:	2200      	movs	r2, #0
 800361c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800361e:	4b13      	ldr	r3, [pc, #76]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 8003620:	2200      	movs	r2, #0
 8003622:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003624:	4b11      	ldr	r3, [pc, #68]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 8003626:	0018      	movs	r0, r3
 8003628:	f7fe fee0 	bl	80023ec <HAL_SPI_Init>
 800362c:	0003      	movs	r3, r0
 800362e:	1e5a      	subs	r2, r3, #1
 8003630:	4193      	sbcs	r3, r2
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <_ZL12MX_SPI2_Initv+0x78>
  {
    Error_Handler();
 8003638:	f000 f8e8 	bl	800380c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  //Send 1 random byte to reset the sck
  uint8_t temp = 0;
 800363c:	1dfb      	adds	r3, r7, #7
 800363e:	2200      	movs	r2, #0
 8003640:	701a      	strb	r2, [r3, #0]
  HAL_SPI_Transmit(&hspi2, &temp, sizeof(temp), HAL_MAX_DELAY);
 8003642:	2301      	movs	r3, #1
 8003644:	425b      	negs	r3, r3
 8003646:	1df9      	adds	r1, r7, #7
 8003648:	4808      	ldr	r0, [pc, #32]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 800364a:	2201      	movs	r2, #1
 800364c:	f7fe ff68 	bl	8002520 <HAL_SPI_Transmit>
  resetTftBoard();
 8003650:	f001 f98b 	bl	800496a <resetTftBoard>
  pullCSLow();
 8003654:	f001 f9a4 	bl	80049a0 <pullCSLow>
  ili9341_hspi_init(hspi2.Instance);
 8003658:	4b04      	ldr	r3, [pc, #16]	; (800366c <_ZL12MX_SPI2_Initv+0xa8>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	0018      	movs	r0, r3
 800365e:	f001 fa42 	bl	8004ae6 <ili9341_hspi_init>
  /* USER CODE END SPI2_Init 2 */

}
 8003662:	46c0      	nop			; (mov r8, r8)
 8003664:	46bd      	mov	sp, r7
 8003666:	b002      	add	sp, #8
 8003668:	bd80      	pop	{r7, pc}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	20000084 	.word	0x20000084
 8003670:	40003800 	.word	0x40003800

08003674 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003678:	4b16      	ldr	r3, [pc, #88]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800367a:	4a17      	ldr	r2, [pc, #92]	; (80036d8 <_ZL19MX_USART2_UART_Initv+0x64>)
 800367c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800367e:	4b15      	ldr	r3, [pc, #84]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8003680:	2296      	movs	r2, #150	; 0x96
 8003682:	0212      	lsls	r2, r2, #8
 8003684:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003686:	4b13      	ldr	r3, [pc, #76]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8003688:	2200      	movs	r2, #0
 800368a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800368c:	4b11      	ldr	r3, [pc, #68]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800368e:	2200      	movs	r2, #0
 8003690:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003692:	4b10      	ldr	r3, [pc, #64]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8003694:	2200      	movs	r2, #0
 8003696:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003698:	4b0e      	ldr	r3, [pc, #56]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800369a:	220c      	movs	r2, #12
 800369c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800369e:	4b0d      	ldr	r3, [pc, #52]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80036a4:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036aa:	4b0a      	ldr	r3, [pc, #40]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036b0:	4b08      	ldr	r3, [pc, #32]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80036b6:	4b07      	ldr	r3, [pc, #28]	; (80036d4 <_ZL19MX_USART2_UART_Initv+0x60>)
 80036b8:	0018      	movs	r0, r3
 80036ba:	f7ff f9c9 	bl	8002a50 <HAL_UART_Init>
 80036be:	0003      	movs	r3, r0
 80036c0:	1e5a      	subs	r2, r3, #1
 80036c2:	4193      	sbcs	r3, r2
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 80036ca:	f000 f89f 	bl	800380c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80036ce:	46c0      	nop			; (mov r8, r8)
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	200000e8 	.word	0x200000e8
 80036d8:	40004400 	.word	0x40004400

080036dc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80036dc:	b590      	push	{r4, r7, lr}
 80036de:	b08b      	sub	sp, #44	; 0x2c
 80036e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e2:	2414      	movs	r4, #20
 80036e4:	193b      	adds	r3, r7, r4
 80036e6:	0018      	movs	r0, r3
 80036e8:	2314      	movs	r3, #20
 80036ea:	001a      	movs	r2, r3
 80036ec:	2100      	movs	r1, #0
 80036ee:	f001 fd2a 	bl	8005146 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036f2:	4b43      	ldr	r3, [pc, #268]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 80036f4:	695a      	ldr	r2, [r3, #20]
 80036f6:	4b42      	ldr	r3, [pc, #264]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 80036f8:	2180      	movs	r1, #128	; 0x80
 80036fa:	0309      	lsls	r1, r1, #12
 80036fc:	430a      	orrs	r2, r1
 80036fe:	615a      	str	r2, [r3, #20]
 8003700:	4b3f      	ldr	r3, [pc, #252]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 8003702:	695a      	ldr	r2, [r3, #20]
 8003704:	2380      	movs	r3, #128	; 0x80
 8003706:	031b      	lsls	r3, r3, #12
 8003708:	4013      	ands	r3, r2
 800370a:	613b      	str	r3, [r7, #16]
 800370c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800370e:	4b3c      	ldr	r3, [pc, #240]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 8003710:	695a      	ldr	r2, [r3, #20]
 8003712:	4b3b      	ldr	r3, [pc, #236]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 8003714:	2180      	movs	r1, #128	; 0x80
 8003716:	03c9      	lsls	r1, r1, #15
 8003718:	430a      	orrs	r2, r1
 800371a:	615a      	str	r2, [r3, #20]
 800371c:	4b38      	ldr	r3, [pc, #224]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 800371e:	695a      	ldr	r2, [r3, #20]
 8003720:	2380      	movs	r3, #128	; 0x80
 8003722:	03db      	lsls	r3, r3, #15
 8003724:	4013      	ands	r3, r2
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800372a:	4b35      	ldr	r3, [pc, #212]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 800372c:	695a      	ldr	r2, [r3, #20]
 800372e:	4b34      	ldr	r3, [pc, #208]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 8003730:	2180      	movs	r1, #128	; 0x80
 8003732:	0289      	lsls	r1, r1, #10
 8003734:	430a      	orrs	r2, r1
 8003736:	615a      	str	r2, [r3, #20]
 8003738:	4b31      	ldr	r3, [pc, #196]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 800373a:	695a      	ldr	r2, [r3, #20]
 800373c:	2380      	movs	r3, #128	; 0x80
 800373e:	029b      	lsls	r3, r3, #10
 8003740:	4013      	ands	r3, r2
 8003742:	60bb      	str	r3, [r7, #8]
 8003744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003746:	4b2e      	ldr	r3, [pc, #184]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 8003748:	695a      	ldr	r2, [r3, #20]
 800374a:	4b2d      	ldr	r3, [pc, #180]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 800374c:	2180      	movs	r1, #128	; 0x80
 800374e:	02c9      	lsls	r1, r1, #11
 8003750:	430a      	orrs	r2, r1
 8003752:	615a      	str	r2, [r3, #20]
 8003754:	4b2a      	ldr	r3, [pc, #168]	; (8003800 <_ZL12MX_GPIO_Initv+0x124>)
 8003756:	695a      	ldr	r2, [r3, #20]
 8003758:	2380      	movs	r3, #128	; 0x80
 800375a:	02db      	lsls	r3, r3, #11
 800375c:	4013      	ands	r3, r2
 800375e:	607b      	str	r3, [r7, #4]
 8003760:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TFT_D_C_GPIO_Port, TFT_D_C_Pin, GPIO_PIN_RESET);
 8003762:	4b28      	ldr	r3, [pc, #160]	; (8003804 <_ZL12MX_GPIO_Initv+0x128>)
 8003764:	2200      	movs	r2, #0
 8003766:	2101      	movs	r1, #1
 8003768:	0018      	movs	r0, r3
 800376a:	f7fe f819 	bl	80017a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 800376e:	4b25      	ldr	r3, [pc, #148]	; (8003804 <_ZL12MX_GPIO_Initv+0x128>)
 8003770:	2201      	movs	r2, #1
 8003772:	2102      	movs	r1, #2
 8003774:	0018      	movs	r0, r3
 8003776:	f7fe f813 	bl	80017a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TFT_RST_Pin|LD2_Pin, GPIO_PIN_RESET);
 800377a:	2390      	movs	r3, #144	; 0x90
 800377c:	05db      	lsls	r3, r3, #23
 800377e:	2200      	movs	r2, #0
 8003780:	2121      	movs	r1, #33	; 0x21
 8003782:	0018      	movs	r0, r3
 8003784:	f7fe f80c 	bl	80017a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003788:	193b      	adds	r3, r7, r4
 800378a:	2280      	movs	r2, #128	; 0x80
 800378c:	0192      	lsls	r2, r2, #6
 800378e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003790:	193b      	adds	r3, r7, r4
 8003792:	4a1d      	ldr	r2, [pc, #116]	; (8003808 <_ZL12MX_GPIO_Initv+0x12c>)
 8003794:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003796:	193b      	adds	r3, r7, r4
 8003798:	2200      	movs	r2, #0
 800379a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800379c:	193b      	adds	r3, r7, r4
 800379e:	4a19      	ldr	r2, [pc, #100]	; (8003804 <_ZL12MX_GPIO_Initv+0x128>)
 80037a0:	0019      	movs	r1, r3
 80037a2:	0010      	movs	r0, r2
 80037a4:	f7fd fe80 	bl	80014a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_D_C_Pin SPI2_NSS_Pin */
  GPIO_InitStruct.Pin = TFT_D_C_Pin|SPI2_NSS_Pin;
 80037a8:	0021      	movs	r1, r4
 80037aa:	187b      	adds	r3, r7, r1
 80037ac:	2203      	movs	r2, #3
 80037ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037b0:	187b      	adds	r3, r7, r1
 80037b2:	2201      	movs	r2, #1
 80037b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b6:	187b      	adds	r3, r7, r1
 80037b8:	2200      	movs	r2, #0
 80037ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037bc:	187b      	adds	r3, r7, r1
 80037be:	2203      	movs	r2, #3
 80037c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037c2:	000c      	movs	r4, r1
 80037c4:	187b      	adds	r3, r7, r1
 80037c6:	4a0f      	ldr	r2, [pc, #60]	; (8003804 <_ZL12MX_GPIO_Initv+0x128>)
 80037c8:	0019      	movs	r1, r3
 80037ca:	0010      	movs	r0, r2
 80037cc:	f7fd fe6c 	bl	80014a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_RST_Pin LD2_Pin */
  GPIO_InitStruct.Pin = TFT_RST_Pin|LD2_Pin;
 80037d0:	0021      	movs	r1, r4
 80037d2:	187b      	adds	r3, r7, r1
 80037d4:	2221      	movs	r2, #33	; 0x21
 80037d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037d8:	187b      	adds	r3, r7, r1
 80037da:	2201      	movs	r2, #1
 80037dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037de:	187b      	adds	r3, r7, r1
 80037e0:	2200      	movs	r2, #0
 80037e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037e4:	187b      	adds	r3, r7, r1
 80037e6:	2200      	movs	r2, #0
 80037e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ea:	187a      	adds	r2, r7, r1
 80037ec:	2390      	movs	r3, #144	; 0x90
 80037ee:	05db      	lsls	r3, r3, #23
 80037f0:	0011      	movs	r1, r2
 80037f2:	0018      	movs	r0, r3
 80037f4:	f7fd fe58 	bl	80014a8 <HAL_GPIO_Init>

}
 80037f8:	46c0      	nop			; (mov r8, r8)
 80037fa:	46bd      	mov	sp, r7
 80037fc:	b00b      	add	sp, #44	; 0x2c
 80037fe:	bd90      	pop	{r4, r7, pc}
 8003800:	40021000 	.word	0x40021000
 8003804:	48000800 	.word	0x48000800
 8003808:	10210000 	.word	0x10210000

0800380c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003810:	46c0      	nop			; (mov r8, r8)
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
	...

08003818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800381e:	4b0f      	ldr	r3, [pc, #60]	; (800385c <HAL_MspInit+0x44>)
 8003820:	699a      	ldr	r2, [r3, #24]
 8003822:	4b0e      	ldr	r3, [pc, #56]	; (800385c <HAL_MspInit+0x44>)
 8003824:	2101      	movs	r1, #1
 8003826:	430a      	orrs	r2, r1
 8003828:	619a      	str	r2, [r3, #24]
 800382a:	4b0c      	ldr	r3, [pc, #48]	; (800385c <HAL_MspInit+0x44>)
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	2201      	movs	r2, #1
 8003830:	4013      	ands	r3, r2
 8003832:	607b      	str	r3, [r7, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003836:	4b09      	ldr	r3, [pc, #36]	; (800385c <HAL_MspInit+0x44>)
 8003838:	69da      	ldr	r2, [r3, #28]
 800383a:	4b08      	ldr	r3, [pc, #32]	; (800385c <HAL_MspInit+0x44>)
 800383c:	2180      	movs	r1, #128	; 0x80
 800383e:	0549      	lsls	r1, r1, #21
 8003840:	430a      	orrs	r2, r1
 8003842:	61da      	str	r2, [r3, #28]
 8003844:	4b05      	ldr	r3, [pc, #20]	; (800385c <HAL_MspInit+0x44>)
 8003846:	69da      	ldr	r2, [r3, #28]
 8003848:	2380      	movs	r3, #128	; 0x80
 800384a:	055b      	lsls	r3, r3, #21
 800384c:	4013      	ands	r3, r2
 800384e:	603b      	str	r3, [r7, #0]
 8003850:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	46bd      	mov	sp, r7
 8003856:	b002      	add	sp, #8
 8003858:	bd80      	pop	{r7, pc}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	40021000 	.word	0x40021000

08003860 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003860:	b590      	push	{r4, r7, lr}
 8003862:	b08b      	sub	sp, #44	; 0x2c
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003868:	2314      	movs	r3, #20
 800386a:	18fb      	adds	r3, r7, r3
 800386c:	0018      	movs	r0, r3
 800386e:	2314      	movs	r3, #20
 8003870:	001a      	movs	r2, r3
 8003872:	2100      	movs	r1, #0
 8003874:	f001 fc67 	bl	8005146 <memset>
  if(hspi->Instance==SPI2)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a2f      	ldr	r2, [pc, #188]	; (800393c <HAL_SPI_MspInit+0xdc>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d157      	bne.n	8003932 <HAL_SPI_MspInit+0xd2>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003882:	4b2f      	ldr	r3, [pc, #188]	; (8003940 <HAL_SPI_MspInit+0xe0>)
 8003884:	69da      	ldr	r2, [r3, #28]
 8003886:	4b2e      	ldr	r3, [pc, #184]	; (8003940 <HAL_SPI_MspInit+0xe0>)
 8003888:	2180      	movs	r1, #128	; 0x80
 800388a:	01c9      	lsls	r1, r1, #7
 800388c:	430a      	orrs	r2, r1
 800388e:	61da      	str	r2, [r3, #28]
 8003890:	4b2b      	ldr	r3, [pc, #172]	; (8003940 <HAL_SPI_MspInit+0xe0>)
 8003892:	69da      	ldr	r2, [r3, #28]
 8003894:	2380      	movs	r3, #128	; 0x80
 8003896:	01db      	lsls	r3, r3, #7
 8003898:	4013      	ands	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800389e:	4b28      	ldr	r3, [pc, #160]	; (8003940 <HAL_SPI_MspInit+0xe0>)
 80038a0:	695a      	ldr	r2, [r3, #20]
 80038a2:	4b27      	ldr	r3, [pc, #156]	; (8003940 <HAL_SPI_MspInit+0xe0>)
 80038a4:	2180      	movs	r1, #128	; 0x80
 80038a6:	0309      	lsls	r1, r1, #12
 80038a8:	430a      	orrs	r2, r1
 80038aa:	615a      	str	r2, [r3, #20]
 80038ac:	4b24      	ldr	r3, [pc, #144]	; (8003940 <HAL_SPI_MspInit+0xe0>)
 80038ae:	695a      	ldr	r2, [r3, #20]
 80038b0:	2380      	movs	r3, #128	; 0x80
 80038b2:	031b      	lsls	r3, r3, #12
 80038b4:	4013      	ands	r3, r2
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ba:	4b21      	ldr	r3, [pc, #132]	; (8003940 <HAL_SPI_MspInit+0xe0>)
 80038bc:	695a      	ldr	r2, [r3, #20]
 80038be:	4b20      	ldr	r3, [pc, #128]	; (8003940 <HAL_SPI_MspInit+0xe0>)
 80038c0:	2180      	movs	r1, #128	; 0x80
 80038c2:	02c9      	lsls	r1, r1, #11
 80038c4:	430a      	orrs	r2, r1
 80038c6:	615a      	str	r2, [r3, #20]
 80038c8:	4b1d      	ldr	r3, [pc, #116]	; (8003940 <HAL_SPI_MspInit+0xe0>)
 80038ca:	695a      	ldr	r2, [r3, #20]
 80038cc:	2380      	movs	r3, #128	; 0x80
 80038ce:	02db      	lsls	r3, r3, #11
 80038d0:	4013      	ands	r3, r2
 80038d2:	60bb      	str	r3, [r7, #8]
 80038d4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80038d6:	2114      	movs	r1, #20
 80038d8:	187b      	adds	r3, r7, r1
 80038da:	220c      	movs	r2, #12
 80038dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038de:	187b      	adds	r3, r7, r1
 80038e0:	2202      	movs	r2, #2
 80038e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e4:	187b      	adds	r3, r7, r1
 80038e6:	2200      	movs	r2, #0
 80038e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038ea:	187b      	adds	r3, r7, r1
 80038ec:	2203      	movs	r2, #3
 80038ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80038f0:	187b      	adds	r3, r7, r1
 80038f2:	2201      	movs	r2, #1
 80038f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038f6:	000c      	movs	r4, r1
 80038f8:	187b      	adds	r3, r7, r1
 80038fa:	4a12      	ldr	r2, [pc, #72]	; (8003944 <HAL_SPI_MspInit+0xe4>)
 80038fc:	0019      	movs	r1, r3
 80038fe:	0010      	movs	r0, r2
 8003900:	f7fd fdd2 	bl	80014a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003904:	0021      	movs	r1, r4
 8003906:	187b      	adds	r3, r7, r1
 8003908:	2280      	movs	r2, #128	; 0x80
 800390a:	00d2      	lsls	r2, r2, #3
 800390c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800390e:	187b      	adds	r3, r7, r1
 8003910:	2202      	movs	r2, #2
 8003912:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003914:	187b      	adds	r3, r7, r1
 8003916:	2200      	movs	r2, #0
 8003918:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800391a:	187b      	adds	r3, r7, r1
 800391c:	2203      	movs	r2, #3
 800391e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003920:	187b      	adds	r3, r7, r1
 8003922:	2205      	movs	r2, #5
 8003924:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003926:	187b      	adds	r3, r7, r1
 8003928:	4a07      	ldr	r2, [pc, #28]	; (8003948 <HAL_SPI_MspInit+0xe8>)
 800392a:	0019      	movs	r1, r3
 800392c:	0010      	movs	r0, r2
 800392e:	f7fd fdbb 	bl	80014a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003932:	46c0      	nop			; (mov r8, r8)
 8003934:	46bd      	mov	sp, r7
 8003936:	b00b      	add	sp, #44	; 0x2c
 8003938:	bd90      	pop	{r4, r7, pc}
 800393a:	46c0      	nop			; (mov r8, r8)
 800393c:	40003800 	.word	0x40003800
 8003940:	40021000 	.word	0x40021000
 8003944:	48000800 	.word	0x48000800
 8003948:	48000400 	.word	0x48000400

0800394c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b08a      	sub	sp, #40	; 0x28
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003954:	2314      	movs	r3, #20
 8003956:	18fb      	adds	r3, r7, r3
 8003958:	0018      	movs	r0, r3
 800395a:	2314      	movs	r3, #20
 800395c:	001a      	movs	r2, r3
 800395e:	2100      	movs	r1, #0
 8003960:	f001 fbf1 	bl	8005146 <memset>
  if(huart->Instance==USART2)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a1c      	ldr	r2, [pc, #112]	; (80039dc <HAL_UART_MspInit+0x90>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d132      	bne.n	80039d4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800396e:	4b1c      	ldr	r3, [pc, #112]	; (80039e0 <HAL_UART_MspInit+0x94>)
 8003970:	69da      	ldr	r2, [r3, #28]
 8003972:	4b1b      	ldr	r3, [pc, #108]	; (80039e0 <HAL_UART_MspInit+0x94>)
 8003974:	2180      	movs	r1, #128	; 0x80
 8003976:	0289      	lsls	r1, r1, #10
 8003978:	430a      	orrs	r2, r1
 800397a:	61da      	str	r2, [r3, #28]
 800397c:	4b18      	ldr	r3, [pc, #96]	; (80039e0 <HAL_UART_MspInit+0x94>)
 800397e:	69da      	ldr	r2, [r3, #28]
 8003980:	2380      	movs	r3, #128	; 0x80
 8003982:	029b      	lsls	r3, r3, #10
 8003984:	4013      	ands	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800398a:	4b15      	ldr	r3, [pc, #84]	; (80039e0 <HAL_UART_MspInit+0x94>)
 800398c:	695a      	ldr	r2, [r3, #20]
 800398e:	4b14      	ldr	r3, [pc, #80]	; (80039e0 <HAL_UART_MspInit+0x94>)
 8003990:	2180      	movs	r1, #128	; 0x80
 8003992:	0289      	lsls	r1, r1, #10
 8003994:	430a      	orrs	r2, r1
 8003996:	615a      	str	r2, [r3, #20]
 8003998:	4b11      	ldr	r3, [pc, #68]	; (80039e0 <HAL_UART_MspInit+0x94>)
 800399a:	695a      	ldr	r2, [r3, #20]
 800399c:	2380      	movs	r3, #128	; 0x80
 800399e:	029b      	lsls	r3, r3, #10
 80039a0:	4013      	ands	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80039a6:	2114      	movs	r1, #20
 80039a8:	187b      	adds	r3, r7, r1
 80039aa:	220c      	movs	r2, #12
 80039ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ae:	187b      	adds	r3, r7, r1
 80039b0:	2202      	movs	r2, #2
 80039b2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b4:	187b      	adds	r3, r7, r1
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039ba:	187b      	adds	r3, r7, r1
 80039bc:	2200      	movs	r2, #0
 80039be:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80039c0:	187b      	adds	r3, r7, r1
 80039c2:	2201      	movs	r2, #1
 80039c4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039c6:	187a      	adds	r2, r7, r1
 80039c8:	2390      	movs	r3, #144	; 0x90
 80039ca:	05db      	lsls	r3, r3, #23
 80039cc:	0011      	movs	r1, r2
 80039ce:	0018      	movs	r0, r3
 80039d0:	f7fd fd6a 	bl	80014a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80039d4:	46c0      	nop			; (mov r8, r8)
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b00a      	add	sp, #40	; 0x28
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40004400 	.word	0x40004400
 80039e0:	40021000 	.word	0x40021000

080039e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80039e8:	46c0      	nop			; (mov r8, r8)
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039f2:	e7fe      	b.n	80039f2 <HardFault_Handler+0x4>

080039f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80039f8:	46c0      	nop			; (mov r8, r8)
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a02:	46c0      	nop			; (mov r8, r8)
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a0c:	f7fd fc64 	bl	80012d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a10:	46c0      	nop			; (mov r8, r8)
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
	...

08003a18 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003a20:	4b11      	ldr	r3, [pc, #68]	; (8003a68 <_sbrk+0x50>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d102      	bne.n	8003a2e <_sbrk+0x16>
		heap_end = &end;
 8003a28:	4b0f      	ldr	r3, [pc, #60]	; (8003a68 <_sbrk+0x50>)
 8003a2a:	4a10      	ldr	r2, [pc, #64]	; (8003a6c <_sbrk+0x54>)
 8003a2c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003a2e:	4b0e      	ldr	r3, [pc, #56]	; (8003a68 <_sbrk+0x50>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003a34:	4b0c      	ldr	r3, [pc, #48]	; (8003a68 <_sbrk+0x50>)
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	18d3      	adds	r3, r2, r3
 8003a3c:	466a      	mov	r2, sp
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d907      	bls.n	8003a52 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003a42:	f001 fb4d 	bl	80050e0 <__errno>
 8003a46:	0003      	movs	r3, r0
 8003a48:	220c      	movs	r2, #12
 8003a4a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	425b      	negs	r3, r3
 8003a50:	e006      	b.n	8003a60 <_sbrk+0x48>
	}

	heap_end += incr;
 8003a52:	4b05      	ldr	r3, [pc, #20]	; (8003a68 <_sbrk+0x50>)
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	18d2      	adds	r2, r2, r3
 8003a5a:	4b03      	ldr	r3, [pc, #12]	; (8003a68 <_sbrk+0x50>)
 8003a5c:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
}
 8003a60:	0018      	movs	r0, r3
 8003a62:	46bd      	mov	sp, r7
 8003a64:	b004      	add	sp, #16
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	20000158 	.word	0x20000158
 8003a6c:	20000170 	.word	0x20000170

08003a70 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8003a74:	4b1a      	ldr	r3, [pc, #104]	; (8003ae0 <SystemInit+0x70>)
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	4b19      	ldr	r3, [pc, #100]	; (8003ae0 <SystemInit+0x70>)
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003a80:	4b17      	ldr	r3, [pc, #92]	; (8003ae0 <SystemInit+0x70>)
 8003a82:	685a      	ldr	r2, [r3, #4]
 8003a84:	4b16      	ldr	r3, [pc, #88]	; (8003ae0 <SystemInit+0x70>)
 8003a86:	4917      	ldr	r1, [pc, #92]	; (8003ae4 <SystemInit+0x74>)
 8003a88:	400a      	ands	r2, r1
 8003a8a:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8003a8c:	4b14      	ldr	r3, [pc, #80]	; (8003ae0 <SystemInit+0x70>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	4b13      	ldr	r3, [pc, #76]	; (8003ae0 <SystemInit+0x70>)
 8003a92:	4915      	ldr	r1, [pc, #84]	; (8003ae8 <SystemInit+0x78>)
 8003a94:	400a      	ands	r2, r1
 8003a96:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003a98:	4b11      	ldr	r3, [pc, #68]	; (8003ae0 <SystemInit+0x70>)
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	4b10      	ldr	r3, [pc, #64]	; (8003ae0 <SystemInit+0x70>)
 8003a9e:	4913      	ldr	r1, [pc, #76]	; (8003aec <SystemInit+0x7c>)
 8003aa0:	400a      	ands	r2, r1
 8003aa2:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8003aa4:	4b0e      	ldr	r3, [pc, #56]	; (8003ae0 <SystemInit+0x70>)
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	4b0d      	ldr	r3, [pc, #52]	; (8003ae0 <SystemInit+0x70>)
 8003aaa:	4911      	ldr	r1, [pc, #68]	; (8003af0 <SystemInit+0x80>)
 8003aac:	400a      	ands	r2, r1
 8003aae:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003ab0:	4b0b      	ldr	r3, [pc, #44]	; (8003ae0 <SystemInit+0x70>)
 8003ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ab4:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <SystemInit+0x70>)
 8003ab6:	210f      	movs	r1, #15
 8003ab8:	438a      	bics	r2, r1
 8003aba:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 8003abc:	4b08      	ldr	r3, [pc, #32]	; (8003ae0 <SystemInit+0x70>)
 8003abe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ac0:	4b07      	ldr	r3, [pc, #28]	; (8003ae0 <SystemInit+0x70>)
 8003ac2:	490c      	ldr	r1, [pc, #48]	; (8003af4 <SystemInit+0x84>)
 8003ac4:	400a      	ands	r2, r1
 8003ac6:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8003ac8:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <SystemInit+0x70>)
 8003aca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003acc:	4b04      	ldr	r3, [pc, #16]	; (8003ae0 <SystemInit+0x70>)
 8003ace:	2101      	movs	r1, #1
 8003ad0:	438a      	bics	r2, r1
 8003ad2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003ad4:	4b02      	ldr	r3, [pc, #8]	; (8003ae0 <SystemInit+0x70>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	609a      	str	r2, [r3, #8]

}
 8003ada:	46c0      	nop			; (mov r8, r8)
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	08ffb80c 	.word	0x08ffb80c
 8003ae8:	fef6ffff 	.word	0xfef6ffff
 8003aec:	fffbffff 	.word	0xfffbffff
 8003af0:	ffc0ffff 	.word	0xffc0ffff
 8003af4:	fffcfe2c 	.word	0xfffcfe2c

08003af8 <_ZN7TFT_GFX11getWordSizeEPKc>:

//Public Function Prototypes

//Private Function Definitions
uint8_t TFT_GFX::getWordSize(const char* string)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
	uint8_t counter = 0;
 8003b02:	230f      	movs	r3, #15
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	2200      	movs	r2, #0
 8003b08:	701a      	strb	r2, [r3, #0]
	while(*string != ' ' && *string != '\0')
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	2b20      	cmp	r3, #32
 8003b10:	d00d      	beq.n	8003b2e <_ZN7TFT_GFX11getWordSizeEPKc+0x36>
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d009      	beq.n	8003b2e <_ZN7TFT_GFX11getWordSizeEPKc+0x36>
	{
		counter++;
 8003b1a:	210f      	movs	r1, #15
 8003b1c:	187b      	adds	r3, r7, r1
 8003b1e:	781a      	ldrb	r2, [r3, #0]
 8003b20:	187b      	adds	r3, r7, r1
 8003b22:	3201      	adds	r2, #1
 8003b24:	701a      	strb	r2, [r3, #0]
		string++;
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	3301      	adds	r3, #1
 8003b2a:	603b      	str	r3, [r7, #0]
	while(*string != ' ' && *string != '\0')
 8003b2c:	e7ed      	b.n	8003b0a <_ZN7TFT_GFX11getWordSizeEPKc+0x12>
	}
	return counter;
 8003b2e:	230f      	movs	r3, #15
 8003b30:	18fb      	adds	r3, r7, r3
 8003b32:	781b      	ldrb	r3, [r3, #0]
}
 8003b34:	0018      	movs	r0, r3
 8003b36:	46bd      	mov	sp, r7
 8003b38:	b004      	add	sp, #16
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <_ZN7TFT_GFX11getLineSizeEPKch>:

uint8_t TFT_GFX::getLineSize(const char* string, uint8_t max_chars_in_line)
{
 8003b3c:	b5b0      	push	{r4, r5, r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	1dfb      	adds	r3, r7, #7
 8003b48:	701a      	strb	r2, [r3, #0]
	uint8_t currCharsInLine = 0;
 8003b4a:	2317      	movs	r3, #23
 8003b4c:	18fb      	adds	r3, r7, r3
 8003b4e:	2200      	movs	r2, #0
 8003b50:	701a      	strb	r2, [r3, #0]
	bool overFlowed = false;
 8003b52:	2316      	movs	r3, #22
 8003b54:	18fb      	adds	r3, r7, r3
 8003b56:	2200      	movs	r2, #0
 8003b58:	701a      	strb	r2, [r3, #0]
	while(*string && !overFlowed)
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d03f      	beq.n	8003be2 <_ZN7TFT_GFX11getLineSizeEPKch+0xa6>
 8003b62:	2316      	movs	r3, #22
 8003b64:	18fb      	adds	r3, r7, r3
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d13a      	bne.n	8003be2 <_ZN7TFT_GFX11getLineSizeEPKch+0xa6>
	{
		uint8_t nextWordSize = this->getWordSize(string);
 8003b6c:	2515      	movs	r5, #21
 8003b6e:	197c      	adds	r4, r7, r5
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	0011      	movs	r1, r2
 8003b76:	0018      	movs	r0, r3
 8003b78:	f7ff ffbe 	bl	8003af8 <_ZN7TFT_GFX11getWordSizeEPKc>
 8003b7c:	0003      	movs	r3, r0
 8003b7e:	7023      	strb	r3, [r4, #0]
		//This is to account for spaces
		if(nextWordSize == 0)
 8003b80:	197b      	adds	r3, r7, r5
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d103      	bne.n	8003b90 <_ZN7TFT_GFX11getLineSizeEPKch+0x54>
		{
			nextWordSize = 1;
 8003b88:	2315      	movs	r3, #21
 8003b8a:	18fb      	adds	r3, r7, r3
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	701a      	strb	r2, [r3, #0]
		}
		//Check if we overflow
		if(currCharsInLine + nextWordSize > max_chars_in_line)
 8003b90:	2317      	movs	r3, #23
 8003b92:	18fb      	adds	r3, r7, r3
 8003b94:	781a      	ldrb	r2, [r3, #0]
 8003b96:	2315      	movs	r3, #21
 8003b98:	18fb      	adds	r3, r7, r3
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	18d2      	adds	r2, r2, r3
 8003b9e:	1dfb      	adds	r3, r7, #7
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	dd0e      	ble.n	8003bc4 <_ZN7TFT_GFX11getLineSizeEPKch+0x88>
		{
			if(currCharsInLine == 0)
 8003ba6:	2317      	movs	r3, #23
 8003ba8:	18fb      	adds	r3, r7, r3
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d104      	bne.n	8003bba <_ZN7TFT_GFX11getLineSizeEPKch+0x7e>
			{
				currCharsInLine = max_chars_in_line;
 8003bb0:	2317      	movs	r3, #23
 8003bb2:	18fb      	adds	r3, r7, r3
 8003bb4:	1dfa      	adds	r2, r7, #7
 8003bb6:	7812      	ldrb	r2, [r2, #0]
 8003bb8:	701a      	strb	r2, [r3, #0]
			}
			overFlowed = true;
 8003bba:	2316      	movs	r3, #22
 8003bbc:	18fb      	adds	r3, r7, r3
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	701a      	strb	r2, [r3, #0]
 8003bc2:	e7ca      	b.n	8003b5a <_ZN7TFT_GFX11getLineSizeEPKch+0x1e>
		}else{
			currCharsInLine += nextWordSize;
 8003bc4:	2217      	movs	r2, #23
 8003bc6:	18bb      	adds	r3, r7, r2
 8003bc8:	18b9      	adds	r1, r7, r2
 8003bca:	2015      	movs	r0, #21
 8003bcc:	183a      	adds	r2, r7, r0
 8003bce:	7809      	ldrb	r1, [r1, #0]
 8003bd0:	7812      	ldrb	r2, [r2, #0]
 8003bd2:	188a      	adds	r2, r1, r2
 8003bd4:	701a      	strb	r2, [r3, #0]
			string += nextWordSize;
 8003bd6:	183b      	adds	r3, r7, r0
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	68ba      	ldr	r2, [r7, #8]
 8003bdc:	18d3      	adds	r3, r2, r3
 8003bde:	60bb      	str	r3, [r7, #8]
	while(*string && !overFlowed)
 8003be0:	e7bb      	b.n	8003b5a <_ZN7TFT_GFX11getLineSizeEPKch+0x1e>
		}
	}
	return currCharsInLine;
 8003be2:	2317      	movs	r3, #23
 8003be4:	18fb      	adds	r3, r7, r3
 8003be6:	781b      	ldrb	r3, [r3, #0]
}
 8003be8:	0018      	movs	r0, r3
 8003bea:	46bd      	mov	sp, r7
 8003bec:	b006      	add	sp, #24
 8003bee:	bdb0      	pop	{r4, r5, r7, pc}

08003bf0 <_ZN7TFT_GFX13getStringSizeEPKc>:

uint8_t TFT_GFX::getStringSize(const char* string)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
	uint8_t counter = 0;
 8003bfa:	230f      	movs	r3, #15
 8003bfc:	18fb      	adds	r3, r7, r3
 8003bfe:	2200      	movs	r2, #0
 8003c00:	701a      	strb	r2, [r3, #0]
	while(*(string++))
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	1c5a      	adds	r2, r3, #1
 8003c06:	603a      	str	r2, [r7, #0]
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	1e5a      	subs	r2, r3, #1
 8003c0c:	4193      	sbcs	r3, r2
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d006      	beq.n	8003c22 <_ZN7TFT_GFX13getStringSizeEPKc+0x32>
	{
		counter++;
 8003c14:	210f      	movs	r1, #15
 8003c16:	187b      	adds	r3, r7, r1
 8003c18:	781a      	ldrb	r2, [r3, #0]
 8003c1a:	187b      	adds	r3, r7, r1
 8003c1c:	3201      	adds	r2, #1
 8003c1e:	701a      	strb	r2, [r3, #0]
	while(*(string++))
 8003c20:	e7ef      	b.n	8003c02 <_ZN7TFT_GFX13getStringSizeEPKc+0x12>
	}
	return counter;
 8003c22:	230f      	movs	r3, #15
 8003c24:	18fb      	adds	r3, r7, r3
 8003c26:	781b      	ldrb	r3, [r3, #0]
}
 8003c28:	0018      	movs	r0, r3
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	b004      	add	sp, #16
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <_ZN7TFT_GFXC1EP11SPI_TypeDef>:
//Public Function Definitions
TFT_GFX::TFT_GFX(SPI_TypeDef *SPIx):
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
spiInstance{SPIx}, _width{ILI9341_TFTWIDTH}, _height{ILI9341_TFTHEIGHT}
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	601a      	str	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	22f0      	movs	r2, #240	; 0xf0
 8003c44:	809a      	strh	r2, [r3, #4]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	22a0      	movs	r2, #160	; 0xa0
 8003c4a:	0052      	lsls	r2, r2, #1
 8003c4c:	80da      	strh	r2, [r3, #6]
{}
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	0018      	movs	r0, r3
 8003c52:	46bd      	mov	sp, r7
 8003c54:	b002      	add	sp, #8
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <_ZN7TFT_GFX13setAddrWindowEtttt>:

void TFT_GFX::setAddrWindow(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h)
{
 8003c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	000c      	movs	r4, r1
 8003c62:	0010      	movs	r0, r2
 8003c64:	0019      	movs	r1, r3
 8003c66:	250a      	movs	r5, #10
 8003c68:	197b      	adds	r3, r7, r5
 8003c6a:	1c22      	adds	r2, r4, #0
 8003c6c:	801a      	strh	r2, [r3, #0]
 8003c6e:	2608      	movs	r6, #8
 8003c70:	19bb      	adds	r3, r7, r6
 8003c72:	1c02      	adds	r2, r0, #0
 8003c74:	801a      	strh	r2, [r3, #0]
 8003c76:	1dbb      	adds	r3, r7, #6
 8003c78:	1c0a      	adds	r2, r1, #0
 8003c7a:	801a      	strh	r2, [r3, #0]
    uint16_t x2 = (x1 + w - 1);
 8003c7c:	002c      	movs	r4, r5
 8003c7e:	193a      	adds	r2, r7, r4
 8003c80:	1dbb      	adds	r3, r7, #6
 8003c82:	8812      	ldrh	r2, [r2, #0]
 8003c84:	881b      	ldrh	r3, [r3, #0]
 8003c86:	18d3      	adds	r3, r2, r3
 8003c88:	b29a      	uxth	r2, r3
 8003c8a:	2316      	movs	r3, #22
 8003c8c:	18fb      	adds	r3, r7, r3
 8003c8e:	3a01      	subs	r2, #1
 8003c90:	801a      	strh	r2, [r3, #0]
    uint16_t y2 = (y1 + h - 1);
 8003c92:	0035      	movs	r5, r6
 8003c94:	197b      	adds	r3, r7, r5
 8003c96:	2228      	movs	r2, #40	; 0x28
 8003c98:	2108      	movs	r1, #8
 8003c9a:	1879      	adds	r1, r7, r1
 8003c9c:	1889      	adds	r1, r1, r2
 8003c9e:	881a      	ldrh	r2, [r3, #0]
 8003ca0:	880b      	ldrh	r3, [r1, #0]
 8003ca2:	18d3      	adds	r3, r2, r3
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	2614      	movs	r6, #20
 8003ca8:	19bb      	adds	r3, r7, r6
 8003caa:	3a01      	subs	r2, #1
 8003cac:	801a      	strh	r2, [r3, #0]
	// Set column range.
	hspi_cmd(this->spiInstance, 0x2A);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	212a      	movs	r1, #42	; 0x2a
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f000 febb 	bl	8004a30 <hspi_cmd>
	hspi_w16(this->spiInstance, x1);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	193b      	adds	r3, r7, r4
 8003cc0:	881b      	ldrh	r3, [r3, #0]
 8003cc2:	0019      	movs	r1, r3
 8003cc4:	0010      	movs	r0, r2
 8003cc6:	f000 fe8f 	bl	80049e8 <hspi_w16>
	hspi_w16(this->spiInstance, x2);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	2316      	movs	r3, #22
 8003cd0:	18fb      	adds	r3, r7, r3
 8003cd2:	881b      	ldrh	r3, [r3, #0]
 8003cd4:	0019      	movs	r1, r3
 8003cd6:	0010      	movs	r0, r2
 8003cd8:	f000 fe86 	bl	80049e8 <hspi_w16>
	
	// Set row range.
	hspi_cmd(this->spiInstance, 0x2B);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	212b      	movs	r1, #43	; 0x2b
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	f000 fea4 	bl	8004a30 <hspi_cmd>
	hspi_w16(this->spiInstance, y1);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	197b      	adds	r3, r7, r5
 8003cee:	881b      	ldrh	r3, [r3, #0]
 8003cf0:	0019      	movs	r1, r3
 8003cf2:	0010      	movs	r0, r2
 8003cf4:	f000 fe78 	bl	80049e8 <hspi_w16>
	hspi_w16(this->spiInstance, y2);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	19bb      	adds	r3, r7, r6
 8003cfe:	881b      	ldrh	r3, [r3, #0]
 8003d00:	0019      	movs	r1, r3
 8003d02:	0010      	movs	r0, r2
 8003d04:	f000 fe70 	bl	80049e8 <hspi_w16>
	
	// Set 'write to RAM'
	hspi_cmd(this->spiInstance, 0x2C);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	212c      	movs	r1, #44	; 0x2c
 8003d0e:	0018      	movs	r0, r3
 8003d10:	f000 fe8e 	bl	8004a30 <hspi_cmd>
}
 8003d14:	46c0      	nop			; (mov r8, r8)
 8003d16:	46bd      	mov	sp, r7
 8003d18:	b007      	add	sp, #28
 8003d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d1c <_ZN7TFT_GFX10writePixelEsst>:

void TFT_GFX::writePixel(int16_t x, int16_t y, uint16_t color) 
{
 8003d1c:	b5b0      	push	{r4, r5, r7, lr}
 8003d1e:	b086      	sub	sp, #24
 8003d20:	af02      	add	r7, sp, #8
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	000c      	movs	r4, r1
 8003d26:	0010      	movs	r0, r2
 8003d28:	0019      	movs	r1, r3
 8003d2a:	250a      	movs	r5, #10
 8003d2c:	197b      	adds	r3, r7, r5
 8003d2e:	1c22      	adds	r2, r4, #0
 8003d30:	801a      	strh	r2, [r3, #0]
 8003d32:	2308      	movs	r3, #8
 8003d34:	18fb      	adds	r3, r7, r3
 8003d36:	1c02      	adds	r2, r0, #0
 8003d38:	801a      	strh	r2, [r3, #0]
 8003d3a:	1dbb      	adds	r3, r7, #6
 8003d3c:	1c0a      	adds	r2, r1, #0
 8003d3e:	801a      	strh	r2, [r3, #0]
    if((x >= 0) && (x < this->_width) && (y >= 0) && (y < this->_height)) 
 8003d40:	197b      	adds	r3, r7, r5
 8003d42:	2200      	movs	r2, #0
 8003d44:	5e9b      	ldrsh	r3, [r3, r2]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	db29      	blt.n	8003d9e <_ZN7TFT_GFX10writePixelEsst+0x82>
 8003d4a:	230a      	movs	r3, #10
 8003d4c:	18fb      	adds	r3, r7, r3
 8003d4e:	2200      	movs	r2, #0
 8003d50:	5e9b      	ldrsh	r3, [r3, r2]
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	8892      	ldrh	r2, [r2, #4]
 8003d56:	4293      	cmp	r3, r2
 8003d58:	da21      	bge.n	8003d9e <_ZN7TFT_GFX10writePixelEsst+0x82>
 8003d5a:	2308      	movs	r3, #8
 8003d5c:	18fb      	adds	r3, r7, r3
 8003d5e:	2200      	movs	r2, #0
 8003d60:	5e9b      	ldrsh	r3, [r3, r2]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	db1b      	blt.n	8003d9e <_ZN7TFT_GFX10writePixelEsst+0x82>
 8003d66:	2308      	movs	r3, #8
 8003d68:	18fb      	adds	r3, r7, r3
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	5e9b      	ldrsh	r3, [r3, r2]
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	88d2      	ldrh	r2, [r2, #6]
 8003d72:	4293      	cmp	r3, r2
 8003d74:	da13      	bge.n	8003d9e <_ZN7TFT_GFX10writePixelEsst+0x82>
    {
        setAddrWindow(x, y, 1, 1);
 8003d76:	230a      	movs	r3, #10
 8003d78:	18fb      	adds	r3, r7, r3
 8003d7a:	8819      	ldrh	r1, [r3, #0]
 8003d7c:	2308      	movs	r3, #8
 8003d7e:	18fb      	adds	r3, r7, r3
 8003d80:	881a      	ldrh	r2, [r3, #0]
 8003d82:	68f8      	ldr	r0, [r7, #12]
 8003d84:	2301      	movs	r3, #1
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	2301      	movs	r3, #1
 8003d8a:	f7ff ff65 	bl	8003c58 <_ZN7TFT_GFX13setAddrWindowEtttt>
        hspi_w16(this->spiInstance, color);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	1dbb      	adds	r3, r7, #6
 8003d94:	881b      	ldrh	r3, [r3, #0]
 8003d96:	0019      	movs	r1, r3
 8003d98:	0010      	movs	r0, r2
 8003d9a:	f000 fe25 	bl	80049e8 <hspi_w16>
    }
}
 8003d9e:	46c0      	nop			; (mov r8, r8)
 8003da0:	46bd      	mov	sp, r7
 8003da2:	b004      	add	sp, #16
 8003da4:	bdb0      	pop	{r4, r5, r7, pc}

08003da6 <_ZN7TFT_GFX13writeFillRectEsssst>:

void TFT_GFX::writeFillRect(int16_t x, int16_t y,
  int16_t w, int16_t h, uint16_t color) {
 8003da6:	b5b0      	push	{r4, r5, r7, lr}
 8003da8:	b088      	sub	sp, #32
 8003daa:	af02      	add	r7, sp, #8
 8003dac:	60f8      	str	r0, [r7, #12]
 8003dae:	000c      	movs	r4, r1
 8003db0:	0010      	movs	r0, r2
 8003db2:	0019      	movs	r1, r3
 8003db4:	230a      	movs	r3, #10
 8003db6:	18fb      	adds	r3, r7, r3
 8003db8:	1c22      	adds	r2, r4, #0
 8003dba:	801a      	strh	r2, [r3, #0]
 8003dbc:	2308      	movs	r3, #8
 8003dbe:	18fb      	adds	r3, r7, r3
 8003dc0:	1c02      	adds	r2, r0, #0
 8003dc2:	801a      	strh	r2, [r3, #0]
 8003dc4:	1dbb      	adds	r3, r7, #6
 8003dc6:	1c0a      	adds	r2, r1, #0
 8003dc8:	801a      	strh	r2, [r3, #0]
    if(w && h) {                            // Nonzero width and height?
 8003dca:	1dbb      	adds	r3, r7, #6
 8003dcc:	2200      	movs	r2, #0
 8003dce:	5e9b      	ldrsh	r3, [r3, r2]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d100      	bne.n	8003dd6 <_ZN7TFT_GFX13writeFillRectEsssst+0x30>
 8003dd4:	e0c8      	b.n	8003f68 <_ZN7TFT_GFX13writeFillRectEsssst+0x1c2>
 8003dd6:	2328      	movs	r3, #40	; 0x28
 8003dd8:	18fb      	adds	r3, r7, r3
 8003dda:	2200      	movs	r2, #0
 8003ddc:	5e9b      	ldrsh	r3, [r3, r2]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d100      	bne.n	8003de4 <_ZN7TFT_GFX13writeFillRectEsssst+0x3e>
 8003de2:	e0c1      	b.n	8003f68 <_ZN7TFT_GFX13writeFillRectEsssst+0x1c2>
        if(w < 0) {                         // If negative width...
 8003de4:	1dbb      	adds	r3, r7, #6
 8003de6:	2200      	movs	r2, #0
 8003de8:	5e9b      	ldrsh	r3, [r3, r2]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	da10      	bge.n	8003e10 <_ZN7TFT_GFX13writeFillRectEsssst+0x6a>
            x +=  w + 1;                    //   Move X to left edge
 8003dee:	1dbb      	adds	r3, r7, #6
 8003df0:	881a      	ldrh	r2, [r3, #0]
 8003df2:	210a      	movs	r1, #10
 8003df4:	187b      	adds	r3, r7, r1
 8003df6:	881b      	ldrh	r3, [r3, #0]
 8003df8:	18d3      	adds	r3, r2, r3
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	187b      	adds	r3, r7, r1
 8003e02:	801a      	strh	r2, [r3, #0]
            w  = -w;                        //   Use positive width
 8003e04:	1dbb      	adds	r3, r7, #6
 8003e06:	881b      	ldrh	r3, [r3, #0]
 8003e08:	425b      	negs	r3, r3
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	1dbb      	adds	r3, r7, #6
 8003e0e:	801a      	strh	r2, [r3, #0]
        }
        if(x < this->_width) {                    // Not off right
 8003e10:	230a      	movs	r3, #10
 8003e12:	18fb      	adds	r3, r7, r3
 8003e14:	2200      	movs	r2, #0
 8003e16:	5e9b      	ldrsh	r3, [r3, r2]
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	8892      	ldrh	r2, [r2, #4]
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	db00      	blt.n	8003e22 <_ZN7TFT_GFX13writeFillRectEsssst+0x7c>
 8003e20:	e0a2      	b.n	8003f68 <_ZN7TFT_GFX13writeFillRectEsssst+0x1c2>
            if(h < 0) {                     // If negative height...
 8003e22:	2328      	movs	r3, #40	; 0x28
 8003e24:	18fb      	adds	r3, r7, r3
 8003e26:	2200      	movs	r2, #0
 8003e28:	5e9b      	ldrsh	r3, [r3, r2]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	da11      	bge.n	8003e52 <_ZN7TFT_GFX13writeFillRectEsssst+0xac>
                y +=  h + 1;                //   Move Y to top edge
 8003e2e:	2128      	movs	r1, #40	; 0x28
 8003e30:	187b      	adds	r3, r7, r1
 8003e32:	881a      	ldrh	r2, [r3, #0]
 8003e34:	2008      	movs	r0, #8
 8003e36:	183b      	adds	r3, r7, r0
 8003e38:	881b      	ldrh	r3, [r3, #0]
 8003e3a:	18d3      	adds	r3, r2, r3
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	3301      	adds	r3, #1
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	183b      	adds	r3, r7, r0
 8003e44:	801a      	strh	r2, [r3, #0]
                h  = -h;                    //   Use positive height
 8003e46:	187b      	adds	r3, r7, r1
 8003e48:	881b      	ldrh	r3, [r3, #0]
 8003e4a:	425b      	negs	r3, r3
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	187b      	adds	r3, r7, r1
 8003e50:	801a      	strh	r2, [r3, #0]
            }
            if(y < this->_height) {               // Not off bottom
 8003e52:	2308      	movs	r3, #8
 8003e54:	18fb      	adds	r3, r7, r3
 8003e56:	2200      	movs	r2, #0
 8003e58:	5e9b      	ldrsh	r3, [r3, r2]
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	88d2      	ldrh	r2, [r2, #6]
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	db00      	blt.n	8003e64 <_ZN7TFT_GFX13writeFillRectEsssst+0xbe>
 8003e62:	e081      	b.n	8003f68 <_ZN7TFT_GFX13writeFillRectEsssst+0x1c2>
                int16_t x2 = x + w - 1;
 8003e64:	230a      	movs	r3, #10
 8003e66:	18fb      	adds	r3, r7, r3
 8003e68:	881a      	ldrh	r2, [r3, #0]
 8003e6a:	1dbb      	adds	r3, r7, #6
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	18d3      	adds	r3, r2, r3
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	2116      	movs	r1, #22
 8003e78:	187b      	adds	r3, r7, r1
 8003e7a:	801a      	strh	r2, [r3, #0]
                if(x2 >= 0) {               // Not off left
 8003e7c:	187b      	adds	r3, r7, r1
 8003e7e:	2200      	movs	r2, #0
 8003e80:	5e9b      	ldrsh	r3, [r3, r2]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	da00      	bge.n	8003e88 <_ZN7TFT_GFX13writeFillRectEsssst+0xe2>
 8003e86:	e06f      	b.n	8003f68 <_ZN7TFT_GFX13writeFillRectEsssst+0x1c2>
                    int16_t y2 = y + h - 1;
 8003e88:	2308      	movs	r3, #8
 8003e8a:	18fb      	adds	r3, r7, r3
 8003e8c:	881a      	ldrh	r2, [r3, #0]
 8003e8e:	2328      	movs	r3, #40	; 0x28
 8003e90:	18fb      	adds	r3, r7, r3
 8003e92:	881b      	ldrh	r3, [r3, #0]
 8003e94:	18d3      	adds	r3, r2, r3
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	2114      	movs	r1, #20
 8003e9e:	187b      	adds	r3, r7, r1
 8003ea0:	801a      	strh	r2, [r3, #0]
                    if(y2 >= 0) {           // Not off top
 8003ea2:	187b      	adds	r3, r7, r1
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	5e9b      	ldrsh	r3, [r3, r2]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	db5d      	blt.n	8003f68 <_ZN7TFT_GFX13writeFillRectEsssst+0x1c2>
                        // Rectangle partly or fully overlaps screen
                        if(x  <  0)       { x = 0; w = x2 + 1; } // Clip left
 8003eac:	230a      	movs	r3, #10
 8003eae:	18fb      	adds	r3, r7, r3
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	5e9b      	ldrsh	r3, [r3, r2]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	da0a      	bge.n	8003ece <_ZN7TFT_GFX13writeFillRectEsssst+0x128>
 8003eb8:	230a      	movs	r3, #10
 8003eba:	18fb      	adds	r3, r7, r3
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	801a      	strh	r2, [r3, #0]
 8003ec0:	2316      	movs	r3, #22
 8003ec2:	18fb      	adds	r3, r7, r3
 8003ec4:	881b      	ldrh	r3, [r3, #0]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	1dbb      	adds	r3, r7, #6
 8003ecc:	801a      	strh	r2, [r3, #0]
                        if(y  <  0)       { y = 0; h = y2 + 1; } // Clip top
 8003ece:	2308      	movs	r3, #8
 8003ed0:	18fb      	adds	r3, r7, r3
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	5e9b      	ldrsh	r3, [r3, r2]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	da0b      	bge.n	8003ef2 <_ZN7TFT_GFX13writeFillRectEsssst+0x14c>
 8003eda:	2308      	movs	r3, #8
 8003edc:	18fb      	adds	r3, r7, r3
 8003ede:	2200      	movs	r2, #0
 8003ee0:	801a      	strh	r2, [r3, #0]
 8003ee2:	2314      	movs	r3, #20
 8003ee4:	18fb      	adds	r3, r7, r3
 8003ee6:	881b      	ldrh	r3, [r3, #0]
 8003ee8:	3301      	adds	r3, #1
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	2328      	movs	r3, #40	; 0x28
 8003eee:	18fb      	adds	r3, r7, r3
 8003ef0:	801a      	strh	r2, [r3, #0]
                        if(x2 >= this->_width)  { w = this->_width  - x;   } // Clip right
 8003ef2:	2316      	movs	r3, #22
 8003ef4:	18fb      	adds	r3, r7, r3
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	5e9b      	ldrsh	r3, [r3, r2]
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	8892      	ldrh	r2, [r2, #4]
 8003efe:	4293      	cmp	r3, r2
 8003f00:	db08      	blt.n	8003f14 <_ZN7TFT_GFX13writeFillRectEsssst+0x16e>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	889a      	ldrh	r2, [r3, #4]
 8003f06:	230a      	movs	r3, #10
 8003f08:	18fb      	adds	r3, r7, r3
 8003f0a:	881b      	ldrh	r3, [r3, #0]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	1dbb      	adds	r3, r7, #6
 8003f12:	801a      	strh	r2, [r3, #0]
                        if(y2 >= this->_height) { h = this->_height - y;   } // Clip bottom
 8003f14:	2314      	movs	r3, #20
 8003f16:	18fb      	adds	r3, r7, r3
 8003f18:	2200      	movs	r2, #0
 8003f1a:	5e9b      	ldrsh	r3, [r3, r2]
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	88d2      	ldrh	r2, [r2, #6]
 8003f20:	4293      	cmp	r3, r2
 8003f22:	db09      	blt.n	8003f38 <_ZN7TFT_GFX13writeFillRectEsssst+0x192>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	88da      	ldrh	r2, [r3, #6]
 8003f28:	2308      	movs	r3, #8
 8003f2a:	18fb      	adds	r3, r7, r3
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	2328      	movs	r3, #40	; 0x28
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	801a      	strh	r2, [r3, #0]
                        writeFillRectPreclipped(x, y, w, h, color);
 8003f38:	1dbb      	adds	r3, r7, #6
 8003f3a:	2400      	movs	r4, #0
 8003f3c:	5f1c      	ldrsh	r4, [r3, r4]
 8003f3e:	2308      	movs	r3, #8
 8003f40:	18fb      	adds	r3, r7, r3
 8003f42:	2200      	movs	r2, #0
 8003f44:	5e9a      	ldrsh	r2, [r3, r2]
 8003f46:	230a      	movs	r3, #10
 8003f48:	18fb      	adds	r3, r7, r3
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	5e59      	ldrsh	r1, [r3, r1]
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	232c      	movs	r3, #44	; 0x2c
 8003f52:	18fb      	adds	r3, r7, r3
 8003f54:	881b      	ldrh	r3, [r3, #0]
 8003f56:	9301      	str	r3, [sp, #4]
 8003f58:	2328      	movs	r3, #40	; 0x28
 8003f5a:	18fb      	adds	r3, r7, r3
 8003f5c:	2500      	movs	r5, #0
 8003f5e:	5f5b      	ldrsh	r3, [r3, r5]
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	0023      	movs	r3, r4
 8003f64:	f000 f804 	bl	8003f70 <_ZN7TFT_GFX23writeFillRectPreclippedEsssst>
                    }
                }
            }
        }
    }
}
 8003f68:	46c0      	nop			; (mov r8, r8)
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	b006      	add	sp, #24
 8003f6e:	bdb0      	pop	{r4, r5, r7, pc}

08003f70 <_ZN7TFT_GFX23writeFillRectPreclippedEsssst>:

inline void TFT_GFX::writeFillRectPreclipped(int16_t x, int16_t y,
  int16_t w, int16_t h, uint16_t color) {
 8003f70:	b5b0      	push	{r4, r5, r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af02      	add	r7, sp, #8
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	000c      	movs	r4, r1
 8003f7a:	0010      	movs	r0, r2
 8003f7c:	0019      	movs	r1, r3
 8003f7e:	250a      	movs	r5, #10
 8003f80:	197b      	adds	r3, r7, r5
 8003f82:	1c22      	adds	r2, r4, #0
 8003f84:	801a      	strh	r2, [r3, #0]
 8003f86:	2408      	movs	r4, #8
 8003f88:	193b      	adds	r3, r7, r4
 8003f8a:	1c02      	adds	r2, r0, #0
 8003f8c:	801a      	strh	r2, [r3, #0]
 8003f8e:	1dbb      	adds	r3, r7, #6
 8003f90:	1c0a      	adds	r2, r1, #0
 8003f92:	801a      	strh	r2, [r3, #0]
    setAddrWindow(x, y, w, h);
 8003f94:	197b      	adds	r3, r7, r5
 8003f96:	8819      	ldrh	r1, [r3, #0]
 8003f98:	193b      	adds	r3, r7, r4
 8003f9a:	881a      	ldrh	r2, [r3, #0]
 8003f9c:	1dbb      	adds	r3, r7, #6
 8003f9e:	881c      	ldrh	r4, [r3, #0]
 8003fa0:	2520      	movs	r5, #32
 8003fa2:	197b      	adds	r3, r7, r5
 8003fa4:	881b      	ldrh	r3, [r3, #0]
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	0023      	movs	r3, r4
 8003fac:	f7ff fe54 	bl	8003c58 <_ZN7TFT_GFX13setAddrWindowEtttt>
    writeColor(color, (uint32_t)w * h);
 8003fb0:	1dbb      	adds	r3, r7, #6
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	5e9b      	ldrsh	r3, [r3, r2]
 8003fb6:	197a      	adds	r2, r7, r5
 8003fb8:	2100      	movs	r1, #0
 8003fba:	5e52      	ldrsh	r2, [r2, r1]
 8003fbc:	435a      	muls	r2, r3
 8003fbe:	2324      	movs	r3, #36	; 0x24
 8003fc0:	18fb      	adds	r3, r7, r3
 8003fc2:	8819      	ldrh	r1, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	f000 f804 	bl	8003fd4 <_ZN7TFT_GFX10writeColorEtm>
}
 8003fcc:	46c0      	nop			; (mov r8, r8)
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b004      	add	sp, #16
 8003fd2:	bdb0      	pop	{r4, r5, r7, pc}

08003fd4 <_ZN7TFT_GFX10writeColorEtm>:

void TFT_GFX::writeColor(uint16_t color, uint32_t len){
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b086      	sub	sp, #24
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	607a      	str	r2, [r7, #4]
 8003fde:	230a      	movs	r3, #10
 8003fe0:	18fb      	adds	r3, r7, r3
 8003fe2:	1c0a      	adds	r2, r1, #0
 8003fe4:	801a      	strh	r2, [r3, #0]
	for(uint32_t i = 0; i < len; i++){
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	617b      	str	r3, [r7, #20]
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d20c      	bcs.n	800400c <_ZN7TFT_GFX10writeColorEtm+0x38>
		hspi_w16(this->spiInstance, color);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	230a      	movs	r3, #10
 8003ff8:	18fb      	adds	r3, r7, r3
 8003ffa:	881b      	ldrh	r3, [r3, #0]
 8003ffc:	0019      	movs	r1, r3
 8003ffe:	0010      	movs	r0, r2
 8004000:	f000 fcf2 	bl	80049e8 <hspi_w16>
	for(uint32_t i = 0; i < len; i++){
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	3301      	adds	r3, #1
 8004008:	617b      	str	r3, [r7, #20]
 800400a:	e7ee      	b.n	8003fea <_ZN7TFT_GFX10writeColorEtm+0x16>
	}
}
 800400c:	46c0      	nop			; (mov r8, r8)
 800400e:	46bd      	mov	sp, r7
 8004010:	b006      	add	sp, #24
 8004012:	bd80      	pop	{r7, pc}

08004014 <_ZN7TFT_GFX14writeFastVLineEssst>:

void inline TFT_GFX::writeFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color) {
 8004014:	b5b0      	push	{r4, r5, r7, lr}
 8004016:	b088      	sub	sp, #32
 8004018:	af02      	add	r7, sp, #8
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	000c      	movs	r4, r1
 800401e:	0010      	movs	r0, r2
 8004020:	0019      	movs	r1, r3
 8004022:	250a      	movs	r5, #10
 8004024:	197b      	adds	r3, r7, r5
 8004026:	1c22      	adds	r2, r4, #0
 8004028:	801a      	strh	r2, [r3, #0]
 800402a:	2308      	movs	r3, #8
 800402c:	18fb      	adds	r3, r7, r3
 800402e:	1c02      	adds	r2, r0, #0
 8004030:	801a      	strh	r2, [r3, #0]
 8004032:	1dbb      	adds	r3, r7, #6
 8004034:	1c0a      	adds	r2, r1, #0
 8004036:	801a      	strh	r2, [r3, #0]
    if((x >= 0) && (x < this->_width) && h) { // X on screen, nonzero height
 8004038:	197b      	adds	r3, r7, r5
 800403a:	2200      	movs	r2, #0
 800403c:	5e9b      	ldrsh	r3, [r3, r2]
 800403e:	2b00      	cmp	r3, #0
 8004040:	da00      	bge.n	8004044 <_ZN7TFT_GFX14writeFastVLineEssst+0x30>
 8004042:	e072      	b.n	800412a <_ZN7TFT_GFX14writeFastVLineEssst+0x116>
 8004044:	230a      	movs	r3, #10
 8004046:	18fb      	adds	r3, r7, r3
 8004048:	2200      	movs	r2, #0
 800404a:	5e9b      	ldrsh	r3, [r3, r2]
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	8892      	ldrh	r2, [r2, #4]
 8004050:	4293      	cmp	r3, r2
 8004052:	db00      	blt.n	8004056 <_ZN7TFT_GFX14writeFastVLineEssst+0x42>
 8004054:	e069      	b.n	800412a <_ZN7TFT_GFX14writeFastVLineEssst+0x116>
 8004056:	1dbb      	adds	r3, r7, #6
 8004058:	2200      	movs	r2, #0
 800405a:	5e9b      	ldrsh	r3, [r3, r2]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d064      	beq.n	800412a <_ZN7TFT_GFX14writeFastVLineEssst+0x116>
        if(h < 0) {                     // If negative height...
 8004060:	1dbb      	adds	r3, r7, #6
 8004062:	2200      	movs	r2, #0
 8004064:	5e9b      	ldrsh	r3, [r3, r2]
 8004066:	2b00      	cmp	r3, #0
 8004068:	da10      	bge.n	800408c <_ZN7TFT_GFX14writeFastVLineEssst+0x78>
            y +=  h + 1;                //   Move Y to top edge
 800406a:	1dbb      	adds	r3, r7, #6
 800406c:	881a      	ldrh	r2, [r3, #0]
 800406e:	2108      	movs	r1, #8
 8004070:	187b      	adds	r3, r7, r1
 8004072:	881b      	ldrh	r3, [r3, #0]
 8004074:	18d3      	adds	r3, r2, r3
 8004076:	b29b      	uxth	r3, r3
 8004078:	3301      	adds	r3, #1
 800407a:	b29a      	uxth	r2, r3
 800407c:	187b      	adds	r3, r7, r1
 800407e:	801a      	strh	r2, [r3, #0]
            h  = -h;                    //   Use positive height
 8004080:	1dbb      	adds	r3, r7, #6
 8004082:	881b      	ldrh	r3, [r3, #0]
 8004084:	425b      	negs	r3, r3
 8004086:	b29a      	uxth	r2, r3
 8004088:	1dbb      	adds	r3, r7, #6
 800408a:	801a      	strh	r2, [r3, #0]
        }
        if(y < this->_height) {               // Not off bottom
 800408c:	2308      	movs	r3, #8
 800408e:	18fb      	adds	r3, r7, r3
 8004090:	2200      	movs	r2, #0
 8004092:	5e9b      	ldrsh	r3, [r3, r2]
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	88d2      	ldrh	r2, [r2, #6]
 8004098:	4293      	cmp	r3, r2
 800409a:	da46      	bge.n	800412a <_ZN7TFT_GFX14writeFastVLineEssst+0x116>
            int16_t y2 = y + h - 1;
 800409c:	2308      	movs	r3, #8
 800409e:	18fb      	adds	r3, r7, r3
 80040a0:	881a      	ldrh	r2, [r3, #0]
 80040a2:	1dbb      	adds	r3, r7, #6
 80040a4:	881b      	ldrh	r3, [r3, #0]
 80040a6:	18d3      	adds	r3, r2, r3
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	3b01      	subs	r3, #1
 80040ac:	b29a      	uxth	r2, r3
 80040ae:	2116      	movs	r1, #22
 80040b0:	187b      	adds	r3, r7, r1
 80040b2:	801a      	strh	r2, [r3, #0]
            if(y2 >= 0) {               // Not off top
 80040b4:	187b      	adds	r3, r7, r1
 80040b6:	2200      	movs	r2, #0
 80040b8:	5e9b      	ldrsh	r3, [r3, r2]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	db35      	blt.n	800412a <_ZN7TFT_GFX14writeFastVLineEssst+0x116>
                // Line partly or fully overlaps screen
                if(y  <  0)       { y = 0; h = y2 + 1; } // Clip top
 80040be:	2308      	movs	r3, #8
 80040c0:	18fb      	adds	r3, r7, r3
 80040c2:	2200      	movs	r2, #0
 80040c4:	5e9b      	ldrsh	r3, [r3, r2]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	da0a      	bge.n	80040e0 <_ZN7TFT_GFX14writeFastVLineEssst+0xcc>
 80040ca:	2308      	movs	r3, #8
 80040cc:	18fb      	adds	r3, r7, r3
 80040ce:	2200      	movs	r2, #0
 80040d0:	801a      	strh	r2, [r3, #0]
 80040d2:	2316      	movs	r3, #22
 80040d4:	18fb      	adds	r3, r7, r3
 80040d6:	881b      	ldrh	r3, [r3, #0]
 80040d8:	3301      	adds	r3, #1
 80040da:	b29a      	uxth	r2, r3
 80040dc:	1dbb      	adds	r3, r7, #6
 80040de:	801a      	strh	r2, [r3, #0]
                if(y2 >= this->_height) { h = this->_height - y;   } // Clip bottom
 80040e0:	2316      	movs	r3, #22
 80040e2:	18fb      	adds	r3, r7, r3
 80040e4:	2200      	movs	r2, #0
 80040e6:	5e9b      	ldrsh	r3, [r3, r2]
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	88d2      	ldrh	r2, [r2, #6]
 80040ec:	4293      	cmp	r3, r2
 80040ee:	db08      	blt.n	8004102 <_ZN7TFT_GFX14writeFastVLineEssst+0xee>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	88da      	ldrh	r2, [r3, #6]
 80040f4:	2308      	movs	r3, #8
 80040f6:	18fb      	adds	r3, r7, r3
 80040f8:	881b      	ldrh	r3, [r3, #0]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	b29a      	uxth	r2, r3
 80040fe:	1dbb      	adds	r3, r7, #6
 8004100:	801a      	strh	r2, [r3, #0]
                writeFillRectPreclipped(x, y, 1, h, color);
 8004102:	2308      	movs	r3, #8
 8004104:	18fb      	adds	r3, r7, r3
 8004106:	2200      	movs	r2, #0
 8004108:	5e9a      	ldrsh	r2, [r3, r2]
 800410a:	230a      	movs	r3, #10
 800410c:	18fb      	adds	r3, r7, r3
 800410e:	2100      	movs	r1, #0
 8004110:	5e59      	ldrsh	r1, [r3, r1]
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	2328      	movs	r3, #40	; 0x28
 8004116:	18fb      	adds	r3, r7, r3
 8004118:	881b      	ldrh	r3, [r3, #0]
 800411a:	9301      	str	r3, [sp, #4]
 800411c:	1dbb      	adds	r3, r7, #6
 800411e:	2400      	movs	r4, #0
 8004120:	5f1b      	ldrsh	r3, [r3, r4]
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	2301      	movs	r3, #1
 8004126:	f7ff ff23 	bl	8003f70 <_ZN7TFT_GFX23writeFillRectPreclippedEsssst>
            }
        }
    }
}
 800412a:	46c0      	nop			; (mov r8, r8)
 800412c:	46bd      	mov	sp, r7
 800412e:	b006      	add	sp, #24
 8004130:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004134 <_ZN7TFT_GFX8drawCharEsshtthh>:
        }
    }
}

void TFT_GFX::drawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size_x, uint8_t size_y) 
{
 8004134:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004136:	b089      	sub	sp, #36	; 0x24
 8004138:	af02      	add	r7, sp, #8
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	000c      	movs	r4, r1
 800413e:	0010      	movs	r0, r2
 8004140:	0019      	movs	r1, r3
 8004142:	250a      	movs	r5, #10
 8004144:	197b      	adds	r3, r7, r5
 8004146:	1c22      	adds	r2, r4, #0
 8004148:	801a      	strh	r2, [r3, #0]
 800414a:	2308      	movs	r3, #8
 800414c:	18fb      	adds	r3, r7, r3
 800414e:	1c02      	adds	r2, r0, #0
 8004150:	801a      	strh	r2, [r3, #0]
 8004152:	1dfb      	adds	r3, r7, #7
 8004154:	1c0a      	adds	r2, r1, #0
 8004156:	701a      	strb	r2, [r3, #0]
    if((x >= this->_width)            || // Clip right
 8004158:	197b      	adds	r3, r7, r5
 800415a:	2200      	movs	r2, #0
 800415c:	5e9b      	ldrsh	r3, [r3, r2]
 800415e:	68fa      	ldr	r2, [r7, #12]
 8004160:	8892      	ldrh	r2, [r2, #4]
 8004162:	4293      	cmp	r3, r2
 8004164:	db00      	blt.n	8004168 <_ZN7TFT_GFX8drawCharEsshtthh+0x34>
 8004166:	e1c2      	b.n	80044ee <_ZN7TFT_GFX8drawCharEsshtthh+0x3ba>
        (y >= this->_height)           || // Clip bottom
 8004168:	2308      	movs	r3, #8
 800416a:	18fb      	adds	r3, r7, r3
 800416c:	2200      	movs	r2, #0
 800416e:	5e9b      	ldrsh	r3, [r3, r2]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	88d2      	ldrh	r2, [r2, #6]
    if((x >= this->_width)            || // Clip right
 8004174:	4293      	cmp	r3, r2
 8004176:	db00      	blt.n	800417a <_ZN7TFT_GFX8drawCharEsshtthh+0x46>
 8004178:	e1b9      	b.n	80044ee <_ZN7TFT_GFX8drawCharEsshtthh+0x3ba>
        ((x + 6 * size_x - 1) < 0) || // Clip left
 800417a:	230a      	movs	r3, #10
 800417c:	18fb      	adds	r3, r7, r3
 800417e:	2100      	movs	r1, #0
 8004180:	5e59      	ldrsh	r1, [r3, r1]
 8004182:	2330      	movs	r3, #48	; 0x30
 8004184:	2208      	movs	r2, #8
 8004186:	4694      	mov	ip, r2
 8004188:	44bc      	add	ip, r7
 800418a:	4463      	add	r3, ip
 800418c:	781a      	ldrb	r2, [r3, #0]
 800418e:	0013      	movs	r3, r2
 8004190:	005b      	lsls	r3, r3, #1
 8004192:	189b      	adds	r3, r3, r2
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	18cb      	adds	r3, r1, r3
 8004198:	3b01      	subs	r3, #1
        (y >= this->_height)           || // Clip bottom
 800419a:	2b00      	cmp	r3, #0
 800419c:	da00      	bge.n	80041a0 <_ZN7TFT_GFX8drawCharEsshtthh+0x6c>
 800419e:	e1a6      	b.n	80044ee <_ZN7TFT_GFX8drawCharEsshtthh+0x3ba>
        ((y + 8 * size_y - 1) < 0))   // Clip top
 80041a0:	2308      	movs	r3, #8
 80041a2:	18fb      	adds	r3, r7, r3
 80041a4:	2200      	movs	r2, #0
 80041a6:	5e9a      	ldrsh	r2, [r3, r2]
 80041a8:	2334      	movs	r3, #52	; 0x34
 80041aa:	2108      	movs	r1, #8
 80041ac:	468c      	mov	ip, r1
 80041ae:	44bc      	add	ip, r7
 80041b0:	4463      	add	r3, ip
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	00db      	lsls	r3, r3, #3
 80041b6:	18d3      	adds	r3, r2, r3
 80041b8:	3b01      	subs	r3, #1
        ((x + 6 * size_x - 1) < 0) || // Clip left
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	da00      	bge.n	80041c0 <_ZN7TFT_GFX8drawCharEsshtthh+0x8c>
 80041be:	e196      	b.n	80044ee <_ZN7TFT_GFX8drawCharEsshtthh+0x3ba>
        return;

    if(c >= 176) c++; // Handle 'classic' charset behavior
 80041c0:	1dfb      	adds	r3, r7, #7
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	2baf      	cmp	r3, #175	; 0xaf
 80041c6:	d904      	bls.n	80041d2 <_ZN7TFT_GFX8drawCharEsshtthh+0x9e>
 80041c8:	1dfb      	adds	r3, r7, #7
 80041ca:	781a      	ldrb	r2, [r3, #0]
 80041cc:	1dfb      	adds	r3, r7, #7
 80041ce:	3201      	adds	r2, #1
 80041d0:	701a      	strb	r2, [r3, #0]

    //startWrite();
    for(int8_t i=0; i<5; i++ ) { // Char bitmap = 5 columns
 80041d2:	2317      	movs	r3, #23
 80041d4:	18fb      	adds	r3, r7, r3
 80041d6:	2200      	movs	r2, #0
 80041d8:	701a      	strb	r2, [r3, #0]
 80041da:	2317      	movs	r3, #23
 80041dc:	18fb      	adds	r3, r7, r3
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	b25b      	sxtb	r3, r3
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	dd00      	ble.n	80041e8 <_ZN7TFT_GFX8drawCharEsshtthh+0xb4>
 80041e6:	e11f      	b.n	8004428 <_ZN7TFT_GFX8drawCharEsshtthh+0x2f4>
        uint8_t line = pgm_read_byte(&font[c * 5 + i]);
 80041e8:	1dfb      	adds	r3, r7, #7
 80041ea:	781a      	ldrb	r2, [r3, #0]
 80041ec:	0013      	movs	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	189a      	adds	r2, r3, r2
 80041f2:	2317      	movs	r3, #23
 80041f4:	18fb      	adds	r3, r7, r3
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	b25b      	sxtb	r3, r3
 80041fa:	18d2      	adds	r2, r2, r3
 80041fc:	2316      	movs	r3, #22
 80041fe:	18fb      	adds	r3, r7, r3
 8004200:	49bd      	ldr	r1, [pc, #756]	; (80044f8 <_ZN7TFT_GFX8drawCharEsshtthh+0x3c4>)
 8004202:	5c8a      	ldrb	r2, [r1, r2]
 8004204:	701a      	strb	r2, [r3, #0]
        for(int8_t j=0; j<8; j++, line >>= 1) {
 8004206:	2315      	movs	r3, #21
 8004208:	18fb      	adds	r3, r7, r3
 800420a:	2200      	movs	r2, #0
 800420c:	701a      	strb	r2, [r3, #0]
 800420e:	2315      	movs	r3, #21
 8004210:	18fb      	adds	r3, r7, r3
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	b25b      	sxtb	r3, r3
 8004216:	2b07      	cmp	r3, #7
 8004218:	dd00      	ble.n	800421c <_ZN7TFT_GFX8drawCharEsshtthh+0xe8>
 800421a:	e0fb      	b.n	8004414 <_ZN7TFT_GFX8drawCharEsshtthh+0x2e0>
            if(line & 1) {
 800421c:	2316      	movs	r3, #22
 800421e:	18fb      	adds	r3, r7, r3
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	2201      	movs	r2, #1
 8004224:	4013      	ands	r3, r2
 8004226:	d06c      	beq.n	8004302 <_ZN7TFT_GFX8drawCharEsshtthh+0x1ce>
                if(size_x == 1 && size_y == 1)
 8004228:	2330      	movs	r3, #48	; 0x30
 800422a:	2208      	movs	r2, #8
 800422c:	4694      	mov	ip, r2
 800422e:	44bc      	add	ip, r7
 8004230:	4463      	add	r3, ip
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d127      	bne.n	8004288 <_ZN7TFT_GFX8drawCharEsshtthh+0x154>
 8004238:	2334      	movs	r3, #52	; 0x34
 800423a:	2208      	movs	r2, #8
 800423c:	4694      	mov	ip, r2
 800423e:	44bc      	add	ip, r7
 8004240:	4463      	add	r3, ip
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	2b01      	cmp	r3, #1
 8004246:	d11f      	bne.n	8004288 <_ZN7TFT_GFX8drawCharEsshtthh+0x154>
                    writePixel(x+i, y+j, color);
 8004248:	2317      	movs	r3, #23
 800424a:	18fb      	adds	r3, r7, r3
 800424c:	781b      	ldrb	r3, [r3, #0]
 800424e:	b25b      	sxtb	r3, r3
 8004250:	b29a      	uxth	r2, r3
 8004252:	230a      	movs	r3, #10
 8004254:	18fb      	adds	r3, r7, r3
 8004256:	881b      	ldrh	r3, [r3, #0]
 8004258:	18d3      	adds	r3, r2, r3
 800425a:	b29b      	uxth	r3, r3
 800425c:	b219      	sxth	r1, r3
 800425e:	2315      	movs	r3, #21
 8004260:	18fb      	adds	r3, r7, r3
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	b25b      	sxtb	r3, r3
 8004266:	b29a      	uxth	r2, r3
 8004268:	2308      	movs	r3, #8
 800426a:	18fb      	adds	r3, r7, r3
 800426c:	881b      	ldrh	r3, [r3, #0]
 800426e:	18d3      	adds	r3, r2, r3
 8004270:	b29b      	uxth	r3, r3
 8004272:	b21a      	sxth	r2, r3
 8004274:	2328      	movs	r3, #40	; 0x28
 8004276:	2008      	movs	r0, #8
 8004278:	4684      	mov	ip, r0
 800427a:	44bc      	add	ip, r7
 800427c:	4463      	add	r3, ip
 800427e:	881b      	ldrh	r3, [r3, #0]
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f7ff fd4b 	bl	8003d1c <_ZN7TFT_GFX10writePixelEsst>
 8004286:	e0b5      	b.n	80043f4 <_ZN7TFT_GFX8drawCharEsshtthh+0x2c0>
                else
                    writeFillRect(x+i*size_x, y+j*size_y, size_x, size_y, color);
 8004288:	2317      	movs	r3, #23
 800428a:	18fb      	adds	r3, r7, r3
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	b25b      	sxtb	r3, r3
 8004290:	b29b      	uxth	r3, r3
 8004292:	2030      	movs	r0, #48	; 0x30
 8004294:	2408      	movs	r4, #8
 8004296:	193a      	adds	r2, r7, r4
 8004298:	1812      	adds	r2, r2, r0
 800429a:	7812      	ldrb	r2, [r2, #0]
 800429c:	b292      	uxth	r2, r2
 800429e:	4353      	muls	r3, r2
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	230a      	movs	r3, #10
 80042a4:	18fb      	adds	r3, r7, r3
 80042a6:	881b      	ldrh	r3, [r3, #0]
 80042a8:	18d3      	adds	r3, r2, r3
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	b219      	sxth	r1, r3
 80042ae:	2315      	movs	r3, #21
 80042b0:	18fb      	adds	r3, r7, r3
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	b25b      	sxtb	r3, r3
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	2634      	movs	r6, #52	; 0x34
 80042ba:	193a      	adds	r2, r7, r4
 80042bc:	1992      	adds	r2, r2, r6
 80042be:	7812      	ldrb	r2, [r2, #0]
 80042c0:	b292      	uxth	r2, r2
 80042c2:	4353      	muls	r3, r2
 80042c4:	b29a      	uxth	r2, r3
 80042c6:	0023      	movs	r3, r4
 80042c8:	001d      	movs	r5, r3
 80042ca:	18fb      	adds	r3, r7, r3
 80042cc:	881b      	ldrh	r3, [r3, #0]
 80042ce:	18d3      	adds	r3, r2, r3
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	b21c      	sxth	r4, r3
 80042d4:	002a      	movs	r2, r5
 80042d6:	18bb      	adds	r3, r7, r2
 80042d8:	181b      	adds	r3, r3, r0
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	b21d      	sxth	r5, r3
 80042de:	18bb      	adds	r3, r7, r2
 80042e0:	199b      	adds	r3, r3, r6
 80042e2:	781b      	ldrb	r3, [r3, #0]
 80042e4:	b21b      	sxth	r3, r3
 80042e6:	68f8      	ldr	r0, [r7, #12]
 80042e8:	2228      	movs	r2, #40	; 0x28
 80042ea:	2608      	movs	r6, #8
 80042ec:	46b4      	mov	ip, r6
 80042ee:	44bc      	add	ip, r7
 80042f0:	4462      	add	r2, ip
 80042f2:	8812      	ldrh	r2, [r2, #0]
 80042f4:	9201      	str	r2, [sp, #4]
 80042f6:	9300      	str	r3, [sp, #0]
 80042f8:	002b      	movs	r3, r5
 80042fa:	0022      	movs	r2, r4
 80042fc:	f7ff fd53 	bl	8003da6 <_ZN7TFT_GFX13writeFillRectEsssst>
 8004300:	e078      	b.n	80043f4 <_ZN7TFT_GFX8drawCharEsshtthh+0x2c0>
            } else if(bg != color) {
 8004302:	232c      	movs	r3, #44	; 0x2c
 8004304:	2208      	movs	r2, #8
 8004306:	4694      	mov	ip, r2
 8004308:	44bc      	add	ip, r7
 800430a:	4463      	add	r3, ip
 800430c:	2228      	movs	r2, #40	; 0x28
 800430e:	2108      	movs	r1, #8
 8004310:	1879      	adds	r1, r7, r1
 8004312:	1889      	adds	r1, r1, r2
 8004314:	881a      	ldrh	r2, [r3, #0]
 8004316:	880b      	ldrh	r3, [r1, #0]
 8004318:	429a      	cmp	r2, r3
 800431a:	d06b      	beq.n	80043f4 <_ZN7TFT_GFX8drawCharEsshtthh+0x2c0>
                if(size_x == 1 && size_y == 1)
 800431c:	2330      	movs	r3, #48	; 0x30
 800431e:	2208      	movs	r2, #8
 8004320:	4694      	mov	ip, r2
 8004322:	44bc      	add	ip, r7
 8004324:	4463      	add	r3, ip
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d127      	bne.n	800437c <_ZN7TFT_GFX8drawCharEsshtthh+0x248>
 800432c:	2334      	movs	r3, #52	; 0x34
 800432e:	2208      	movs	r2, #8
 8004330:	4694      	mov	ip, r2
 8004332:	44bc      	add	ip, r7
 8004334:	4463      	add	r3, ip
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d11f      	bne.n	800437c <_ZN7TFT_GFX8drawCharEsshtthh+0x248>
                    writePixel(x+i, y+j, bg);
 800433c:	2317      	movs	r3, #23
 800433e:	18fb      	adds	r3, r7, r3
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	b25b      	sxtb	r3, r3
 8004344:	b29a      	uxth	r2, r3
 8004346:	230a      	movs	r3, #10
 8004348:	18fb      	adds	r3, r7, r3
 800434a:	881b      	ldrh	r3, [r3, #0]
 800434c:	18d3      	adds	r3, r2, r3
 800434e:	b29b      	uxth	r3, r3
 8004350:	b219      	sxth	r1, r3
 8004352:	2315      	movs	r3, #21
 8004354:	18fb      	adds	r3, r7, r3
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	b25b      	sxtb	r3, r3
 800435a:	b29a      	uxth	r2, r3
 800435c:	2308      	movs	r3, #8
 800435e:	18fb      	adds	r3, r7, r3
 8004360:	881b      	ldrh	r3, [r3, #0]
 8004362:	18d3      	adds	r3, r2, r3
 8004364:	b29b      	uxth	r3, r3
 8004366:	b21a      	sxth	r2, r3
 8004368:	232c      	movs	r3, #44	; 0x2c
 800436a:	2008      	movs	r0, #8
 800436c:	4684      	mov	ip, r0
 800436e:	44bc      	add	ip, r7
 8004370:	4463      	add	r3, ip
 8004372:	881b      	ldrh	r3, [r3, #0]
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	f7ff fcd1 	bl	8003d1c <_ZN7TFT_GFX10writePixelEsst>
 800437a:	e03b      	b.n	80043f4 <_ZN7TFT_GFX8drawCharEsshtthh+0x2c0>
                else
                    writeFillRect(x+i*size_x, y+j*size_y, size_x, size_y, bg);
 800437c:	2317      	movs	r3, #23
 800437e:	18fb      	adds	r3, r7, r3
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	b25b      	sxtb	r3, r3
 8004384:	b29b      	uxth	r3, r3
 8004386:	2030      	movs	r0, #48	; 0x30
 8004388:	2408      	movs	r4, #8
 800438a:	193a      	adds	r2, r7, r4
 800438c:	1812      	adds	r2, r2, r0
 800438e:	7812      	ldrb	r2, [r2, #0]
 8004390:	b292      	uxth	r2, r2
 8004392:	4353      	muls	r3, r2
 8004394:	b29a      	uxth	r2, r3
 8004396:	230a      	movs	r3, #10
 8004398:	18fb      	adds	r3, r7, r3
 800439a:	881b      	ldrh	r3, [r3, #0]
 800439c:	18d3      	adds	r3, r2, r3
 800439e:	b29b      	uxth	r3, r3
 80043a0:	b219      	sxth	r1, r3
 80043a2:	2315      	movs	r3, #21
 80043a4:	18fb      	adds	r3, r7, r3
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	b25b      	sxtb	r3, r3
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	2634      	movs	r6, #52	; 0x34
 80043ae:	193a      	adds	r2, r7, r4
 80043b0:	1992      	adds	r2, r2, r6
 80043b2:	7812      	ldrb	r2, [r2, #0]
 80043b4:	b292      	uxth	r2, r2
 80043b6:	4353      	muls	r3, r2
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	0023      	movs	r3, r4
 80043bc:	001d      	movs	r5, r3
 80043be:	18fb      	adds	r3, r7, r3
 80043c0:	881b      	ldrh	r3, [r3, #0]
 80043c2:	18d3      	adds	r3, r2, r3
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	b21c      	sxth	r4, r3
 80043c8:	002a      	movs	r2, r5
 80043ca:	18bb      	adds	r3, r7, r2
 80043cc:	181b      	adds	r3, r3, r0
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	b21d      	sxth	r5, r3
 80043d2:	18bb      	adds	r3, r7, r2
 80043d4:	199b      	adds	r3, r3, r6
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	b21b      	sxth	r3, r3
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	222c      	movs	r2, #44	; 0x2c
 80043de:	2608      	movs	r6, #8
 80043e0:	46b4      	mov	ip, r6
 80043e2:	44bc      	add	ip, r7
 80043e4:	4462      	add	r2, ip
 80043e6:	8812      	ldrh	r2, [r2, #0]
 80043e8:	9201      	str	r2, [sp, #4]
 80043ea:	9300      	str	r3, [sp, #0]
 80043ec:	002b      	movs	r3, r5
 80043ee:	0022      	movs	r2, r4
 80043f0:	f7ff fcd9 	bl	8003da6 <_ZN7TFT_GFX13writeFillRectEsssst>
        for(int8_t j=0; j<8; j++, line >>= 1) {
 80043f4:	2115      	movs	r1, #21
 80043f6:	187b      	adds	r3, r7, r1
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	b25b      	sxtb	r3, r3
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	3301      	adds	r3, #1
 8004400:	b2da      	uxtb	r2, r3
 8004402:	187b      	adds	r3, r7, r1
 8004404:	701a      	strb	r2, [r3, #0]
 8004406:	2116      	movs	r1, #22
 8004408:	187b      	adds	r3, r7, r1
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	105a      	asrs	r2, r3, #1
 800440e:	187b      	adds	r3, r7, r1
 8004410:	701a      	strb	r2, [r3, #0]
 8004412:	e6fc      	b.n	800420e <_ZN7TFT_GFX8drawCharEsshtthh+0xda>
    for(int8_t i=0; i<5; i++ ) { // Char bitmap = 5 columns
 8004414:	2117      	movs	r1, #23
 8004416:	187b      	adds	r3, r7, r1
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	b25b      	sxtb	r3, r3
 800441c:	b2db      	uxtb	r3, r3
 800441e:	3301      	adds	r3, #1
 8004420:	b2da      	uxtb	r2, r3
 8004422:	187b      	adds	r3, r7, r1
 8004424:	701a      	strb	r2, [r3, #0]
 8004426:	e6d8      	b.n	80041da <_ZN7TFT_GFX8drawCharEsshtthh+0xa6>
            }
        }
    }
    if(bg != color) { // If opaque, draw vertical line for last column
 8004428:	232c      	movs	r3, #44	; 0x2c
 800442a:	2208      	movs	r2, #8
 800442c:	4694      	mov	ip, r2
 800442e:	44bc      	add	ip, r7
 8004430:	4463      	add	r3, ip
 8004432:	2228      	movs	r2, #40	; 0x28
 8004434:	2108      	movs	r1, #8
 8004436:	1879      	adds	r1, r7, r1
 8004438:	1889      	adds	r1, r1, r2
 800443a:	881a      	ldrh	r2, [r3, #0]
 800443c:	880b      	ldrh	r3, [r1, #0]
 800443e:	429a      	cmp	r2, r3
 8004440:	d056      	beq.n	80044f0 <_ZN7TFT_GFX8drawCharEsshtthh+0x3bc>
        if(size_x == 1 && size_y == 1) writeFastVLine(x+5, y, 8, bg);
 8004442:	2330      	movs	r3, #48	; 0x30
 8004444:	2208      	movs	r2, #8
 8004446:	4694      	mov	ip, r2
 8004448:	44bc      	add	ip, r7
 800444a:	4463      	add	r3, ip
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d11d      	bne.n	800448e <_ZN7TFT_GFX8drawCharEsshtthh+0x35a>
 8004452:	2334      	movs	r3, #52	; 0x34
 8004454:	2208      	movs	r2, #8
 8004456:	4694      	mov	ip, r2
 8004458:	44bc      	add	ip, r7
 800445a:	4463      	add	r3, ip
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d115      	bne.n	800448e <_ZN7TFT_GFX8drawCharEsshtthh+0x35a>
 8004462:	230a      	movs	r3, #10
 8004464:	18fb      	adds	r3, r7, r3
 8004466:	881b      	ldrh	r3, [r3, #0]
 8004468:	3305      	adds	r3, #5
 800446a:	b29b      	uxth	r3, r3
 800446c:	b219      	sxth	r1, r3
 800446e:	2308      	movs	r3, #8
 8004470:	18fb      	adds	r3, r7, r3
 8004472:	2200      	movs	r2, #0
 8004474:	5e9a      	ldrsh	r2, [r3, r2]
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	232c      	movs	r3, #44	; 0x2c
 800447a:	2408      	movs	r4, #8
 800447c:	46a4      	mov	ip, r4
 800447e:	44bc      	add	ip, r7
 8004480:	4463      	add	r3, ip
 8004482:	881b      	ldrh	r3, [r3, #0]
 8004484:	9300      	str	r3, [sp, #0]
 8004486:	2308      	movs	r3, #8
 8004488:	f7ff fdc4 	bl	8004014 <_ZN7TFT_GFX14writeFastVLineEssst>
 800448c:	e030      	b.n	80044f0 <_ZN7TFT_GFX8drawCharEsshtthh+0x3bc>
        else          writeFillRect(x+5*size_x, y, size_x, 8*size_y, bg);
 800448e:	2030      	movs	r0, #48	; 0x30
 8004490:	2408      	movs	r4, #8
 8004492:	193b      	adds	r3, r7, r4
 8004494:	181b      	adds	r3, r3, r0
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	b29b      	uxth	r3, r3
 800449a:	1c1a      	adds	r2, r3, #0
 800449c:	0092      	lsls	r2, r2, #2
 800449e:	18d3      	adds	r3, r2, r3
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	230a      	movs	r3, #10
 80044a4:	18fb      	adds	r3, r7, r3
 80044a6:	881b      	ldrh	r3, [r3, #0]
 80044a8:	18d3      	adds	r3, r2, r3
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	b219      	sxth	r1, r3
 80044ae:	193b      	adds	r3, r7, r4
 80044b0:	181b      	adds	r3, r3, r0
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	b21d      	sxth	r5, r3
 80044b6:	2334      	movs	r3, #52	; 0x34
 80044b8:	2208      	movs	r2, #8
 80044ba:	4694      	mov	ip, r2
 80044bc:	44bc      	add	ip, r7
 80044be:	4463      	add	r3, ip
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	00db      	lsls	r3, r3, #3
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	b21b      	sxth	r3, r3
 80044ca:	0022      	movs	r2, r4
 80044cc:	18ba      	adds	r2, r7, r2
 80044ce:	2400      	movs	r4, #0
 80044d0:	5f14      	ldrsh	r4, [r2, r4]
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	222c      	movs	r2, #44	; 0x2c
 80044d6:	2608      	movs	r6, #8
 80044d8:	46b4      	mov	ip, r6
 80044da:	44bc      	add	ip, r7
 80044dc:	4462      	add	r2, ip
 80044de:	8812      	ldrh	r2, [r2, #0]
 80044e0:	9201      	str	r2, [sp, #4]
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	002b      	movs	r3, r5
 80044e6:	0022      	movs	r2, r4
 80044e8:	f7ff fc5d 	bl	8003da6 <_ZN7TFT_GFX13writeFillRectEsssst>
 80044ec:	e000      	b.n	80044f0 <_ZN7TFT_GFX8drawCharEsshtthh+0x3bc>
        return;
 80044ee:	46c0      	nop			; (mov r8, r8)
    }
    //endWrite();
}
 80044f0:	46bd      	mov	sp, r7
 80044f2:	b007      	add	sp, #28
 80044f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	08005fdc 	.word	0x08005fdc

080044fc <_ZSt7forwardIRtEOT_RNSt16remove_referenceIS1_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	0018      	movs	r0, r3
 8004508:	46bd      	mov	sp, r7
 800450a:	b002      	add	sp, #8
 800450c:	bd80      	pop	{r7, pc}

0800450e <_ZNSt4pairIttEC1IRtS2_Lb1EEEOT_OT0_>:
	       enable_if<_PCCP::template
			   _MoveConstructiblePair<_U1, _U2>()
			  && _PCCP::template
			   _ImplicitlyMoveConvertiblePair<_U1, _U2>(),
                         bool>::type=true>
	constexpr pair(_U1&& __x, _U2&& __y)
 800450e:	b580      	push	{r7, lr}
 8004510:	b084      	sub	sp, #16
 8004512:	af00      	add	r7, sp, #0
 8004514:	60f8      	str	r0, [r7, #12]
 8004516:	60b9      	str	r1, [r7, #8]
 8004518:	607a      	str	r2, [r7, #4]
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	0018      	movs	r0, r3
 800451e:	f7ff ffed 	bl	80044fc <_ZSt7forwardIRtEOT_RNSt16remove_referenceIS1_E4typeE>
 8004522:	0003      	movs	r3, r0
 8004524:	881a      	ldrh	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	801a      	strh	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	0018      	movs	r0, r3
 800452e:	f7ff ffe5 	bl	80044fc <_ZSt7forwardIRtEOT_RNSt16remove_referenceIS1_E4typeE>
 8004532:	0003      	movs	r3, r0
 8004534:	881a      	ldrh	r2, [r3, #0]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	805a      	strh	r2, [r3, #2]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	0018      	movs	r0, r3
 800453e:	46bd      	mov	sp, r7
 8004540:	b004      	add	sp, #16
 8004542:	bd80      	pop	{r7, pc}

08004544 <_ZSt9make_pairIRtS0_ESt4pairINSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_>:
#if __cplusplus >= 201103L
  // NB: DR 706.
  template<typename _T1, typename _T2>
    constexpr pair<typename __decay_and_strip<_T1>::__type,
                   typename __decay_and_strip<_T2>::__type>
    make_pair(_T1&& __x, _T2&& __y)
 8004544:	b5b0      	push	{r4, r5, r7, lr}
 8004546:	b084      	sub	sp, #16
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
    {
      typedef typename __decay_and_strip<_T1>::__type __ds_type1;
      typedef typename __decay_and_strip<_T2>::__type __ds_type2;
      typedef pair<__ds_type1, __ds_type2> 	      __pair_type;
      return __pair_type(std::forward<_T1>(__x), std::forward<_T2>(__y));
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	0018      	movs	r0, r3
 8004552:	f7ff ffd3 	bl	80044fc <_ZSt7forwardIRtEOT_RNSt16remove_referenceIS1_E4typeE>
 8004556:	0004      	movs	r4, r0
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	0018      	movs	r0, r3
 800455c:	f7ff ffce 	bl	80044fc <_ZSt7forwardIRtEOT_RNSt16remove_referenceIS1_E4typeE>
 8004560:	0002      	movs	r2, r0
 8004562:	250c      	movs	r5, #12
 8004564:	197b      	adds	r3, r7, r5
 8004566:	0021      	movs	r1, r4
 8004568:	0018      	movs	r0, r3
 800456a:	f7ff ffd0 	bl	800450e <_ZNSt4pairIttEC1IRtS2_Lb1EEEOT_OT0_>
 800456e:	2108      	movs	r1, #8
 8004570:	187b      	adds	r3, r7, r1
 8004572:	197a      	adds	r2, r7, r5
 8004574:	6812      	ldr	r2, [r2, #0]
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	187a      	adds	r2, r7, r1
 800457a:	2300      	movs	r3, #0
 800457c:	8811      	ldrh	r1, [r2, #0]
 800457e:	0409      	lsls	r1, r1, #16
 8004580:	0c09      	lsrs	r1, r1, #16
 8004582:	0c1b      	lsrs	r3, r3, #16
 8004584:	041b      	lsls	r3, r3, #16
 8004586:	430b      	orrs	r3, r1
 8004588:	8852      	ldrh	r2, [r2, #2]
 800458a:	0412      	lsls	r2, r2, #16
 800458c:	041b      	lsls	r3, r3, #16
 800458e:	0c1b      	lsrs	r3, r3, #16
 8004590:	4313      	orrs	r3, r2
    }
 8004592:	0018      	movs	r0, r3
 8004594:	46bd      	mov	sp, r7
 8004596:	b004      	add	sp, #16
 8004598:	bdb0      	pop	{r4, r5, r7, pc}

0800459a <_ZN7TFT_GFX10drawStringEssPKctthhtb>:

std::pair<uint16_t, uint16_t> TFT_GFX::drawString(int16_t init_x, int16_t init_y, const char* s, uint16_t color, uint16_t bg, uint8_t size_x, uint8_t size_y, uint16_t x_edge, bool do_center)
{
 800459a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800459c:	46c6      	mov	lr, r8
 800459e:	b500      	push	{lr}
 80045a0:	b08e      	sub	sp, #56	; 0x38
 80045a2:	af04      	add	r7, sp, #16
 80045a4:	60f8      	str	r0, [r7, #12]
 80045a6:	0008      	movs	r0, r1
 80045a8:	0011      	movs	r1, r2
 80045aa:	607b      	str	r3, [r7, #4]
 80045ac:	230a      	movs	r3, #10
 80045ae:	18fb      	adds	r3, r7, r3
 80045b0:	1c02      	adds	r2, r0, #0
 80045b2:	801a      	strh	r2, [r3, #0]
 80045b4:	2308      	movs	r3, #8
 80045b6:	18fb      	adds	r3, r7, r3
 80045b8:	1c0a      	adds	r2, r1, #0
 80045ba:	801a      	strh	r2, [r3, #0]
	uint8_t totalChars = this->getStringSize(s);
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	0011      	movs	r1, r2
 80045c2:	0018      	movs	r0, r3
 80045c4:	f7ff fb14 	bl	8003bf0 <_ZN7TFT_GFX13getStringSizeEPKc>
 80045c8:	0003      	movs	r3, r0
 80045ca:	001a      	movs	r2, r3
 80045cc:	211b      	movs	r1, #27
 80045ce:	187b      	adds	r3, r7, r1
 80045d0:	701a      	strb	r2, [r3, #0]
	totalChars = (totalChars > TFT_GFX::MAX_STRING_LENGTH ? TFT_GFX::MAX_STRING_LENGTH : totalChars);
 80045d2:	187b      	adds	r3, r7, r1
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	2b64      	cmp	r3, #100	; 0x64
 80045d8:	d803      	bhi.n	80045e2 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x48>
 80045da:	231b      	movs	r3, #27
 80045dc:	18fb      	adds	r3, r7, r3
 80045de:	781a      	ldrb	r2, [r3, #0]
 80045e0:	e000      	b.n	80045e4 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x4a>
 80045e2:	2264      	movs	r2, #100	; 0x64
 80045e4:	231b      	movs	r3, #27
 80045e6:	18fb      	adds	r3, r7, r3
 80045e8:	701a      	strb	r2, [r3, #0]

	uint16_t currX = init_x;
 80045ea:	2326      	movs	r3, #38	; 0x26
 80045ec:	18fb      	adds	r3, r7, r3
 80045ee:	210a      	movs	r1, #10
 80045f0:	187a      	adds	r2, r7, r1
 80045f2:	8812      	ldrh	r2, [r2, #0]
 80045f4:	801a      	strh	r2, [r3, #0]
	uint16_t currY = init_y;
 80045f6:	2324      	movs	r3, #36	; 0x24
 80045f8:	18fb      	adds	r3, r7, r3
 80045fa:	2008      	movs	r0, #8
 80045fc:	183a      	adds	r2, r7, r0
 80045fe:	8812      	ldrh	r2, [r2, #0]
 8004600:	801a      	strh	r2, [r3, #0]

	uint16_t maxX = init_x;
 8004602:	187b      	adds	r3, r7, r1
 8004604:	881a      	ldrh	r2, [r3, #0]
 8004606:	2318      	movs	r3, #24
 8004608:	18fb      	adds	r3, r7, r3
 800460a:	801a      	strh	r2, [r3, #0]
	uint16_t maxY = init_y + (size_y * 8);
 800460c:	2344      	movs	r3, #68	; 0x44
 800460e:	2208      	movs	r2, #8
 8004610:	4694      	mov	ip, r2
 8004612:	44bc      	add	ip, r7
 8004614:	4463      	add	r3, ip
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	b29b      	uxth	r3, r3
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	b29a      	uxth	r2, r3
 800461e:	183b      	adds	r3, r7, r0
 8004620:	881b      	ldrh	r3, [r3, #0]
 8004622:	18d3      	adds	r3, r2, r3
 8004624:	b29a      	uxth	r2, r3
 8004626:	2316      	movs	r3, #22
 8004628:	18fb      	adds	r3, r7, r3
 800462a:	801a      	strh	r2, [r3, #0]

	const uint8_t maxCharsInLine = (x_edge - init_x)/(size_x * 6);
 800462c:	2348      	movs	r3, #72	; 0x48
 800462e:	2208      	movs	r2, #8
 8004630:	4694      	mov	ip, r2
 8004632:	44bc      	add	ip, r7
 8004634:	4463      	add	r3, ip
 8004636:	881a      	ldrh	r2, [r3, #0]
 8004638:	187b      	adds	r3, r7, r1
 800463a:	2100      	movs	r1, #0
 800463c:	5e5b      	ldrsh	r3, [r3, r1]
 800463e:	1ad0      	subs	r0, r2, r3
 8004640:	2340      	movs	r3, #64	; 0x40
 8004642:	2208      	movs	r2, #8
 8004644:	4694      	mov	ip, r2
 8004646:	44bc      	add	ip, r7
 8004648:	4463      	add	r3, ip
 800464a:	781a      	ldrb	r2, [r3, #0]
 800464c:	0013      	movs	r3, r2
 800464e:	005b      	lsls	r3, r3, #1
 8004650:	189b      	adds	r3, r3, r2
 8004652:	005b      	lsls	r3, r3, #1
 8004654:	0019      	movs	r1, r3
 8004656:	f7fb fde1 	bl	800021c <__divsi3>
 800465a:	0003      	movs	r3, r0
 800465c:	001a      	movs	r2, r3
 800465e:	2321      	movs	r3, #33	; 0x21
 8004660:	18fb      	adds	r3, r7, r3
 8004662:	701a      	strb	r2, [r3, #0]
	while(*s)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d100      	bne.n	800466e <_ZN7TFT_GFX10drawStringEssPKctthhtb+0xd4>
 800466c:	e0d9      	b.n	8004822 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x288>
	{
		uint8_t currLineSize = this->getLineSize(s, maxCharsInLine);
 800466e:	2520      	movs	r5, #32
 8004670:	197c      	adds	r4, r7, r5
 8004672:	2321      	movs	r3, #33	; 0x21
 8004674:	18fb      	adds	r3, r7, r3
 8004676:	781a      	ldrb	r2, [r3, #0]
 8004678:	6879      	ldr	r1, [r7, #4]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	0018      	movs	r0, r3
 800467e:	f7ff fa5d 	bl	8003b3c <_ZN7TFT_GFX11getLineSizeEPKch>
 8004682:	0003      	movs	r3, r0
 8004684:	7023      	strb	r3, [r4, #0]
		uint8_t functionalLineSize;
		if(s[currLineSize - 1] == ' ')
 8004686:	197b      	adds	r3, r7, r5
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	3b01      	subs	r3, #1
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	18d3      	adds	r3, r2, r3
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	2b20      	cmp	r3, #32
 8004694:	d107      	bne.n	80046a6 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x10c>
		{
			functionalLineSize = currLineSize - 1;
 8004696:	2323      	movs	r3, #35	; 0x23
 8004698:	18fb      	adds	r3, r7, r3
 800469a:	2220      	movs	r2, #32
 800469c:	18ba      	adds	r2, r7, r2
 800469e:	7812      	ldrb	r2, [r2, #0]
 80046a0:	3a01      	subs	r2, #1
 80046a2:	701a      	strb	r2, [r3, #0]
 80046a4:	e005      	b.n	80046b2 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x118>
		}else{
			functionalLineSize = currLineSize;
 80046a6:	2323      	movs	r3, #35	; 0x23
 80046a8:	18fb      	adds	r3, r7, r3
 80046aa:	2220      	movs	r2, #32
 80046ac:	18ba      	adds	r2, r7, r2
 80046ae:	7812      	ldrb	r2, [r2, #0]
 80046b0:	701a      	strb	r2, [r3, #0]
		}

		if(do_center)
 80046b2:	234c      	movs	r3, #76	; 0x4c
 80046b4:	2208      	movs	r2, #8
 80046b6:	4694      	mov	ip, r2
 80046b8:	44bc      	add	ip, r7
 80046ba:	4463      	add	r3, ip
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d026      	beq.n	8004710 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x176>
		{
			currX = ((x_edge - init_x) - (functionalLineSize * size_x * 6))/2 + init_x;
 80046c2:	2348      	movs	r3, #72	; 0x48
 80046c4:	2208      	movs	r2, #8
 80046c6:	4694      	mov	ip, r2
 80046c8:	44bc      	add	ip, r7
 80046ca:	4463      	add	r3, ip
 80046cc:	881a      	ldrh	r2, [r3, #0]
 80046ce:	230a      	movs	r3, #10
 80046d0:	18fb      	adds	r3, r7, r3
 80046d2:	2100      	movs	r1, #0
 80046d4:	5e5b      	ldrsh	r3, [r3, r1]
 80046d6:	1ad1      	subs	r1, r2, r3
 80046d8:	2323      	movs	r3, #35	; 0x23
 80046da:	18fb      	adds	r3, r7, r3
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	2240      	movs	r2, #64	; 0x40
 80046e0:	2008      	movs	r0, #8
 80046e2:	4684      	mov	ip, r0
 80046e4:	44bc      	add	ip, r7
 80046e6:	4462      	add	r2, ip
 80046e8:	7812      	ldrb	r2, [r2, #0]
 80046ea:	435a      	muls	r2, r3
 80046ec:	0013      	movs	r3, r2
 80046ee:	0092      	lsls	r2, r2, #2
 80046f0:	1a9b      	subs	r3, r3, r2
 80046f2:	005b      	lsls	r3, r3, #1
 80046f4:	18cb      	adds	r3, r1, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	da00      	bge.n	80046fc <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x162>
 80046fa:	3301      	adds	r3, #1
 80046fc:	105b      	asrs	r3, r3, #1
 80046fe:	b299      	uxth	r1, r3
 8004700:	230a      	movs	r3, #10
 8004702:	18fb      	adds	r3, r7, r3
 8004704:	881a      	ldrh	r2, [r3, #0]
 8004706:	2326      	movs	r3, #38	; 0x26
 8004708:	18fb      	adds	r3, r7, r3
 800470a:	188a      	adds	r2, r1, r2
 800470c:	801a      	strh	r2, [r3, #0]
 800470e:	e005      	b.n	800471c <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x182>
		}else{
			currX = init_x;
 8004710:	2326      	movs	r3, #38	; 0x26
 8004712:	18fb      	adds	r3, r7, r3
 8004714:	220a      	movs	r2, #10
 8004716:	18ba      	adds	r2, r7, r2
 8004718:	8812      	ldrh	r2, [r2, #0]
 800471a:	801a      	strh	r2, [r3, #0]
		}

		for(uint8_t i = 0; i < functionalLineSize; i++)
 800471c:	2322      	movs	r3, #34	; 0x22
 800471e:	18fb      	adds	r3, r7, r3
 8004720:	2200      	movs	r2, #0
 8004722:	701a      	strb	r2, [r3, #0]
 8004724:	2322      	movs	r3, #34	; 0x22
 8004726:	18fa      	adds	r2, r7, r3
 8004728:	2323      	movs	r3, #35	; 0x23
 800472a:	18fb      	adds	r3, r7, r3
 800472c:	7812      	ldrb	r2, [r2, #0]
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	429a      	cmp	r2, r3
 8004732:	d250      	bcs.n	80047d6 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x23c>
		{
			drawChar(currX,currY,*(s++),color,bg,size_x,size_y);
 8004734:	2526      	movs	r5, #38	; 0x26
 8004736:	197b      	adds	r3, r7, r5
 8004738:	2100      	movs	r1, #0
 800473a:	5e59      	ldrsh	r1, [r3, r1]
 800473c:	2324      	movs	r3, #36	; 0x24
 800473e:	18fb      	adds	r3, r7, r3
 8004740:	2400      	movs	r4, #0
 8004742:	5f1c      	ldrsh	r4, [r3, r4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	1c5a      	adds	r2, r3, #1
 8004748:	607a      	str	r2, [r7, #4]
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	4698      	mov	r8, r3
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	2344      	movs	r3, #68	; 0x44
 8004752:	2208      	movs	r2, #8
 8004754:	4694      	mov	ip, r2
 8004756:	44bc      	add	ip, r7
 8004758:	4463      	add	r3, ip
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	9303      	str	r3, [sp, #12]
 800475e:	2640      	movs	r6, #64	; 0x40
 8004760:	2308      	movs	r3, #8
 8004762:	18fa      	adds	r2, r7, r3
 8004764:	1993      	adds	r3, r2, r6
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	9302      	str	r3, [sp, #8]
 800476a:	233c      	movs	r3, #60	; 0x3c
 800476c:	2208      	movs	r2, #8
 800476e:	4694      	mov	ip, r2
 8004770:	44bc      	add	ip, r7
 8004772:	4463      	add	r3, ip
 8004774:	881b      	ldrh	r3, [r3, #0]
 8004776:	9301      	str	r3, [sp, #4]
 8004778:	2338      	movs	r3, #56	; 0x38
 800477a:	2208      	movs	r2, #8
 800477c:	4694      	mov	ip, r2
 800477e:	44bc      	add	ip, r7
 8004780:	4463      	add	r3, ip
 8004782:	881b      	ldrh	r3, [r3, #0]
 8004784:	9300      	str	r3, [sp, #0]
 8004786:	4643      	mov	r3, r8
 8004788:	0022      	movs	r2, r4
 800478a:	f7ff fcd3 	bl	8004134 <_ZN7TFT_GFX8drawCharEsshtthh>
			currX += size_x * 6;
 800478e:	2308      	movs	r3, #8
 8004790:	18fb      	adds	r3, r7, r3
 8004792:	199b      	adds	r3, r3, r6
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	b29b      	uxth	r3, r3
 8004798:	1c1a      	adds	r2, r3, #0
 800479a:	1c13      	adds	r3, r2, #0
 800479c:	18db      	adds	r3, r3, r3
 800479e:	189b      	adds	r3, r3, r2
 80047a0:	18db      	adds	r3, r3, r3
 80047a2:	b299      	uxth	r1, r3
 80047a4:	197b      	adds	r3, r7, r5
 80047a6:	197a      	adds	r2, r7, r5
 80047a8:	8812      	ldrh	r2, [r2, #0]
 80047aa:	188a      	adds	r2, r1, r2
 80047ac:	801a      	strh	r2, [r3, #0]
			if(currX > maxX)
 80047ae:	2318      	movs	r3, #24
 80047b0:	18fb      	adds	r3, r7, r3
 80047b2:	881b      	ldrh	r3, [r3, #0]
 80047b4:	197a      	adds	r2, r7, r5
 80047b6:	8812      	ldrh	r2, [r2, #0]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d905      	bls.n	80047c8 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x22e>
			{
				maxX = currX;
 80047bc:	2318      	movs	r3, #24
 80047be:	18fb      	adds	r3, r7, r3
 80047c0:	2226      	movs	r2, #38	; 0x26
 80047c2:	18ba      	adds	r2, r7, r2
 80047c4:	8812      	ldrh	r2, [r2, #0]
 80047c6:	801a      	strh	r2, [r3, #0]
		for(uint8_t i = 0; i < functionalLineSize; i++)
 80047c8:	2122      	movs	r1, #34	; 0x22
 80047ca:	187b      	adds	r3, r7, r1
 80047cc:	781a      	ldrb	r2, [r3, #0]
 80047ce:	187b      	adds	r3, r7, r1
 80047d0:	3201      	adds	r2, #1
 80047d2:	701a      	strb	r2, [r3, #0]
 80047d4:	e7a6      	b.n	8004724 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x18a>
			}
		}
		//Skip the space
		s += (functionalLineSize == currLineSize ? 0 : 1);
 80047d6:	2323      	movs	r3, #35	; 0x23
 80047d8:	18fa      	adds	r2, r7, r3
 80047da:	2320      	movs	r3, #32
 80047dc:	18fb      	adds	r3, r7, r3
 80047de:	7812      	ldrb	r2, [r2, #0]
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	1e5a      	subs	r2, r3, #1
 80047e6:	4193      	sbcs	r3, r2
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	001a      	movs	r2, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	189b      	adds	r3, r3, r2
 80047f0:	607b      	str	r3, [r7, #4]
		//Go to next row
		currY += size_y * 8;
 80047f2:	2344      	movs	r3, #68	; 0x44
 80047f4:	2208      	movs	r2, #8
 80047f6:	4694      	mov	ip, r2
 80047f8:	44bc      	add	ip, r7
 80047fa:	4463      	add	r3, ip
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	b29b      	uxth	r3, r3
 8004800:	00db      	lsls	r3, r3, #3
 8004802:	b299      	uxth	r1, r3
 8004804:	2224      	movs	r2, #36	; 0x24
 8004806:	18bb      	adds	r3, r7, r2
 8004808:	18ba      	adds	r2, r7, r2
 800480a:	8812      	ldrh	r2, [r2, #0]
 800480c:	188a      	adds	r2, r1, r2
 800480e:	801a      	strh	r2, [r3, #0]
		//If the next line starts with a space lets just skip it
		if(*s == ' ')
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	2b20      	cmp	r3, #32
 8004816:	d000      	beq.n	800481a <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x280>
 8004818:	e724      	b.n	8004664 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0xca>
		{
			s++;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	3301      	adds	r3, #1
 800481e:	607b      	str	r3, [r7, #4]
	while(*s)
 8004820:	e720      	b.n	8004664 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0xca>
		}
	}
	maxY = currY;
 8004822:	2316      	movs	r3, #22
 8004824:	18fb      	adds	r3, r7, r3
 8004826:	2224      	movs	r2, #36	; 0x24
 8004828:	18ba      	adds	r2, r7, r2
 800482a:	8812      	ldrh	r2, [r2, #0]
 800482c:	801a      	strh	r2, [r3, #0]
	if(maxX > this->_width)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	889a      	ldrh	r2, [r3, #4]
 8004832:	2318      	movs	r3, #24
 8004834:	18fb      	adds	r3, r7, r3
 8004836:	881b      	ldrh	r3, [r3, #0]
 8004838:	429a      	cmp	r2, r3
 800483a:	d204      	bcs.n	8004846 <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x2ac>
	{
		maxX = this->_width;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	889a      	ldrh	r2, [r3, #4]
 8004840:	2318      	movs	r3, #24
 8004842:	18fb      	adds	r3, r7, r3
 8004844:	801a      	strh	r2, [r3, #0]
	}
	if(maxY > this->_height)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	88da      	ldrh	r2, [r3, #6]
 800484a:	2316      	movs	r3, #22
 800484c:	18fb      	adds	r3, r7, r3
 800484e:	881b      	ldrh	r3, [r3, #0]
 8004850:	429a      	cmp	r2, r3
 8004852:	d204      	bcs.n	800485e <_ZN7TFT_GFX10drawStringEssPKctthhtb+0x2c4>
	{
		maxY = this->_height;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	88da      	ldrh	r2, [r3, #6]
 8004858:	2316      	movs	r3, #22
 800485a:	18fb      	adds	r3, r7, r3
 800485c:	801a      	strh	r2, [r3, #0]
	}
	return std::make_pair(maxX, maxY);
 800485e:	2316      	movs	r3, #22
 8004860:	18fa      	adds	r2, r7, r3
 8004862:	2318      	movs	r3, #24
 8004864:	18fb      	adds	r3, r7, r3
 8004866:	0011      	movs	r1, r2
 8004868:	0018      	movs	r0, r3
 800486a:	f7ff fe6b 	bl	8004544 <_ZSt9make_pairIRtS0_ESt4pairINSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_>
 800486e:	0003      	movs	r3, r0
 8004870:	001a      	movs	r2, r3
 8004872:	211c      	movs	r1, #28
 8004874:	187b      	adds	r3, r7, r1
 8004876:	601a      	str	r2, [r3, #0]
 8004878:	187a      	adds	r2, r7, r1
 800487a:	2300      	movs	r3, #0
 800487c:	8811      	ldrh	r1, [r2, #0]
 800487e:	0409      	lsls	r1, r1, #16
 8004880:	0c09      	lsrs	r1, r1, #16
 8004882:	0c1b      	lsrs	r3, r3, #16
 8004884:	041b      	lsls	r3, r3, #16
 8004886:	430b      	orrs	r3, r1
 8004888:	8852      	ldrh	r2, [r2, #2]
 800488a:	0412      	lsls	r2, r2, #16
 800488c:	041b      	lsls	r3, r3, #16
 800488e:	0c1b      	lsrs	r3, r3, #16
 8004890:	4313      	orrs	r3, r2
}
 8004892:	0018      	movs	r0, r3
 8004894:	46bd      	mov	sp, r7
 8004896:	b00a      	add	sp, #40	; 0x28
 8004898:	bc04      	pop	{r2}
 800489a:	4690      	mov	r8, r2
 800489c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800489e <_ZN7TFT_GFX11setRotationEh>:

void TFT_GFX::setRotation(uint8_t m)
{
 800489e:	b580      	push	{r7, lr}
 80048a0:	b084      	sub	sp, #16
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
 80048a6:	000a      	movs	r2, r1
 80048a8:	1cfb      	adds	r3, r7, #3
 80048aa:	701a      	strb	r2, [r3, #0]
	uint8_t rotation = m % 4; // can't be higher than 3
 80048ac:	1cfb      	adds	r3, r7, #3
 80048ae:	781a      	ldrb	r2, [r3, #0]
 80048b0:	200f      	movs	r0, #15
 80048b2:	183b      	adds	r3, r7, r0
 80048b4:	2103      	movs	r1, #3
 80048b6:	400a      	ands	r2, r1
 80048b8:	701a      	strb	r2, [r3, #0]
	    switch (rotation) {
 80048ba:	183b      	adds	r3, r7, r0
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d013      	beq.n	80048ea <_ZN7TFT_GFX11setRotationEh+0x4c>
 80048c2:	dc02      	bgt.n	80048ca <_ZN7TFT_GFX11setRotationEh+0x2c>
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d005      	beq.n	80048d4 <_ZN7TFT_GFX11setRotationEh+0x36>
 80048c8:	e030      	b.n	800492c <_ZN7TFT_GFX11setRotationEh+0x8e>
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d018      	beq.n	8004900 <_ZN7TFT_GFX11setRotationEh+0x62>
 80048ce:	2b03      	cmp	r3, #3
 80048d0:	d021      	beq.n	8004916 <_ZN7TFT_GFX11setRotationEh+0x78>
 80048d2:	e02b      	b.n	800492c <_ZN7TFT_GFX11setRotationEh+0x8e>
	        case 0:
	            m = (MADCTL_MX | MADCTL_BGR);
 80048d4:	1cfb      	adds	r3, r7, #3
 80048d6:	2248      	movs	r2, #72	; 0x48
 80048d8:	701a      	strb	r2, [r3, #0]
	            _width  = ILI9341_TFTWIDTH;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	22f0      	movs	r2, #240	; 0xf0
 80048de:	809a      	strh	r2, [r3, #4]
	            _height = ILI9341_TFTHEIGHT;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	22a0      	movs	r2, #160	; 0xa0
 80048e4:	0052      	lsls	r2, r2, #1
 80048e6:	80da      	strh	r2, [r3, #6]
	            break;
 80048e8:	e020      	b.n	800492c <_ZN7TFT_GFX11setRotationEh+0x8e>
	        case 1:
	            m = (MADCTL_MV | MADCTL_BGR);
 80048ea:	1cfb      	adds	r3, r7, #3
 80048ec:	2228      	movs	r2, #40	; 0x28
 80048ee:	701a      	strb	r2, [r3, #0]
	            _width  = ILI9341_TFTHEIGHT;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	22a0      	movs	r2, #160	; 0xa0
 80048f4:	0052      	lsls	r2, r2, #1
 80048f6:	809a      	strh	r2, [r3, #4]
	            _height = ILI9341_TFTWIDTH;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	22f0      	movs	r2, #240	; 0xf0
 80048fc:	80da      	strh	r2, [r3, #6]
	            break;
 80048fe:	e015      	b.n	800492c <_ZN7TFT_GFX11setRotationEh+0x8e>
	        case 2:
	            m = (MADCTL_MY | MADCTL_BGR);
 8004900:	1cfb      	adds	r3, r7, #3
 8004902:	2288      	movs	r2, #136	; 0x88
 8004904:	701a      	strb	r2, [r3, #0]
	            _width  = ILI9341_TFTWIDTH;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	22f0      	movs	r2, #240	; 0xf0
 800490a:	809a      	strh	r2, [r3, #4]
	            _height = ILI9341_TFTHEIGHT;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	22a0      	movs	r2, #160	; 0xa0
 8004910:	0052      	lsls	r2, r2, #1
 8004912:	80da      	strh	r2, [r3, #6]
	            break;
 8004914:	e00a      	b.n	800492c <_ZN7TFT_GFX11setRotationEh+0x8e>
	        case 3:
	            m = (MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8004916:	1cfb      	adds	r3, r7, #3
 8004918:	22e8      	movs	r2, #232	; 0xe8
 800491a:	701a      	strb	r2, [r3, #0]
	            _width  = ILI9341_TFTHEIGHT;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	22a0      	movs	r2, #160	; 0xa0
 8004920:	0052      	lsls	r2, r2, #1
 8004922:	809a      	strh	r2, [r3, #4]
	            _height = ILI9341_TFTWIDTH;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	22f0      	movs	r2, #240	; 0xf0
 8004928:	80da      	strh	r2, [r3, #6]
	            break;
 800492a:	46c0      	nop			; (mov r8, r8)
	    }
	    sendCommand(this->spiInstance, ILI9341_MADCTL, &m, 1);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6818      	ldr	r0, [r3, #0]
 8004930:	1cfa      	adds	r2, r7, #3
 8004932:	2301      	movs	r3, #1
 8004934:	2136      	movs	r1, #54	; 0x36
 8004936:	f000 f8a7 	bl	8004a88 <sendCommand>
}
 800493a:	46c0      	nop			; (mov r8, r8)
 800493c:	46bd      	mov	sp, r7
 800493e:	b004      	add	sp, #16
 8004940:	bd80      	pop	{r7, pc}

08004942 <_ZN7TFT_GFX5widthEv>:

uint16_t TFT_GFX::width(void)
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b082      	sub	sp, #8
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
	return this->_width;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	889b      	ldrh	r3, [r3, #4]
}
 800494e:	0018      	movs	r0, r3
 8004950:	46bd      	mov	sp, r7
 8004952:	b002      	add	sp, #8
 8004954:	bd80      	pop	{r7, pc}

08004956 <_ZN7TFT_GFX6heightEv>:

uint16_t TFT_GFX::height(void)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b082      	sub	sp, #8
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
	return this->_height;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	88db      	ldrh	r3, [r3, #6]
}
 8004962:	0018      	movs	r0, r3
 8004964:	46bd      	mov	sp, r7
 8004966:	b002      	add	sp, #8
 8004968:	bd80      	pop	{r7, pc}

0800496a <resetTftBoard>:
#include "hspi.h"
#include "pin-definitions.h"

void resetTftBoard(void)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	af00      	add	r7, sp, #0
	TFT_RST_PORT->ODR &= ~(1 << TFT_RST_PIN);
 800496e:	2390      	movs	r3, #144	; 0x90
 8004970:	05db      	lsls	r3, r3, #23
 8004972:	695a      	ldr	r2, [r3, #20]
 8004974:	2390      	movs	r3, #144	; 0x90
 8004976:	05db      	lsls	r3, r3, #23
 8004978:	2101      	movs	r1, #1
 800497a:	438a      	bics	r2, r1
 800497c:	615a      	str	r2, [r3, #20]
	HAL_Delay(150);
 800497e:	2096      	movs	r0, #150	; 0x96
 8004980:	f7fc fcc0 	bl	8001304 <HAL_Delay>
	TFT_RST_PORT->ODR |=  (1 << TFT_RST_PIN);
 8004984:	2390      	movs	r3, #144	; 0x90
 8004986:	05db      	lsls	r3, r3, #23
 8004988:	695a      	ldr	r2, [r3, #20]
 800498a:	2390      	movs	r3, #144	; 0x90
 800498c:	05db      	lsls	r3, r3, #23
 800498e:	2101      	movs	r1, #1
 8004990:	430a      	orrs	r2, r1
 8004992:	615a      	str	r2, [r3, #20]
	HAL_Delay(150);
 8004994:	2096      	movs	r0, #150	; 0x96
 8004996:	f7fc fcb5 	bl	8001304 <HAL_Delay>
}
 800499a:	46c0      	nop			; (mov r8, r8)
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <pullCSLow>:

void pullCSLow(void)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	af00      	add	r7, sp, #0
	SPI2_CS_PORT->ODR &= ~(1 << SPI2_CS_PIN);
 80049a4:	4b04      	ldr	r3, [pc, #16]	; (80049b8 <pullCSLow+0x18>)
 80049a6:	695a      	ldr	r2, [r3, #20]
 80049a8:	4b03      	ldr	r3, [pc, #12]	; (80049b8 <pullCSLow+0x18>)
 80049aa:	2102      	movs	r1, #2
 80049ac:	438a      	bics	r2, r1
 80049ae:	615a      	str	r2, [r3, #20]
}
 80049b0:	46c0      	nop			; (mov r8, r8)
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	46c0      	nop			; (mov r8, r8)
 80049b8:	48000800 	.word	0x48000800

080049bc <hspi_w8>:
void pullCSHigh(void)
{
	SPI2_CS_PORT->ODR |= (1 << SPI2_CS_PIN);
}

void hspi_w8(SPI_TypeDef *SPIx, uint8_t dat) {
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	000a      	movs	r2, r1
 80049c6:	1cfb      	adds	r3, r7, #3
 80049c8:	701a      	strb	r2, [r3, #0]
  // Wait for TXE.
  while (!(SPIx->SR & SPI_SR_TXE)) {};
 80049ca:	46c0      	nop			; (mov r8, r8)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	2202      	movs	r2, #2
 80049d2:	4013      	ands	r3, r2
 80049d4:	d0fa      	beq.n	80049cc <hspi_w8+0x10>
  // Send the byte.
  *(uint8_t*)&(SPIx->DR) = dat;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	330c      	adds	r3, #12
 80049da:	1cfa      	adds	r2, r7, #3
 80049dc:	7812      	ldrb	r2, [r2, #0]
 80049de:	701a      	strb	r2, [r3, #0]
}
 80049e0:	46c0      	nop			; (mov r8, r8)
 80049e2:	46bd      	mov	sp, r7
 80049e4:	b002      	add	sp, #8
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <hspi_w16>:

void hspi_w16(SPI_TypeDef *SPIx, uint16_t dat) {
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	000a      	movs	r2, r1
 80049f2:	1cbb      	adds	r3, r7, #2
 80049f4:	801a      	strh	r2, [r3, #0]
  // Wait for TXE.
  while (!(SPIx->SR & SPI_SR_TXE)) {};
 80049f6:	46c0      	nop			; (mov r8, r8)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	2202      	movs	r2, #2
 80049fe:	4013      	ands	r3, r2
 8004a00:	d0fa      	beq.n	80049f8 <hspi_w16+0x10>
  // Send the data.
  // (Flip the bytes for the little-endian ARM core.)
  dat = (((dat & 0x00FF) << 8) | ((dat & 0xFF00) >> 8));
 8004a02:	1cbb      	adds	r3, r7, #2
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	021b      	lsls	r3, r3, #8
 8004a08:	b21a      	sxth	r2, r3
 8004a0a:	1cbb      	adds	r3, r7, #2
 8004a0c:	881b      	ldrh	r3, [r3, #0]
 8004a0e:	0a1b      	lsrs	r3, r3, #8
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	b21b      	sxth	r3, r3
 8004a14:	4313      	orrs	r3, r2
 8004a16:	b21a      	sxth	r2, r3
 8004a18:	1cbb      	adds	r3, r7, #2
 8004a1a:	801a      	strh	r2, [r3, #0]
  *(uint16_t*)&(SPIx->DR) = dat;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	330c      	adds	r3, #12
 8004a20:	1cba      	adds	r2, r7, #2
 8004a22:	8812      	ldrh	r2, [r2, #0]
 8004a24:	801a      	strh	r2, [r3, #0]
}
 8004a26:	46c0      	nop			; (mov r8, r8)
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	b002      	add	sp, #8
 8004a2c:	bd80      	pop	{r7, pc}
	...

08004a30 <hspi_cmd>:

void hspi_cmd(SPI_TypeDef *SPIx, uint8_t cmd) {
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	000a      	movs	r2, r1
 8004a3a:	1cfb      	adds	r3, r7, #3
 8004a3c:	701a      	strb	r2, [r3, #0]
  while ((SPIx->SR & SPI_SR_BSY)) {};
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	2280      	movs	r2, #128	; 0x80
 8004a46:	4013      	ands	r3, r2
 8004a48:	d1fa      	bne.n	8004a40 <hspi_cmd+0x10>
  TFT_DC_PORT->ODR &= ~(1 << TFT_DC_PIN);
 8004a4a:	4b0e      	ldr	r3, [pc, #56]	; (8004a84 <hspi_cmd+0x54>)
 8004a4c:	695a      	ldr	r2, [r3, #20]
 8004a4e:	4b0d      	ldr	r3, [pc, #52]	; (8004a84 <hspi_cmd+0x54>)
 8004a50:	2101      	movs	r1, #1
 8004a52:	438a      	bics	r2, r1
 8004a54:	615a      	str	r2, [r3, #20]
  hspi_w8(SPIx, cmd);
 8004a56:	1cfb      	adds	r3, r7, #3
 8004a58:	781a      	ldrb	r2, [r3, #0]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	0011      	movs	r1, r2
 8004a5e:	0018      	movs	r0, r3
 8004a60:	f7ff ffac 	bl	80049bc <hspi_w8>
  while ((SPIx->SR & SPI_SR_BSY)) {};
 8004a64:	46c0      	nop			; (mov r8, r8)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	2280      	movs	r2, #128	; 0x80
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	d1fa      	bne.n	8004a66 <hspi_cmd+0x36>
  TFT_DC_PORT->ODR |=  (1 << TFT_DC_PIN);
 8004a70:	4b04      	ldr	r3, [pc, #16]	; (8004a84 <hspi_cmd+0x54>)
 8004a72:	695a      	ldr	r2, [r3, #20]
 8004a74:	4b03      	ldr	r3, [pc, #12]	; (8004a84 <hspi_cmd+0x54>)
 8004a76:	2101      	movs	r1, #1
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	615a      	str	r2, [r3, #20]
}
 8004a7c:	46c0      	nop			; (mov r8, r8)
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	b002      	add	sp, #8
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	48000800 	.word	0x48000800

08004a88 <sendCommand>:

void sendCommand(SPI_TypeDef *SPIx, uint8_t cmd, uint8_t* data, uint8_t length)
{
 8004a88:	b590      	push	{r4, r7, lr}
 8004a8a:	b087      	sub	sp, #28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	0008      	movs	r0, r1
 8004a92:	607a      	str	r2, [r7, #4]
 8004a94:	0019      	movs	r1, r3
 8004a96:	240b      	movs	r4, #11
 8004a98:	193b      	adds	r3, r7, r4
 8004a9a:	1c02      	adds	r2, r0, #0
 8004a9c:	701a      	strb	r2, [r3, #0]
 8004a9e:	230a      	movs	r3, #10
 8004aa0:	18fb      	adds	r3, r7, r3
 8004aa2:	1c0a      	adds	r2, r1, #0
 8004aa4:	701a      	strb	r2, [r3, #0]
	hspi_cmd(SPIx,cmd);
 8004aa6:	193b      	adds	r3, r7, r4
 8004aa8:	781a      	ldrb	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	0011      	movs	r1, r2
 8004aae:	0018      	movs	r0, r3
 8004ab0:	f7ff ffbe 	bl	8004a30 <hspi_cmd>
	for(int i = 0; i < length; i++)
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	617b      	str	r3, [r7, #20]
 8004ab8:	e00b      	b.n	8004ad2 <sendCommand+0x4a>
	{
		hspi_w8(SPIx, *(data++));
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	1c5a      	adds	r2, r3, #1
 8004abe:	607a      	str	r2, [r7, #4]
 8004ac0:	781a      	ldrb	r2, [r3, #0]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	0011      	movs	r1, r2
 8004ac6:	0018      	movs	r0, r3
 8004ac8:	f7ff ff78 	bl	80049bc <hspi_w8>
	for(int i = 0; i < length; i++)
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	617b      	str	r3, [r7, #20]
 8004ad2:	230a      	movs	r3, #10
 8004ad4:	18fb      	adds	r3, r7, r3
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	697a      	ldr	r2, [r7, #20]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	dbed      	blt.n	8004aba <sendCommand+0x32>
	}
}
 8004ade:	46c0      	nop			; (mov r8, r8)
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	b007      	add	sp, #28
 8004ae4:	bd90      	pop	{r4, r7, pc}

08004ae6 <ili9341_hspi_init>:

void ili9341_hspi_init(SPI_TypeDef *SPIx) {
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b082      	sub	sp, #8
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
  // (Display off)
  //hspi_cmd(SPIx, 0x28);
  // Issue a series of initialization commands from the
  // Adafruit library for a simple 'known good' test.
  // (TODO: Add named macro definitions for these hex values.)
  hspi_cmd(SPIx, 0xEF);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	21ef      	movs	r1, #239	; 0xef
 8004af2:	0018      	movs	r0, r3
 8004af4:	f7ff ff9c 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x03);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2103      	movs	r1, #3
 8004afc:	0018      	movs	r0, r3
 8004afe:	f7ff ff5d 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x80);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2180      	movs	r1, #128	; 0x80
 8004b06:	0018      	movs	r0, r3
 8004b08:	f7ff ff58 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x02);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2102      	movs	r1, #2
 8004b10:	0018      	movs	r0, r3
 8004b12:	f7ff ff53 	bl	80049bc <hspi_w8>
  hspi_cmd(SPIx, 0xCF);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	21cf      	movs	r1, #207	; 0xcf
 8004b1a:	0018      	movs	r0, r3
 8004b1c:	f7ff ff88 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2100      	movs	r1, #0
 8004b24:	0018      	movs	r0, r3
 8004b26:	f7ff ff49 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0xC1);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	21c1      	movs	r1, #193	; 0xc1
 8004b2e:	0018      	movs	r0, r3
 8004b30:	f7ff ff44 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x30);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2130      	movs	r1, #48	; 0x30
 8004b38:	0018      	movs	r0, r3
 8004b3a:	f7ff ff3f 	bl	80049bc <hspi_w8>
  hspi_cmd(SPIx, 0xED);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	21ed      	movs	r1, #237	; 0xed
 8004b42:	0018      	movs	r0, r3
 8004b44:	f7ff ff74 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x64);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2164      	movs	r1, #100	; 0x64
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	f7ff ff35 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x03);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2103      	movs	r1, #3
 8004b56:	0018      	movs	r0, r3
 8004b58:	f7ff ff30 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x12);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2112      	movs	r1, #18
 8004b60:	0018      	movs	r0, r3
 8004b62:	f7ff ff2b 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x81);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2181      	movs	r1, #129	; 0x81
 8004b6a:	0018      	movs	r0, r3
 8004b6c:	f7ff ff26 	bl	80049bc <hspi_w8>
  hspi_cmd(SPIx, 0xE8);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	21e8      	movs	r1, #232	; 0xe8
 8004b74:	0018      	movs	r0, r3
 8004b76:	f7ff ff5b 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x85);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2185      	movs	r1, #133	; 0x85
 8004b7e:	0018      	movs	r0, r3
 8004b80:	f7ff ff1c 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x00);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2100      	movs	r1, #0
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f7ff ff17 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x78);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2178      	movs	r1, #120	; 0x78
 8004b92:	0018      	movs	r0, r3
 8004b94:	f7ff ff12 	bl	80049bc <hspi_w8>
  hspi_cmd(SPIx, 0xCB);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	21cb      	movs	r1, #203	; 0xcb
 8004b9c:	0018      	movs	r0, r3
 8004b9e:	f7ff ff47 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x39);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2139      	movs	r1, #57	; 0x39
 8004ba6:	0018      	movs	r0, r3
 8004ba8:	f7ff ff08 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x2C);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	212c      	movs	r1, #44	; 0x2c
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f7ff ff03 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x00);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2100      	movs	r1, #0
 8004bba:	0018      	movs	r0, r3
 8004bbc:	f7ff fefe 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x34);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2134      	movs	r1, #52	; 0x34
 8004bc4:	0018      	movs	r0, r3
 8004bc6:	f7ff fef9 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x02);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2102      	movs	r1, #2
 8004bce:	0018      	movs	r0, r3
 8004bd0:	f7ff fef4 	bl	80049bc <hspi_w8>
  hspi_cmd(SPIx, 0xF7);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	21f7      	movs	r1, #247	; 0xf7
 8004bd8:	0018      	movs	r0, r3
 8004bda:	f7ff ff29 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x20);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2120      	movs	r1, #32
 8004be2:	0018      	movs	r0, r3
 8004be4:	f7ff feea 	bl	80049bc <hspi_w8>
  hspi_cmd(SPIx, 0xEA);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	21ea      	movs	r1, #234	; 0xea
 8004bec:	0018      	movs	r0, r3
 8004bee:	f7ff ff1f 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	0018      	movs	r0, r3
 8004bf8:	f7ff fee0 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x00);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2100      	movs	r1, #0
 8004c00:	0018      	movs	r0, r3
 8004c02:	f7ff fedb 	bl	80049bc <hspi_w8>
  // PWCTR1
  hspi_cmd(SPIx, 0xC0);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	21c0      	movs	r1, #192	; 0xc0
 8004c0a:	0018      	movs	r0, r3
 8004c0c:	f7ff ff10 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x23);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2123      	movs	r1, #35	; 0x23
 8004c14:	0018      	movs	r0, r3
 8004c16:	f7ff fed1 	bl	80049bc <hspi_w8>
  // PWCTR2
  hspi_cmd(SPIx, 0xC1);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	21c1      	movs	r1, #193	; 0xc1
 8004c1e:	0018      	movs	r0, r3
 8004c20:	f7ff ff06 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x10);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2110      	movs	r1, #16
 8004c28:	0018      	movs	r0, r3
 8004c2a:	f7ff fec7 	bl	80049bc <hspi_w8>
  // VMCTR1
  hspi_cmd(SPIx, 0xC5);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	21c5      	movs	r1, #197	; 0xc5
 8004c32:	0018      	movs	r0, r3
 8004c34:	f7ff fefc 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x3E);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	213e      	movs	r1, #62	; 0x3e
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f7ff febd 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x28);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2128      	movs	r1, #40	; 0x28
 8004c46:	0018      	movs	r0, r3
 8004c48:	f7ff feb8 	bl	80049bc <hspi_w8>
  // VMCTR2
  hspi_cmd(SPIx, 0xC7);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	21c7      	movs	r1, #199	; 0xc7
 8004c50:	0018      	movs	r0, r3
 8004c52:	f7ff feed 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x86);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2186      	movs	r1, #134	; 0x86
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	f7ff feae 	bl	80049bc <hspi_w8>
  // MADCTL
  hspi_cmd(SPIx, 0x36);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2136      	movs	r1, #54	; 0x36
 8004c64:	0018      	movs	r0, r3
 8004c66:	f7ff fee3 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x48);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2148      	movs	r1, #72	; 0x48
 8004c6e:	0018      	movs	r0, r3
 8004c70:	f7ff fea4 	bl	80049bc <hspi_w8>
  // VSCRSADD
  hspi_cmd(SPIx, 0x37);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2137      	movs	r1, #55	; 0x37
 8004c78:	0018      	movs	r0, r3
 8004c7a:	f7ff fed9 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2100      	movs	r1, #0
 8004c82:	0018      	movs	r0, r3
 8004c84:	f7ff fe9a 	bl	80049bc <hspi_w8>
  // PIXFMT
  hspi_cmd(SPIx, 0x3A);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	213a      	movs	r1, #58	; 0x3a
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	f7ff fecf 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x55);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2155      	movs	r1, #85	; 0x55
 8004c96:	0018      	movs	r0, r3
 8004c98:	f7ff fe90 	bl	80049bc <hspi_w8>
  // FRMCTR1
  hspi_cmd(SPIx, 0xB1);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	21b1      	movs	r1, #177	; 0xb1
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	f7ff fec5 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2100      	movs	r1, #0
 8004caa:	0018      	movs	r0, r3
 8004cac:	f7ff fe86 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x18);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2118      	movs	r1, #24
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	f7ff fe81 	bl	80049bc <hspi_w8>
  // DFUNCTR
  hspi_cmd(SPIx, 0xB6);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	21b6      	movs	r1, #182	; 0xb6
 8004cbe:	0018      	movs	r0, r3
 8004cc0:	f7ff feb6 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x08);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2108      	movs	r1, #8
 8004cc8:	0018      	movs	r0, r3
 8004cca:	f7ff fe77 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x82);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2182      	movs	r1, #130	; 0x82
 8004cd2:	0018      	movs	r0, r3
 8004cd4:	f7ff fe72 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x27);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2127      	movs	r1, #39	; 0x27
 8004cdc:	0018      	movs	r0, r3
 8004cde:	f7ff fe6d 	bl	80049bc <hspi_w8>
  hspi_cmd(SPIx, 0xF2);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	21f2      	movs	r1, #242	; 0xf2
 8004ce6:	0018      	movs	r0, r3
 8004ce8:	f7ff fea2 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2100      	movs	r1, #0
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f7ff fe63 	bl	80049bc <hspi_w8>
  // GAMMASET
  hspi_cmd(SPIx, 0x26);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2126      	movs	r1, #38	; 0x26
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	f7ff fe98 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x01);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2101      	movs	r1, #1
 8004d04:	0018      	movs	r0, r3
 8004d06:	f7ff fe59 	bl	80049bc <hspi_w8>
  // (Actual gamma settings)
  hspi_cmd(SPIx, 0xE0);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	21e0      	movs	r1, #224	; 0xe0
 8004d0e:	0018      	movs	r0, r3
 8004d10:	f7ff fe8e 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x0F);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	210f      	movs	r1, #15
 8004d18:	0018      	movs	r0, r3
 8004d1a:	f7ff fe4f 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x31);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2131      	movs	r1, #49	; 0x31
 8004d22:	0018      	movs	r0, r3
 8004d24:	f7ff fe4a 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x2B);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	212b      	movs	r1, #43	; 0x2b
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	f7ff fe45 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x0C);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	210c      	movs	r1, #12
 8004d36:	0018      	movs	r0, r3
 8004d38:	f7ff fe40 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x0E);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	210e      	movs	r1, #14
 8004d40:	0018      	movs	r0, r3
 8004d42:	f7ff fe3b 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x08);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2108      	movs	r1, #8
 8004d4a:	0018      	movs	r0, r3
 8004d4c:	f7ff fe36 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x4E);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	214e      	movs	r1, #78	; 0x4e
 8004d54:	0018      	movs	r0, r3
 8004d56:	f7ff fe31 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0xF1);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	21f1      	movs	r1, #241	; 0xf1
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f7ff fe2c 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x37);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2137      	movs	r1, #55	; 0x37
 8004d68:	0018      	movs	r0, r3
 8004d6a:	f7ff fe27 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x07);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2107      	movs	r1, #7
 8004d72:	0018      	movs	r0, r3
 8004d74:	f7ff fe22 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x10);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2110      	movs	r1, #16
 8004d7c:	0018      	movs	r0, r3
 8004d7e:	f7ff fe1d 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x03);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2103      	movs	r1, #3
 8004d86:	0018      	movs	r0, r3
 8004d88:	f7ff fe18 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x0E);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	210e      	movs	r1, #14
 8004d90:	0018      	movs	r0, r3
 8004d92:	f7ff fe13 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x09);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2109      	movs	r1, #9
 8004d9a:	0018      	movs	r0, r3
 8004d9c:	f7ff fe0e 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x00);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2100      	movs	r1, #0
 8004da4:	0018      	movs	r0, r3
 8004da6:	f7ff fe09 	bl	80049bc <hspi_w8>
  hspi_cmd(SPIx, 0xE1);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	21e1      	movs	r1, #225	; 0xe1
 8004dae:	0018      	movs	r0, r3
 8004db0:	f7ff fe3e 	bl	8004a30 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2100      	movs	r1, #0
 8004db8:	0018      	movs	r0, r3
 8004dba:	f7ff fdff 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x0E);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	210e      	movs	r1, #14
 8004dc2:	0018      	movs	r0, r3
 8004dc4:	f7ff fdfa 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x14);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2114      	movs	r1, #20
 8004dcc:	0018      	movs	r0, r3
 8004dce:	f7ff fdf5 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x03);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2103      	movs	r1, #3
 8004dd6:	0018      	movs	r0, r3
 8004dd8:	f7ff fdf0 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x11);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2111      	movs	r1, #17
 8004de0:	0018      	movs	r0, r3
 8004de2:	f7ff fdeb 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x07);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2107      	movs	r1, #7
 8004dea:	0018      	movs	r0, r3
 8004dec:	f7ff fde6 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x31);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2131      	movs	r1, #49	; 0x31
 8004df4:	0018      	movs	r0, r3
 8004df6:	f7ff fde1 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0xC1);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	21c1      	movs	r1, #193	; 0xc1
 8004dfe:	0018      	movs	r0, r3
 8004e00:	f7ff fddc 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x48);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2148      	movs	r1, #72	; 0x48
 8004e08:	0018      	movs	r0, r3
 8004e0a:	f7ff fdd7 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x08);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2108      	movs	r1, #8
 8004e12:	0018      	movs	r0, r3
 8004e14:	f7ff fdd2 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x0F);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	210f      	movs	r1, #15
 8004e1c:	0018      	movs	r0, r3
 8004e1e:	f7ff fdcd 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x0C);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	210c      	movs	r1, #12
 8004e26:	0018      	movs	r0, r3
 8004e28:	f7ff fdc8 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x31);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2131      	movs	r1, #49	; 0x31
 8004e30:	0018      	movs	r0, r3
 8004e32:	f7ff fdc3 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x36);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2136      	movs	r1, #54	; 0x36
 8004e3a:	0018      	movs	r0, r3
 8004e3c:	f7ff fdbe 	bl	80049bc <hspi_w8>
  hspi_w8(SPIx, 0x0F);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	210f      	movs	r1, #15
 8004e44:	0018      	movs	r0, r3
 8004e46:	f7ff fdb9 	bl	80049bc <hspi_w8>
  // Exit sleep mode.
  hspi_cmd(SPIx, 0x11);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2111      	movs	r1, #17
 8004e4e:	0018      	movs	r0, r3
 8004e50:	f7ff fdee 	bl	8004a30 <hspi_cmd>
  HAL_Delay(150);
 8004e54:	2096      	movs	r0, #150	; 0x96
 8004e56:	f7fc fa55 	bl	8001304 <HAL_Delay>
  // Display on.
  hspi_cmd(SPIx, 0x29);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2129      	movs	r1, #41	; 0x29
 8004e5e:	0018      	movs	r0, r3
 8004e60:	f7ff fde6 	bl	8004a30 <hspi_cmd>
	HAL_Delay(150);
 8004e64:	2096      	movs	r0, #150	; 0x96
 8004e66:	f7fc fa4d 	bl	8001304 <HAL_Delay>
  // 'Normal' display mode.
  hspi_cmd(SPIx, 0x13);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2113      	movs	r1, #19
 8004e6e:	0018      	movs	r0, r3
 8004e70:	f7ff fdde 	bl	8004a30 <hspi_cmd>
}
 8004e74:	46c0      	nop			; (mov r8, r8)
 8004e76:	46bd      	mov	sp, r7
 8004e78:	b002      	add	sp, #8
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <chosenStatePrinter>:

//Private Function Definitions

//Public Function Definitions
void chosenStatePrinter(TFT_TEXT_BOX* chosen_state, uint8_t text_box_num, const char* state_name, uint16_t font_color, uint8_t font_size)
{
 8004e7c:	b5b0      	push	{r4, r5, r7, lr}
 8004e7e:	b08a      	sub	sp, #40	; 0x28
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	0008      	movs	r0, r1
 8004e86:	607a      	str	r2, [r7, #4]
 8004e88:	0019      	movs	r1, r3
 8004e8a:	230b      	movs	r3, #11
 8004e8c:	18fb      	adds	r3, r7, r3
 8004e8e:	1c02      	adds	r2, r0, #0
 8004e90:	701a      	strb	r2, [r3, #0]
 8004e92:	2308      	movs	r3, #8
 8004e94:	18fb      	adds	r3, r7, r3
 8004e96:	1c0a      	adds	r2, r1, #0
 8004e98:	801a      	strh	r2, [r3, #0]
    if(chosen_state != nullptr)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d013      	beq.n	8004ec8 <chosenStatePrinter+0x4c>
    {
        char outputString[STATE_MAX_CHARS + 3 + 1];
        sprintf(outputString, "%d: %s",text_box_num,state_name);
 8004ea0:	230b      	movs	r3, #11
 8004ea2:	18fb      	adds	r3, r7, r3
 8004ea4:	781a      	ldrb	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4909      	ldr	r1, [pc, #36]	; (8004ed0 <chosenStatePrinter+0x54>)
 8004eaa:	2514      	movs	r5, #20
 8004eac:	1978      	adds	r0, r7, r5
 8004eae:	f000 f953 	bl	8005158 <siprintf>
        chosen_state->write(outputString, font_color, font_size);
 8004eb2:	2338      	movs	r3, #56	; 0x38
 8004eb4:	18fb      	adds	r3, r7, r3
 8004eb6:	781c      	ldrb	r4, [r3, #0]
 8004eb8:	2308      	movs	r3, #8
 8004eba:	18fb      	adds	r3, r7, r3
 8004ebc:	881a      	ldrh	r2, [r3, #0]
 8004ebe:	1979      	adds	r1, r7, r5
 8004ec0:	68f8      	ldr	r0, [r7, #12]
 8004ec2:	0023      	movs	r3, r4
 8004ec4:	f000 f87a 	bl	8004fbc <_ZN12TFT_TEXT_BOX5writeEPKcth>
    }
}
 8004ec8:	46c0      	nop			; (mov r8, r8)
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	b00a      	add	sp, #40	; 0x28
 8004ece:	bdb0      	pop	{r4, r5, r7, pc}
 8004ed0:	08005e34 	.word	0x08005e34

08004ed4 <_ZN12TFT_TEXT_BOXC1EP7TFT_GFXtttsb>:
//Public Function Prototypes

//Private Function Definitions

//Public Function Definitions
TFT_TEXT_BOX::TFT_TEXT_BOX(TFT_GFX* display, uint16_t bg_color, uint16_t x_pos, uint16_t y_pos, int16_t x_edge, bool is_centered):
 8004ed4:	b590      	push	{r4, r7, lr}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	0019      	movs	r1, r3
 8004ee0:	1dbb      	adds	r3, r7, #6
 8004ee2:	801a      	strh	r2, [r3, #0]
 8004ee4:	1d3b      	adds	r3, r7, #4
 8004ee6:	1c0a      	adds	r2, r1, #0
 8004ee8:	801a      	strh	r2, [r3, #0]
main_display{display}, xPos{x_pos}, yPos{y_pos}, prevMaxX{x_pos}, prevMaxY{y_pos}, bgColor{bg_color}, isCentered{is_centered}
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	68ba      	ldr	r2, [r7, #8]
 8004eee:	601a      	str	r2, [r3, #0]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	1d3a      	adds	r2, r7, #4
 8004ef4:	8812      	ldrh	r2, [r2, #0]
 8004ef6:	809a      	strh	r2, [r3, #4]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2120      	movs	r1, #32
 8004efc:	187a      	adds	r2, r7, r1
 8004efe:	8812      	ldrh	r2, [r2, #0]
 8004f00:	80da      	strh	r2, [r3, #6]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	1d3a      	adds	r2, r7, #4
 8004f06:	8812      	ldrh	r2, [r2, #0]
 8004f08:	811a      	strh	r2, [r3, #8]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	187a      	adds	r2, r7, r1
 8004f0e:	8812      	ldrh	r2, [r2, #0]
 8004f10:	815a      	strh	r2, [r3, #10]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	1dba      	adds	r2, r7, #6
 8004f16:	8812      	ldrh	r2, [r2, #0]
 8004f18:	819a      	strh	r2, [r3, #12]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2228      	movs	r2, #40	; 0x28
 8004f1e:	18ba      	adds	r2, r7, r2
 8004f20:	7812      	ldrb	r2, [r2, #0]
 8004f22:	741a      	strb	r2, [r3, #16]
{
	if(x_edge <= x_pos || x_edge > display->width())
 8004f24:	2324      	movs	r3, #36	; 0x24
 8004f26:	18fb      	adds	r3, r7, r3
 8004f28:	2200      	movs	r2, #0
 8004f2a:	5e9a      	ldrsh	r2, [r3, r2]
 8004f2c:	1d3b      	adds	r3, r7, #4
 8004f2e:	881b      	ldrh	r3, [r3, #0]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	dd0a      	ble.n	8004f4a <_ZN12TFT_TEXT_BOXC1EP7TFT_GFXtttsb+0x76>
 8004f34:	2324      	movs	r3, #36	; 0x24
 8004f36:	18fb      	adds	r3, r7, r3
 8004f38:	2400      	movs	r4, #0
 8004f3a:	5f1c      	ldrsh	r4, [r3, r4]
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	0018      	movs	r0, r3
 8004f40:	f7ff fcff 	bl	8004942 <_ZN7TFT_GFX5widthEv>
 8004f44:	0003      	movs	r3, r0
 8004f46:	429c      	cmp	r4, r3
 8004f48:	dd01      	ble.n	8004f4e <_ZN12TFT_TEXT_BOXC1EP7TFT_GFXtttsb+0x7a>
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e000      	b.n	8004f50 <_ZN12TFT_TEXT_BOXC1EP7TFT_GFXtttsb+0x7c>
 8004f4e:	2300      	movs	r3, #0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d008      	beq.n	8004f66 <_ZN12TFT_TEXT_BOXC1EP7TFT_GFXtttsb+0x92>
	{
		this->wrapXEdge = display->width();
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	0018      	movs	r0, r3
 8004f58:	f7ff fcf3 	bl	8004942 <_ZN7TFT_GFX5widthEv>
 8004f5c:	0003      	movs	r3, r0
 8004f5e:	001a      	movs	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	81da      	strh	r2, [r3, #14]
 8004f64:	e004      	b.n	8004f70 <_ZN12TFT_TEXT_BOXC1EP7TFT_GFXtttsb+0x9c>
	}else{
		this->wrapXEdge = x_edge;
 8004f66:	2324      	movs	r3, #36	; 0x24
 8004f68:	18fb      	adds	r3, r7, r3
 8004f6a:	881a      	ldrh	r2, [r3, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	81da      	strh	r2, [r3, #14]
	}
}
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	0018      	movs	r0, r3
 8004f74:	46bd      	mov	sp, r7
 8004f76:	b005      	add	sp, #20
 8004f78:	bd90      	pop	{r4, r7, pc}

08004f7a <_ZN12TFT_TEXT_BOXC1Ev>:

TFT_TEXT_BOX::TFT_TEXT_BOX(void):
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b082      	sub	sp, #8
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
main_display{nullptr}, xPos{0}, yPos{0}, prevMaxX{0}, prevMaxY{0}, bgColor{0}, isCentered{0}, wrapXEdge{0}
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	601a      	str	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	809a      	strh	r2, [r3, #4]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	80da      	strh	r2, [r3, #6]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2200      	movs	r2, #0
 8004f98:	811a      	strh	r2, [r3, #8]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	815a      	strh	r2, [r3, #10]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	819a      	strh	r2, [r3, #12]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	81da      	strh	r2, [r3, #14]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	741a      	strb	r2, [r3, #16]
{}
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	0018      	movs	r0, r3
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	b002      	add	sp, #8
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <_ZN12TFT_TEXT_BOX5writeEPKcth>:

uint16_t TFT_TEXT_BOX::write(const char* string, uint16_t font_color, uint8_t font_size)
{
 8004fbc:	b5b0      	push	{r4, r5, r7, lr}
 8004fbe:	b08c      	sub	sp, #48	; 0x30
 8004fc0:	af06      	add	r7, sp, #24
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	0019      	movs	r1, r3
 8004fc8:	1dbb      	adds	r3, r7, #6
 8004fca:	801a      	strh	r2, [r3, #0]
 8004fcc:	1d7b      	adds	r3, r7, #5
 8004fce:	1c0a      	adds	r2, r1, #0
 8004fd0:	701a      	strb	r2, [r3, #0]
    //First clear previous text
    this->clear();
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	0018      	movs	r0, r3
 8004fd6:	f000 f832 	bl	800503e <_ZN12TFT_TEXT_BOX5clearEv>
    //Then draw new text
	std::pair<uint16_t, uint16_t> drawStringRet = this->main_display->drawString(this->xPos, this->yPos, string, font_color, font_color, font_size, font_size, this->wrapXEdge, this->isCentered);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6818      	ldr	r0, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	889b      	ldrh	r3, [r3, #4]
 8004fe2:	b219      	sxth	r1, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	88db      	ldrh	r3, [r3, #6]
 8004fe8:	b21c      	sxth	r4, r3
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	89db      	ldrh	r3, [r3, #14]
 8004fee:	68fa      	ldr	r2, [r7, #12]
 8004ff0:	7c12      	ldrb	r2, [r2, #16]
 8004ff2:	68bd      	ldr	r5, [r7, #8]
 8004ff4:	9205      	str	r2, [sp, #20]
 8004ff6:	9304      	str	r3, [sp, #16]
 8004ff8:	1d7b      	adds	r3, r7, #5
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	9303      	str	r3, [sp, #12]
 8004ffe:	1d7b      	adds	r3, r7, #5
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	9302      	str	r3, [sp, #8]
 8005004:	1dbb      	adds	r3, r7, #6
 8005006:	881b      	ldrh	r3, [r3, #0]
 8005008:	9301      	str	r3, [sp, #4]
 800500a:	1dbb      	adds	r3, r7, #6
 800500c:	881b      	ldrh	r3, [r3, #0]
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	002b      	movs	r3, r5
 8005012:	0022      	movs	r2, r4
 8005014:	f7ff fac1 	bl	800459a <_ZN7TFT_GFX10drawStringEssPKctthhtb>
 8005018:	0003      	movs	r3, r0
 800501a:	001a      	movs	r2, r3
 800501c:	2114      	movs	r1, #20
 800501e:	187b      	adds	r3, r7, r1
 8005020:	601a      	str	r2, [r3, #0]
	this->prevMaxX = drawStringRet.first;
 8005022:	187b      	adds	r3, r7, r1
 8005024:	881a      	ldrh	r2, [r3, #0]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	811a      	strh	r2, [r3, #8]
	this->prevMaxY = drawStringRet.second;
 800502a:	187b      	adds	r3, r7, r1
 800502c:	885a      	ldrh	r2, [r3, #2]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	815a      	strh	r2, [r3, #10]
	return this->prevMaxY;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	895b      	ldrh	r3, [r3, #10]
}
 8005036:	0018      	movs	r0, r3
 8005038:	46bd      	mov	sp, r7
 800503a:	b006      	add	sp, #24
 800503c:	bdb0      	pop	{r4, r5, r7, pc}

0800503e <_ZN12TFT_TEXT_BOX5clearEv>:

void TFT_TEXT_BOX::clear(void)
{
 800503e:	b5b0      	push	{r4, r5, r7, lr}
 8005040:	b084      	sub	sp, #16
 8005042:	af02      	add	r7, sp, #8
 8005044:	6078      	str	r0, [r7, #4]
    this->main_display->writeFillRect(this->xPos, this->yPos, this->prevMaxX - this->xPos, this->prevMaxY - this->yPos, this->bgColor);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6818      	ldr	r0, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	889b      	ldrh	r3, [r3, #4]
 800504e:	b219      	sxth	r1, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	88db      	ldrh	r3, [r3, #6]
 8005054:	b21c      	sxth	r4, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	891a      	ldrh	r2, [r3, #8]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	889b      	ldrh	r3, [r3, #4]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	b29b      	uxth	r3, r3
 8005062:	b21d      	sxth	r5, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	895a      	ldrh	r2, [r3, #10]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	88db      	ldrh	r3, [r3, #6]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	b29b      	uxth	r3, r3
 8005070:	b21b      	sxth	r3, r3
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	8992      	ldrh	r2, [r2, #12]
 8005076:	9201      	str	r2, [sp, #4]
 8005078:	9300      	str	r3, [sp, #0]
 800507a:	002b      	movs	r3, r5
 800507c:	0022      	movs	r2, r4
 800507e:	f7fe fe92 	bl	8003da6 <_ZN7TFT_GFX13writeFillRectEsssst>
}
 8005082:	46c0      	nop			; (mov r8, r8)
 8005084:	46bd      	mov	sp, r7
 8005086:	b002      	add	sp, #8
 8005088:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800508c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800508c:	480d      	ldr	r0, [pc, #52]	; (80050c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800508e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005090:	480d      	ldr	r0, [pc, #52]	; (80050c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005092:	490e      	ldr	r1, [pc, #56]	; (80050cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005094:	4a0e      	ldr	r2, [pc, #56]	; (80050d0 <LoopForever+0xe>)
  movs r3, #0
 8005096:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005098:	e002      	b.n	80050a0 <LoopCopyDataInit>

0800509a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800509a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800509c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800509e:	3304      	adds	r3, #4

080050a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80050a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80050a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80050a4:	d3f9      	bcc.n	800509a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80050a6:	4a0b      	ldr	r2, [pc, #44]	; (80050d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80050a8:	4c0b      	ldr	r4, [pc, #44]	; (80050d8 <LoopForever+0x16>)
  movs r3, #0
 80050aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80050ac:	e001      	b.n	80050b2 <LoopFillZerobss>

080050ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80050ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80050b0:	3204      	adds	r2, #4

080050b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80050b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80050b4:	d3fb      	bcc.n	80050ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80050b6:	f7fe fcdb 	bl	8003a70 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80050ba:	f000 f817 	bl	80050ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80050be:	f7fe f833 	bl	8003128 <main>

080050c2 <LoopForever>:

LoopForever:
    b LoopForever
 80050c2:	e7fe      	b.n	80050c2 <LoopForever>
  ldr   r0, =_estack
 80050c4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80050c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80050cc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80050d0:	08006518 	.word	0x08006518
  ldr r2, =_sbss
 80050d4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80050d8:	2000016c 	.word	0x2000016c

080050dc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80050dc:	e7fe      	b.n	80050dc <ADC1_COMP_IRQHandler>
	...

080050e0 <__errno>:
 80050e0:	4b01      	ldr	r3, [pc, #4]	; (80050e8 <__errno+0x8>)
 80050e2:	6818      	ldr	r0, [r3, #0]
 80050e4:	4770      	bx	lr
 80050e6:	46c0      	nop			; (mov r8, r8)
 80050e8:	20000004 	.word	0x20000004

080050ec <__libc_init_array>:
 80050ec:	b570      	push	{r4, r5, r6, lr}
 80050ee:	2600      	movs	r6, #0
 80050f0:	4d0c      	ldr	r5, [pc, #48]	; (8005124 <__libc_init_array+0x38>)
 80050f2:	4c0d      	ldr	r4, [pc, #52]	; (8005128 <__libc_init_array+0x3c>)
 80050f4:	1b64      	subs	r4, r4, r5
 80050f6:	10a4      	asrs	r4, r4, #2
 80050f8:	42a6      	cmp	r6, r4
 80050fa:	d109      	bne.n	8005110 <__libc_init_array+0x24>
 80050fc:	2600      	movs	r6, #0
 80050fe:	f000 fc29 	bl	8005954 <_init>
 8005102:	4d0a      	ldr	r5, [pc, #40]	; (800512c <__libc_init_array+0x40>)
 8005104:	4c0a      	ldr	r4, [pc, #40]	; (8005130 <__libc_init_array+0x44>)
 8005106:	1b64      	subs	r4, r4, r5
 8005108:	10a4      	asrs	r4, r4, #2
 800510a:	42a6      	cmp	r6, r4
 800510c:	d105      	bne.n	800511a <__libc_init_array+0x2e>
 800510e:	bd70      	pop	{r4, r5, r6, pc}
 8005110:	00b3      	lsls	r3, r6, #2
 8005112:	58eb      	ldr	r3, [r5, r3]
 8005114:	4798      	blx	r3
 8005116:	3601      	adds	r6, #1
 8005118:	e7ee      	b.n	80050f8 <__libc_init_array+0xc>
 800511a:	00b3      	lsls	r3, r6, #2
 800511c:	58eb      	ldr	r3, [r5, r3]
 800511e:	4798      	blx	r3
 8005120:	3601      	adds	r6, #1
 8005122:	e7f2      	b.n	800510a <__libc_init_array+0x1e>
 8005124:	08006510 	.word	0x08006510
 8005128:	08006510 	.word	0x08006510
 800512c:	08006510 	.word	0x08006510
 8005130:	08006514 	.word	0x08006514

08005134 <memcpy>:
 8005134:	2300      	movs	r3, #0
 8005136:	b510      	push	{r4, lr}
 8005138:	429a      	cmp	r2, r3
 800513a:	d100      	bne.n	800513e <memcpy+0xa>
 800513c:	bd10      	pop	{r4, pc}
 800513e:	5ccc      	ldrb	r4, [r1, r3]
 8005140:	54c4      	strb	r4, [r0, r3]
 8005142:	3301      	adds	r3, #1
 8005144:	e7f8      	b.n	8005138 <memcpy+0x4>

08005146 <memset>:
 8005146:	0003      	movs	r3, r0
 8005148:	1812      	adds	r2, r2, r0
 800514a:	4293      	cmp	r3, r2
 800514c:	d100      	bne.n	8005150 <memset+0xa>
 800514e:	4770      	bx	lr
 8005150:	7019      	strb	r1, [r3, #0]
 8005152:	3301      	adds	r3, #1
 8005154:	e7f9      	b.n	800514a <memset+0x4>
	...

08005158 <siprintf>:
 8005158:	b40e      	push	{r1, r2, r3}
 800515a:	b500      	push	{lr}
 800515c:	490b      	ldr	r1, [pc, #44]	; (800518c <siprintf+0x34>)
 800515e:	b09c      	sub	sp, #112	; 0x70
 8005160:	ab1d      	add	r3, sp, #116	; 0x74
 8005162:	9002      	str	r0, [sp, #8]
 8005164:	9006      	str	r0, [sp, #24]
 8005166:	9107      	str	r1, [sp, #28]
 8005168:	9104      	str	r1, [sp, #16]
 800516a:	4809      	ldr	r0, [pc, #36]	; (8005190 <siprintf+0x38>)
 800516c:	4909      	ldr	r1, [pc, #36]	; (8005194 <siprintf+0x3c>)
 800516e:	cb04      	ldmia	r3!, {r2}
 8005170:	9105      	str	r1, [sp, #20]
 8005172:	6800      	ldr	r0, [r0, #0]
 8005174:	a902      	add	r1, sp, #8
 8005176:	9301      	str	r3, [sp, #4]
 8005178:	f000 f870 	bl	800525c <_svfiprintf_r>
 800517c:	2300      	movs	r3, #0
 800517e:	9a02      	ldr	r2, [sp, #8]
 8005180:	7013      	strb	r3, [r2, #0]
 8005182:	b01c      	add	sp, #112	; 0x70
 8005184:	bc08      	pop	{r3}
 8005186:	b003      	add	sp, #12
 8005188:	4718      	bx	r3
 800518a:	46c0      	nop			; (mov r8, r8)
 800518c:	7fffffff 	.word	0x7fffffff
 8005190:	20000004 	.word	0x20000004
 8005194:	ffff0208 	.word	0xffff0208

08005198 <__ssputs_r>:
 8005198:	b5f0      	push	{r4, r5, r6, r7, lr}
 800519a:	688e      	ldr	r6, [r1, #8]
 800519c:	b085      	sub	sp, #20
 800519e:	0007      	movs	r7, r0
 80051a0:	000c      	movs	r4, r1
 80051a2:	9203      	str	r2, [sp, #12]
 80051a4:	9301      	str	r3, [sp, #4]
 80051a6:	429e      	cmp	r6, r3
 80051a8:	d83c      	bhi.n	8005224 <__ssputs_r+0x8c>
 80051aa:	2390      	movs	r3, #144	; 0x90
 80051ac:	898a      	ldrh	r2, [r1, #12]
 80051ae:	00db      	lsls	r3, r3, #3
 80051b0:	421a      	tst	r2, r3
 80051b2:	d034      	beq.n	800521e <__ssputs_r+0x86>
 80051b4:	2503      	movs	r5, #3
 80051b6:	6909      	ldr	r1, [r1, #16]
 80051b8:	6823      	ldr	r3, [r4, #0]
 80051ba:	1a5b      	subs	r3, r3, r1
 80051bc:	9302      	str	r3, [sp, #8]
 80051be:	6963      	ldr	r3, [r4, #20]
 80051c0:	9802      	ldr	r0, [sp, #8]
 80051c2:	435d      	muls	r5, r3
 80051c4:	0feb      	lsrs	r3, r5, #31
 80051c6:	195d      	adds	r5, r3, r5
 80051c8:	9b01      	ldr	r3, [sp, #4]
 80051ca:	106d      	asrs	r5, r5, #1
 80051cc:	3301      	adds	r3, #1
 80051ce:	181b      	adds	r3, r3, r0
 80051d0:	42ab      	cmp	r3, r5
 80051d2:	d900      	bls.n	80051d6 <__ssputs_r+0x3e>
 80051d4:	001d      	movs	r5, r3
 80051d6:	0553      	lsls	r3, r2, #21
 80051d8:	d532      	bpl.n	8005240 <__ssputs_r+0xa8>
 80051da:	0029      	movs	r1, r5
 80051dc:	0038      	movs	r0, r7
 80051de:	f000 fb19 	bl	8005814 <_malloc_r>
 80051e2:	1e06      	subs	r6, r0, #0
 80051e4:	d109      	bne.n	80051fa <__ssputs_r+0x62>
 80051e6:	230c      	movs	r3, #12
 80051e8:	603b      	str	r3, [r7, #0]
 80051ea:	2340      	movs	r3, #64	; 0x40
 80051ec:	2001      	movs	r0, #1
 80051ee:	89a2      	ldrh	r2, [r4, #12]
 80051f0:	4240      	negs	r0, r0
 80051f2:	4313      	orrs	r3, r2
 80051f4:	81a3      	strh	r3, [r4, #12]
 80051f6:	b005      	add	sp, #20
 80051f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051fa:	9a02      	ldr	r2, [sp, #8]
 80051fc:	6921      	ldr	r1, [r4, #16]
 80051fe:	f7ff ff99 	bl	8005134 <memcpy>
 8005202:	89a3      	ldrh	r3, [r4, #12]
 8005204:	4a14      	ldr	r2, [pc, #80]	; (8005258 <__ssputs_r+0xc0>)
 8005206:	401a      	ands	r2, r3
 8005208:	2380      	movs	r3, #128	; 0x80
 800520a:	4313      	orrs	r3, r2
 800520c:	81a3      	strh	r3, [r4, #12]
 800520e:	9b02      	ldr	r3, [sp, #8]
 8005210:	6126      	str	r6, [r4, #16]
 8005212:	18f6      	adds	r6, r6, r3
 8005214:	6026      	str	r6, [r4, #0]
 8005216:	6165      	str	r5, [r4, #20]
 8005218:	9e01      	ldr	r6, [sp, #4]
 800521a:	1aed      	subs	r5, r5, r3
 800521c:	60a5      	str	r5, [r4, #8]
 800521e:	9b01      	ldr	r3, [sp, #4]
 8005220:	429e      	cmp	r6, r3
 8005222:	d900      	bls.n	8005226 <__ssputs_r+0x8e>
 8005224:	9e01      	ldr	r6, [sp, #4]
 8005226:	0032      	movs	r2, r6
 8005228:	9903      	ldr	r1, [sp, #12]
 800522a:	6820      	ldr	r0, [r4, #0]
 800522c:	f000 fa95 	bl	800575a <memmove>
 8005230:	68a3      	ldr	r3, [r4, #8]
 8005232:	2000      	movs	r0, #0
 8005234:	1b9b      	subs	r3, r3, r6
 8005236:	60a3      	str	r3, [r4, #8]
 8005238:	6823      	ldr	r3, [r4, #0]
 800523a:	199e      	adds	r6, r3, r6
 800523c:	6026      	str	r6, [r4, #0]
 800523e:	e7da      	b.n	80051f6 <__ssputs_r+0x5e>
 8005240:	002a      	movs	r2, r5
 8005242:	0038      	movs	r0, r7
 8005244:	f000 fb44 	bl	80058d0 <_realloc_r>
 8005248:	1e06      	subs	r6, r0, #0
 800524a:	d1e0      	bne.n	800520e <__ssputs_r+0x76>
 800524c:	6921      	ldr	r1, [r4, #16]
 800524e:	0038      	movs	r0, r7
 8005250:	f000 fa96 	bl	8005780 <_free_r>
 8005254:	e7c7      	b.n	80051e6 <__ssputs_r+0x4e>
 8005256:	46c0      	nop			; (mov r8, r8)
 8005258:	fffffb7f 	.word	0xfffffb7f

0800525c <_svfiprintf_r>:
 800525c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800525e:	b0a1      	sub	sp, #132	; 0x84
 8005260:	9003      	str	r0, [sp, #12]
 8005262:	001d      	movs	r5, r3
 8005264:	898b      	ldrh	r3, [r1, #12]
 8005266:	000f      	movs	r7, r1
 8005268:	0016      	movs	r6, r2
 800526a:	061b      	lsls	r3, r3, #24
 800526c:	d511      	bpl.n	8005292 <_svfiprintf_r+0x36>
 800526e:	690b      	ldr	r3, [r1, #16]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d10e      	bne.n	8005292 <_svfiprintf_r+0x36>
 8005274:	2140      	movs	r1, #64	; 0x40
 8005276:	f000 facd 	bl	8005814 <_malloc_r>
 800527a:	6038      	str	r0, [r7, #0]
 800527c:	6138      	str	r0, [r7, #16]
 800527e:	2800      	cmp	r0, #0
 8005280:	d105      	bne.n	800528e <_svfiprintf_r+0x32>
 8005282:	230c      	movs	r3, #12
 8005284:	9a03      	ldr	r2, [sp, #12]
 8005286:	3801      	subs	r0, #1
 8005288:	6013      	str	r3, [r2, #0]
 800528a:	b021      	add	sp, #132	; 0x84
 800528c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800528e:	2340      	movs	r3, #64	; 0x40
 8005290:	617b      	str	r3, [r7, #20]
 8005292:	2300      	movs	r3, #0
 8005294:	ac08      	add	r4, sp, #32
 8005296:	6163      	str	r3, [r4, #20]
 8005298:	3320      	adds	r3, #32
 800529a:	7663      	strb	r3, [r4, #25]
 800529c:	3310      	adds	r3, #16
 800529e:	76a3      	strb	r3, [r4, #26]
 80052a0:	9507      	str	r5, [sp, #28]
 80052a2:	0035      	movs	r5, r6
 80052a4:	782b      	ldrb	r3, [r5, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d001      	beq.n	80052ae <_svfiprintf_r+0x52>
 80052aa:	2b25      	cmp	r3, #37	; 0x25
 80052ac:	d146      	bne.n	800533c <_svfiprintf_r+0xe0>
 80052ae:	1bab      	subs	r3, r5, r6
 80052b0:	9305      	str	r3, [sp, #20]
 80052b2:	d00c      	beq.n	80052ce <_svfiprintf_r+0x72>
 80052b4:	0032      	movs	r2, r6
 80052b6:	0039      	movs	r1, r7
 80052b8:	9803      	ldr	r0, [sp, #12]
 80052ba:	f7ff ff6d 	bl	8005198 <__ssputs_r>
 80052be:	1c43      	adds	r3, r0, #1
 80052c0:	d100      	bne.n	80052c4 <_svfiprintf_r+0x68>
 80052c2:	e0ae      	b.n	8005422 <_svfiprintf_r+0x1c6>
 80052c4:	6962      	ldr	r2, [r4, #20]
 80052c6:	9b05      	ldr	r3, [sp, #20]
 80052c8:	4694      	mov	ip, r2
 80052ca:	4463      	add	r3, ip
 80052cc:	6163      	str	r3, [r4, #20]
 80052ce:	782b      	ldrb	r3, [r5, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d100      	bne.n	80052d6 <_svfiprintf_r+0x7a>
 80052d4:	e0a5      	b.n	8005422 <_svfiprintf_r+0x1c6>
 80052d6:	2201      	movs	r2, #1
 80052d8:	2300      	movs	r3, #0
 80052da:	4252      	negs	r2, r2
 80052dc:	6062      	str	r2, [r4, #4]
 80052de:	a904      	add	r1, sp, #16
 80052e0:	3254      	adds	r2, #84	; 0x54
 80052e2:	1852      	adds	r2, r2, r1
 80052e4:	1c6e      	adds	r6, r5, #1
 80052e6:	6023      	str	r3, [r4, #0]
 80052e8:	60e3      	str	r3, [r4, #12]
 80052ea:	60a3      	str	r3, [r4, #8]
 80052ec:	7013      	strb	r3, [r2, #0]
 80052ee:	65a3      	str	r3, [r4, #88]	; 0x58
 80052f0:	7831      	ldrb	r1, [r6, #0]
 80052f2:	2205      	movs	r2, #5
 80052f4:	4853      	ldr	r0, [pc, #332]	; (8005444 <_svfiprintf_r+0x1e8>)
 80052f6:	f000 fa25 	bl	8005744 <memchr>
 80052fa:	1c75      	adds	r5, r6, #1
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d11f      	bne.n	8005340 <_svfiprintf_r+0xe4>
 8005300:	6822      	ldr	r2, [r4, #0]
 8005302:	06d3      	lsls	r3, r2, #27
 8005304:	d504      	bpl.n	8005310 <_svfiprintf_r+0xb4>
 8005306:	2353      	movs	r3, #83	; 0x53
 8005308:	a904      	add	r1, sp, #16
 800530a:	185b      	adds	r3, r3, r1
 800530c:	2120      	movs	r1, #32
 800530e:	7019      	strb	r1, [r3, #0]
 8005310:	0713      	lsls	r3, r2, #28
 8005312:	d504      	bpl.n	800531e <_svfiprintf_r+0xc2>
 8005314:	2353      	movs	r3, #83	; 0x53
 8005316:	a904      	add	r1, sp, #16
 8005318:	185b      	adds	r3, r3, r1
 800531a:	212b      	movs	r1, #43	; 0x2b
 800531c:	7019      	strb	r1, [r3, #0]
 800531e:	7833      	ldrb	r3, [r6, #0]
 8005320:	2b2a      	cmp	r3, #42	; 0x2a
 8005322:	d016      	beq.n	8005352 <_svfiprintf_r+0xf6>
 8005324:	0035      	movs	r5, r6
 8005326:	2100      	movs	r1, #0
 8005328:	200a      	movs	r0, #10
 800532a:	68e3      	ldr	r3, [r4, #12]
 800532c:	782a      	ldrb	r2, [r5, #0]
 800532e:	1c6e      	adds	r6, r5, #1
 8005330:	3a30      	subs	r2, #48	; 0x30
 8005332:	2a09      	cmp	r2, #9
 8005334:	d94e      	bls.n	80053d4 <_svfiprintf_r+0x178>
 8005336:	2900      	cmp	r1, #0
 8005338:	d018      	beq.n	800536c <_svfiprintf_r+0x110>
 800533a:	e010      	b.n	800535e <_svfiprintf_r+0x102>
 800533c:	3501      	adds	r5, #1
 800533e:	e7b1      	b.n	80052a4 <_svfiprintf_r+0x48>
 8005340:	4b40      	ldr	r3, [pc, #256]	; (8005444 <_svfiprintf_r+0x1e8>)
 8005342:	6822      	ldr	r2, [r4, #0]
 8005344:	1ac0      	subs	r0, r0, r3
 8005346:	2301      	movs	r3, #1
 8005348:	4083      	lsls	r3, r0
 800534a:	4313      	orrs	r3, r2
 800534c:	6023      	str	r3, [r4, #0]
 800534e:	002e      	movs	r6, r5
 8005350:	e7ce      	b.n	80052f0 <_svfiprintf_r+0x94>
 8005352:	9b07      	ldr	r3, [sp, #28]
 8005354:	1d19      	adds	r1, r3, #4
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	9107      	str	r1, [sp, #28]
 800535a:	2b00      	cmp	r3, #0
 800535c:	db01      	blt.n	8005362 <_svfiprintf_r+0x106>
 800535e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005360:	e004      	b.n	800536c <_svfiprintf_r+0x110>
 8005362:	425b      	negs	r3, r3
 8005364:	60e3      	str	r3, [r4, #12]
 8005366:	2302      	movs	r3, #2
 8005368:	4313      	orrs	r3, r2
 800536a:	6023      	str	r3, [r4, #0]
 800536c:	782b      	ldrb	r3, [r5, #0]
 800536e:	2b2e      	cmp	r3, #46	; 0x2e
 8005370:	d10a      	bne.n	8005388 <_svfiprintf_r+0x12c>
 8005372:	786b      	ldrb	r3, [r5, #1]
 8005374:	2b2a      	cmp	r3, #42	; 0x2a
 8005376:	d135      	bne.n	80053e4 <_svfiprintf_r+0x188>
 8005378:	9b07      	ldr	r3, [sp, #28]
 800537a:	3502      	adds	r5, #2
 800537c:	1d1a      	adds	r2, r3, #4
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	9207      	str	r2, [sp, #28]
 8005382:	2b00      	cmp	r3, #0
 8005384:	db2b      	blt.n	80053de <_svfiprintf_r+0x182>
 8005386:	9309      	str	r3, [sp, #36]	; 0x24
 8005388:	4e2f      	ldr	r6, [pc, #188]	; (8005448 <_svfiprintf_r+0x1ec>)
 800538a:	7829      	ldrb	r1, [r5, #0]
 800538c:	2203      	movs	r2, #3
 800538e:	0030      	movs	r0, r6
 8005390:	f000 f9d8 	bl	8005744 <memchr>
 8005394:	2800      	cmp	r0, #0
 8005396:	d006      	beq.n	80053a6 <_svfiprintf_r+0x14a>
 8005398:	2340      	movs	r3, #64	; 0x40
 800539a:	1b80      	subs	r0, r0, r6
 800539c:	4083      	lsls	r3, r0
 800539e:	6822      	ldr	r2, [r4, #0]
 80053a0:	3501      	adds	r5, #1
 80053a2:	4313      	orrs	r3, r2
 80053a4:	6023      	str	r3, [r4, #0]
 80053a6:	7829      	ldrb	r1, [r5, #0]
 80053a8:	2206      	movs	r2, #6
 80053aa:	4828      	ldr	r0, [pc, #160]	; (800544c <_svfiprintf_r+0x1f0>)
 80053ac:	1c6e      	adds	r6, r5, #1
 80053ae:	7621      	strb	r1, [r4, #24]
 80053b0:	f000 f9c8 	bl	8005744 <memchr>
 80053b4:	2800      	cmp	r0, #0
 80053b6:	d03c      	beq.n	8005432 <_svfiprintf_r+0x1d6>
 80053b8:	4b25      	ldr	r3, [pc, #148]	; (8005450 <_svfiprintf_r+0x1f4>)
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d125      	bne.n	800540a <_svfiprintf_r+0x1ae>
 80053be:	2207      	movs	r2, #7
 80053c0:	9b07      	ldr	r3, [sp, #28]
 80053c2:	3307      	adds	r3, #7
 80053c4:	4393      	bics	r3, r2
 80053c6:	3308      	adds	r3, #8
 80053c8:	9307      	str	r3, [sp, #28]
 80053ca:	6963      	ldr	r3, [r4, #20]
 80053cc:	9a04      	ldr	r2, [sp, #16]
 80053ce:	189b      	adds	r3, r3, r2
 80053d0:	6163      	str	r3, [r4, #20]
 80053d2:	e766      	b.n	80052a2 <_svfiprintf_r+0x46>
 80053d4:	4343      	muls	r3, r0
 80053d6:	2101      	movs	r1, #1
 80053d8:	189b      	adds	r3, r3, r2
 80053da:	0035      	movs	r5, r6
 80053dc:	e7a6      	b.n	800532c <_svfiprintf_r+0xd0>
 80053de:	2301      	movs	r3, #1
 80053e0:	425b      	negs	r3, r3
 80053e2:	e7d0      	b.n	8005386 <_svfiprintf_r+0x12a>
 80053e4:	2300      	movs	r3, #0
 80053e6:	200a      	movs	r0, #10
 80053e8:	001a      	movs	r2, r3
 80053ea:	3501      	adds	r5, #1
 80053ec:	6063      	str	r3, [r4, #4]
 80053ee:	7829      	ldrb	r1, [r5, #0]
 80053f0:	1c6e      	adds	r6, r5, #1
 80053f2:	3930      	subs	r1, #48	; 0x30
 80053f4:	2909      	cmp	r1, #9
 80053f6:	d903      	bls.n	8005400 <_svfiprintf_r+0x1a4>
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d0c5      	beq.n	8005388 <_svfiprintf_r+0x12c>
 80053fc:	9209      	str	r2, [sp, #36]	; 0x24
 80053fe:	e7c3      	b.n	8005388 <_svfiprintf_r+0x12c>
 8005400:	4342      	muls	r2, r0
 8005402:	2301      	movs	r3, #1
 8005404:	1852      	adds	r2, r2, r1
 8005406:	0035      	movs	r5, r6
 8005408:	e7f1      	b.n	80053ee <_svfiprintf_r+0x192>
 800540a:	ab07      	add	r3, sp, #28
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	003a      	movs	r2, r7
 8005410:	4b10      	ldr	r3, [pc, #64]	; (8005454 <_svfiprintf_r+0x1f8>)
 8005412:	0021      	movs	r1, r4
 8005414:	9803      	ldr	r0, [sp, #12]
 8005416:	e000      	b.n	800541a <_svfiprintf_r+0x1be>
 8005418:	bf00      	nop
 800541a:	9004      	str	r0, [sp, #16]
 800541c:	9b04      	ldr	r3, [sp, #16]
 800541e:	3301      	adds	r3, #1
 8005420:	d1d3      	bne.n	80053ca <_svfiprintf_r+0x16e>
 8005422:	89bb      	ldrh	r3, [r7, #12]
 8005424:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005426:	065b      	lsls	r3, r3, #25
 8005428:	d400      	bmi.n	800542c <_svfiprintf_r+0x1d0>
 800542a:	e72e      	b.n	800528a <_svfiprintf_r+0x2e>
 800542c:	2001      	movs	r0, #1
 800542e:	4240      	negs	r0, r0
 8005430:	e72b      	b.n	800528a <_svfiprintf_r+0x2e>
 8005432:	ab07      	add	r3, sp, #28
 8005434:	9300      	str	r3, [sp, #0]
 8005436:	003a      	movs	r2, r7
 8005438:	4b06      	ldr	r3, [pc, #24]	; (8005454 <_svfiprintf_r+0x1f8>)
 800543a:	0021      	movs	r1, r4
 800543c:	9803      	ldr	r0, [sp, #12]
 800543e:	f000 f879 	bl	8005534 <_printf_i>
 8005442:	e7ea      	b.n	800541a <_svfiprintf_r+0x1be>
 8005444:	080064dc 	.word	0x080064dc
 8005448:	080064e2 	.word	0x080064e2
 800544c:	080064e6 	.word	0x080064e6
 8005450:	00000000 	.word	0x00000000
 8005454:	08005199 	.word	0x08005199

08005458 <_printf_common>:
 8005458:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800545a:	0015      	movs	r5, r2
 800545c:	9301      	str	r3, [sp, #4]
 800545e:	688a      	ldr	r2, [r1, #8]
 8005460:	690b      	ldr	r3, [r1, #16]
 8005462:	9000      	str	r0, [sp, #0]
 8005464:	000c      	movs	r4, r1
 8005466:	4293      	cmp	r3, r2
 8005468:	da00      	bge.n	800546c <_printf_common+0x14>
 800546a:	0013      	movs	r3, r2
 800546c:	0022      	movs	r2, r4
 800546e:	602b      	str	r3, [r5, #0]
 8005470:	3243      	adds	r2, #67	; 0x43
 8005472:	7812      	ldrb	r2, [r2, #0]
 8005474:	2a00      	cmp	r2, #0
 8005476:	d001      	beq.n	800547c <_printf_common+0x24>
 8005478:	3301      	adds	r3, #1
 800547a:	602b      	str	r3, [r5, #0]
 800547c:	6823      	ldr	r3, [r4, #0]
 800547e:	069b      	lsls	r3, r3, #26
 8005480:	d502      	bpl.n	8005488 <_printf_common+0x30>
 8005482:	682b      	ldr	r3, [r5, #0]
 8005484:	3302      	adds	r3, #2
 8005486:	602b      	str	r3, [r5, #0]
 8005488:	2706      	movs	r7, #6
 800548a:	6823      	ldr	r3, [r4, #0]
 800548c:	401f      	ands	r7, r3
 800548e:	d027      	beq.n	80054e0 <_printf_common+0x88>
 8005490:	0023      	movs	r3, r4
 8005492:	3343      	adds	r3, #67	; 0x43
 8005494:	781b      	ldrb	r3, [r3, #0]
 8005496:	1e5a      	subs	r2, r3, #1
 8005498:	4193      	sbcs	r3, r2
 800549a:	6822      	ldr	r2, [r4, #0]
 800549c:	0692      	lsls	r2, r2, #26
 800549e:	d430      	bmi.n	8005502 <_printf_common+0xaa>
 80054a0:	0022      	movs	r2, r4
 80054a2:	9901      	ldr	r1, [sp, #4]
 80054a4:	3243      	adds	r2, #67	; 0x43
 80054a6:	9800      	ldr	r0, [sp, #0]
 80054a8:	9e08      	ldr	r6, [sp, #32]
 80054aa:	47b0      	blx	r6
 80054ac:	1c43      	adds	r3, r0, #1
 80054ae:	d025      	beq.n	80054fc <_printf_common+0xa4>
 80054b0:	2306      	movs	r3, #6
 80054b2:	6820      	ldr	r0, [r4, #0]
 80054b4:	682a      	ldr	r2, [r5, #0]
 80054b6:	68e1      	ldr	r1, [r4, #12]
 80054b8:	4003      	ands	r3, r0
 80054ba:	2500      	movs	r5, #0
 80054bc:	2b04      	cmp	r3, #4
 80054be:	d103      	bne.n	80054c8 <_printf_common+0x70>
 80054c0:	1a8d      	subs	r5, r1, r2
 80054c2:	43eb      	mvns	r3, r5
 80054c4:	17db      	asrs	r3, r3, #31
 80054c6:	401d      	ands	r5, r3
 80054c8:	68a3      	ldr	r3, [r4, #8]
 80054ca:	6922      	ldr	r2, [r4, #16]
 80054cc:	4293      	cmp	r3, r2
 80054ce:	dd01      	ble.n	80054d4 <_printf_common+0x7c>
 80054d0:	1a9b      	subs	r3, r3, r2
 80054d2:	18ed      	adds	r5, r5, r3
 80054d4:	2700      	movs	r7, #0
 80054d6:	42bd      	cmp	r5, r7
 80054d8:	d120      	bne.n	800551c <_printf_common+0xc4>
 80054da:	2000      	movs	r0, #0
 80054dc:	e010      	b.n	8005500 <_printf_common+0xa8>
 80054de:	3701      	adds	r7, #1
 80054e0:	68e3      	ldr	r3, [r4, #12]
 80054e2:	682a      	ldr	r2, [r5, #0]
 80054e4:	1a9b      	subs	r3, r3, r2
 80054e6:	42bb      	cmp	r3, r7
 80054e8:	ddd2      	ble.n	8005490 <_printf_common+0x38>
 80054ea:	0022      	movs	r2, r4
 80054ec:	2301      	movs	r3, #1
 80054ee:	3219      	adds	r2, #25
 80054f0:	9901      	ldr	r1, [sp, #4]
 80054f2:	9800      	ldr	r0, [sp, #0]
 80054f4:	9e08      	ldr	r6, [sp, #32]
 80054f6:	47b0      	blx	r6
 80054f8:	1c43      	adds	r3, r0, #1
 80054fa:	d1f0      	bne.n	80054de <_printf_common+0x86>
 80054fc:	2001      	movs	r0, #1
 80054fe:	4240      	negs	r0, r0
 8005500:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005502:	2030      	movs	r0, #48	; 0x30
 8005504:	18e1      	adds	r1, r4, r3
 8005506:	3143      	adds	r1, #67	; 0x43
 8005508:	7008      	strb	r0, [r1, #0]
 800550a:	0021      	movs	r1, r4
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	3145      	adds	r1, #69	; 0x45
 8005510:	7809      	ldrb	r1, [r1, #0]
 8005512:	18a2      	adds	r2, r4, r2
 8005514:	3243      	adds	r2, #67	; 0x43
 8005516:	3302      	adds	r3, #2
 8005518:	7011      	strb	r1, [r2, #0]
 800551a:	e7c1      	b.n	80054a0 <_printf_common+0x48>
 800551c:	0022      	movs	r2, r4
 800551e:	2301      	movs	r3, #1
 8005520:	321a      	adds	r2, #26
 8005522:	9901      	ldr	r1, [sp, #4]
 8005524:	9800      	ldr	r0, [sp, #0]
 8005526:	9e08      	ldr	r6, [sp, #32]
 8005528:	47b0      	blx	r6
 800552a:	1c43      	adds	r3, r0, #1
 800552c:	d0e6      	beq.n	80054fc <_printf_common+0xa4>
 800552e:	3701      	adds	r7, #1
 8005530:	e7d1      	b.n	80054d6 <_printf_common+0x7e>
	...

08005534 <_printf_i>:
 8005534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005536:	b089      	sub	sp, #36	; 0x24
 8005538:	9204      	str	r2, [sp, #16]
 800553a:	000a      	movs	r2, r1
 800553c:	3243      	adds	r2, #67	; 0x43
 800553e:	9305      	str	r3, [sp, #20]
 8005540:	9003      	str	r0, [sp, #12]
 8005542:	9202      	str	r2, [sp, #8]
 8005544:	7e0a      	ldrb	r2, [r1, #24]
 8005546:	000c      	movs	r4, r1
 8005548:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800554a:	2a6e      	cmp	r2, #110	; 0x6e
 800554c:	d100      	bne.n	8005550 <_printf_i+0x1c>
 800554e:	e086      	b.n	800565e <_printf_i+0x12a>
 8005550:	d81f      	bhi.n	8005592 <_printf_i+0x5e>
 8005552:	2a63      	cmp	r2, #99	; 0x63
 8005554:	d033      	beq.n	80055be <_printf_i+0x8a>
 8005556:	d808      	bhi.n	800556a <_printf_i+0x36>
 8005558:	2a00      	cmp	r2, #0
 800555a:	d100      	bne.n	800555e <_printf_i+0x2a>
 800555c:	e08c      	b.n	8005678 <_printf_i+0x144>
 800555e:	2a58      	cmp	r2, #88	; 0x58
 8005560:	d04d      	beq.n	80055fe <_printf_i+0xca>
 8005562:	0025      	movs	r5, r4
 8005564:	3542      	adds	r5, #66	; 0x42
 8005566:	702a      	strb	r2, [r5, #0]
 8005568:	e030      	b.n	80055cc <_printf_i+0x98>
 800556a:	2a64      	cmp	r2, #100	; 0x64
 800556c:	d001      	beq.n	8005572 <_printf_i+0x3e>
 800556e:	2a69      	cmp	r2, #105	; 0x69
 8005570:	d1f7      	bne.n	8005562 <_printf_i+0x2e>
 8005572:	6819      	ldr	r1, [r3, #0]
 8005574:	6825      	ldr	r5, [r4, #0]
 8005576:	1d0a      	adds	r2, r1, #4
 8005578:	0628      	lsls	r0, r5, #24
 800557a:	d529      	bpl.n	80055d0 <_printf_i+0x9c>
 800557c:	6808      	ldr	r0, [r1, #0]
 800557e:	601a      	str	r2, [r3, #0]
 8005580:	2800      	cmp	r0, #0
 8005582:	da03      	bge.n	800558c <_printf_i+0x58>
 8005584:	232d      	movs	r3, #45	; 0x2d
 8005586:	9a02      	ldr	r2, [sp, #8]
 8005588:	4240      	negs	r0, r0
 800558a:	7013      	strb	r3, [r2, #0]
 800558c:	4e6b      	ldr	r6, [pc, #428]	; (800573c <_printf_i+0x208>)
 800558e:	270a      	movs	r7, #10
 8005590:	e04f      	b.n	8005632 <_printf_i+0xfe>
 8005592:	2a73      	cmp	r2, #115	; 0x73
 8005594:	d074      	beq.n	8005680 <_printf_i+0x14c>
 8005596:	d808      	bhi.n	80055aa <_printf_i+0x76>
 8005598:	2a6f      	cmp	r2, #111	; 0x6f
 800559a:	d01f      	beq.n	80055dc <_printf_i+0xa8>
 800559c:	2a70      	cmp	r2, #112	; 0x70
 800559e:	d1e0      	bne.n	8005562 <_printf_i+0x2e>
 80055a0:	2220      	movs	r2, #32
 80055a2:	6809      	ldr	r1, [r1, #0]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	6022      	str	r2, [r4, #0]
 80055a8:	e003      	b.n	80055b2 <_printf_i+0x7e>
 80055aa:	2a75      	cmp	r2, #117	; 0x75
 80055ac:	d016      	beq.n	80055dc <_printf_i+0xa8>
 80055ae:	2a78      	cmp	r2, #120	; 0x78
 80055b0:	d1d7      	bne.n	8005562 <_printf_i+0x2e>
 80055b2:	0022      	movs	r2, r4
 80055b4:	2178      	movs	r1, #120	; 0x78
 80055b6:	3245      	adds	r2, #69	; 0x45
 80055b8:	7011      	strb	r1, [r2, #0]
 80055ba:	4e61      	ldr	r6, [pc, #388]	; (8005740 <_printf_i+0x20c>)
 80055bc:	e022      	b.n	8005604 <_printf_i+0xd0>
 80055be:	0025      	movs	r5, r4
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	3542      	adds	r5, #66	; 0x42
 80055c4:	1d11      	adds	r1, r2, #4
 80055c6:	6019      	str	r1, [r3, #0]
 80055c8:	6813      	ldr	r3, [r2, #0]
 80055ca:	702b      	strb	r3, [r5, #0]
 80055cc:	2301      	movs	r3, #1
 80055ce:	e065      	b.n	800569c <_printf_i+0x168>
 80055d0:	6808      	ldr	r0, [r1, #0]
 80055d2:	601a      	str	r2, [r3, #0]
 80055d4:	0669      	lsls	r1, r5, #25
 80055d6:	d5d3      	bpl.n	8005580 <_printf_i+0x4c>
 80055d8:	b200      	sxth	r0, r0
 80055da:	e7d1      	b.n	8005580 <_printf_i+0x4c>
 80055dc:	6819      	ldr	r1, [r3, #0]
 80055de:	6825      	ldr	r5, [r4, #0]
 80055e0:	1d08      	adds	r0, r1, #4
 80055e2:	6018      	str	r0, [r3, #0]
 80055e4:	6808      	ldr	r0, [r1, #0]
 80055e6:	062e      	lsls	r6, r5, #24
 80055e8:	d505      	bpl.n	80055f6 <_printf_i+0xc2>
 80055ea:	4e54      	ldr	r6, [pc, #336]	; (800573c <_printf_i+0x208>)
 80055ec:	2708      	movs	r7, #8
 80055ee:	2a6f      	cmp	r2, #111	; 0x6f
 80055f0:	d01b      	beq.n	800562a <_printf_i+0xf6>
 80055f2:	270a      	movs	r7, #10
 80055f4:	e019      	b.n	800562a <_printf_i+0xf6>
 80055f6:	066d      	lsls	r5, r5, #25
 80055f8:	d5f7      	bpl.n	80055ea <_printf_i+0xb6>
 80055fa:	b280      	uxth	r0, r0
 80055fc:	e7f5      	b.n	80055ea <_printf_i+0xb6>
 80055fe:	3145      	adds	r1, #69	; 0x45
 8005600:	4e4e      	ldr	r6, [pc, #312]	; (800573c <_printf_i+0x208>)
 8005602:	700a      	strb	r2, [r1, #0]
 8005604:	6818      	ldr	r0, [r3, #0]
 8005606:	6822      	ldr	r2, [r4, #0]
 8005608:	1d01      	adds	r1, r0, #4
 800560a:	6800      	ldr	r0, [r0, #0]
 800560c:	6019      	str	r1, [r3, #0]
 800560e:	0615      	lsls	r5, r2, #24
 8005610:	d521      	bpl.n	8005656 <_printf_i+0x122>
 8005612:	07d3      	lsls	r3, r2, #31
 8005614:	d502      	bpl.n	800561c <_printf_i+0xe8>
 8005616:	2320      	movs	r3, #32
 8005618:	431a      	orrs	r2, r3
 800561a:	6022      	str	r2, [r4, #0]
 800561c:	2710      	movs	r7, #16
 800561e:	2800      	cmp	r0, #0
 8005620:	d103      	bne.n	800562a <_printf_i+0xf6>
 8005622:	2320      	movs	r3, #32
 8005624:	6822      	ldr	r2, [r4, #0]
 8005626:	439a      	bics	r2, r3
 8005628:	6022      	str	r2, [r4, #0]
 800562a:	0023      	movs	r3, r4
 800562c:	2200      	movs	r2, #0
 800562e:	3343      	adds	r3, #67	; 0x43
 8005630:	701a      	strb	r2, [r3, #0]
 8005632:	6863      	ldr	r3, [r4, #4]
 8005634:	60a3      	str	r3, [r4, #8]
 8005636:	2b00      	cmp	r3, #0
 8005638:	db58      	blt.n	80056ec <_printf_i+0x1b8>
 800563a:	2204      	movs	r2, #4
 800563c:	6821      	ldr	r1, [r4, #0]
 800563e:	4391      	bics	r1, r2
 8005640:	6021      	str	r1, [r4, #0]
 8005642:	2800      	cmp	r0, #0
 8005644:	d154      	bne.n	80056f0 <_printf_i+0x1bc>
 8005646:	9d02      	ldr	r5, [sp, #8]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d05a      	beq.n	8005702 <_printf_i+0x1ce>
 800564c:	0025      	movs	r5, r4
 800564e:	7833      	ldrb	r3, [r6, #0]
 8005650:	3542      	adds	r5, #66	; 0x42
 8005652:	702b      	strb	r3, [r5, #0]
 8005654:	e055      	b.n	8005702 <_printf_i+0x1ce>
 8005656:	0655      	lsls	r5, r2, #25
 8005658:	d5db      	bpl.n	8005612 <_printf_i+0xde>
 800565a:	b280      	uxth	r0, r0
 800565c:	e7d9      	b.n	8005612 <_printf_i+0xde>
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	680d      	ldr	r5, [r1, #0]
 8005662:	1d10      	adds	r0, r2, #4
 8005664:	6949      	ldr	r1, [r1, #20]
 8005666:	6018      	str	r0, [r3, #0]
 8005668:	6813      	ldr	r3, [r2, #0]
 800566a:	062e      	lsls	r6, r5, #24
 800566c:	d501      	bpl.n	8005672 <_printf_i+0x13e>
 800566e:	6019      	str	r1, [r3, #0]
 8005670:	e002      	b.n	8005678 <_printf_i+0x144>
 8005672:	066d      	lsls	r5, r5, #25
 8005674:	d5fb      	bpl.n	800566e <_printf_i+0x13a>
 8005676:	8019      	strh	r1, [r3, #0]
 8005678:	2300      	movs	r3, #0
 800567a:	9d02      	ldr	r5, [sp, #8]
 800567c:	6123      	str	r3, [r4, #16]
 800567e:	e04f      	b.n	8005720 <_printf_i+0x1ec>
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	1d11      	adds	r1, r2, #4
 8005684:	6019      	str	r1, [r3, #0]
 8005686:	6815      	ldr	r5, [r2, #0]
 8005688:	2100      	movs	r1, #0
 800568a:	6862      	ldr	r2, [r4, #4]
 800568c:	0028      	movs	r0, r5
 800568e:	f000 f859 	bl	8005744 <memchr>
 8005692:	2800      	cmp	r0, #0
 8005694:	d001      	beq.n	800569a <_printf_i+0x166>
 8005696:	1b40      	subs	r0, r0, r5
 8005698:	6060      	str	r0, [r4, #4]
 800569a:	6863      	ldr	r3, [r4, #4]
 800569c:	6123      	str	r3, [r4, #16]
 800569e:	2300      	movs	r3, #0
 80056a0:	9a02      	ldr	r2, [sp, #8]
 80056a2:	7013      	strb	r3, [r2, #0]
 80056a4:	e03c      	b.n	8005720 <_printf_i+0x1ec>
 80056a6:	6923      	ldr	r3, [r4, #16]
 80056a8:	002a      	movs	r2, r5
 80056aa:	9904      	ldr	r1, [sp, #16]
 80056ac:	9803      	ldr	r0, [sp, #12]
 80056ae:	9d05      	ldr	r5, [sp, #20]
 80056b0:	47a8      	blx	r5
 80056b2:	1c43      	adds	r3, r0, #1
 80056b4:	d03e      	beq.n	8005734 <_printf_i+0x200>
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	079b      	lsls	r3, r3, #30
 80056ba:	d415      	bmi.n	80056e8 <_printf_i+0x1b4>
 80056bc:	9b07      	ldr	r3, [sp, #28]
 80056be:	68e0      	ldr	r0, [r4, #12]
 80056c0:	4298      	cmp	r0, r3
 80056c2:	da39      	bge.n	8005738 <_printf_i+0x204>
 80056c4:	0018      	movs	r0, r3
 80056c6:	e037      	b.n	8005738 <_printf_i+0x204>
 80056c8:	0022      	movs	r2, r4
 80056ca:	2301      	movs	r3, #1
 80056cc:	3219      	adds	r2, #25
 80056ce:	9904      	ldr	r1, [sp, #16]
 80056d0:	9803      	ldr	r0, [sp, #12]
 80056d2:	9e05      	ldr	r6, [sp, #20]
 80056d4:	47b0      	blx	r6
 80056d6:	1c43      	adds	r3, r0, #1
 80056d8:	d02c      	beq.n	8005734 <_printf_i+0x200>
 80056da:	3501      	adds	r5, #1
 80056dc:	68e3      	ldr	r3, [r4, #12]
 80056de:	9a07      	ldr	r2, [sp, #28]
 80056e0:	1a9b      	subs	r3, r3, r2
 80056e2:	42ab      	cmp	r3, r5
 80056e4:	dcf0      	bgt.n	80056c8 <_printf_i+0x194>
 80056e6:	e7e9      	b.n	80056bc <_printf_i+0x188>
 80056e8:	2500      	movs	r5, #0
 80056ea:	e7f7      	b.n	80056dc <_printf_i+0x1a8>
 80056ec:	2800      	cmp	r0, #0
 80056ee:	d0ad      	beq.n	800564c <_printf_i+0x118>
 80056f0:	9d02      	ldr	r5, [sp, #8]
 80056f2:	0039      	movs	r1, r7
 80056f4:	f7fa fd8e 	bl	8000214 <__aeabi_uidivmod>
 80056f8:	5c73      	ldrb	r3, [r6, r1]
 80056fa:	3d01      	subs	r5, #1
 80056fc:	702b      	strb	r3, [r5, #0]
 80056fe:	2800      	cmp	r0, #0
 8005700:	d1f7      	bne.n	80056f2 <_printf_i+0x1be>
 8005702:	2f08      	cmp	r7, #8
 8005704:	d109      	bne.n	800571a <_printf_i+0x1e6>
 8005706:	6823      	ldr	r3, [r4, #0]
 8005708:	07db      	lsls	r3, r3, #31
 800570a:	d506      	bpl.n	800571a <_printf_i+0x1e6>
 800570c:	6863      	ldr	r3, [r4, #4]
 800570e:	6922      	ldr	r2, [r4, #16]
 8005710:	4293      	cmp	r3, r2
 8005712:	dc02      	bgt.n	800571a <_printf_i+0x1e6>
 8005714:	2330      	movs	r3, #48	; 0x30
 8005716:	3d01      	subs	r5, #1
 8005718:	702b      	strb	r3, [r5, #0]
 800571a:	9b02      	ldr	r3, [sp, #8]
 800571c:	1b5b      	subs	r3, r3, r5
 800571e:	6123      	str	r3, [r4, #16]
 8005720:	9b05      	ldr	r3, [sp, #20]
 8005722:	aa07      	add	r2, sp, #28
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	0021      	movs	r1, r4
 8005728:	9b04      	ldr	r3, [sp, #16]
 800572a:	9803      	ldr	r0, [sp, #12]
 800572c:	f7ff fe94 	bl	8005458 <_printf_common>
 8005730:	1c43      	adds	r3, r0, #1
 8005732:	d1b8      	bne.n	80056a6 <_printf_i+0x172>
 8005734:	2001      	movs	r0, #1
 8005736:	4240      	negs	r0, r0
 8005738:	b009      	add	sp, #36	; 0x24
 800573a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800573c:	080064ed 	.word	0x080064ed
 8005740:	080064fe 	.word	0x080064fe

08005744 <memchr>:
 8005744:	b2c9      	uxtb	r1, r1
 8005746:	1882      	adds	r2, r0, r2
 8005748:	4290      	cmp	r0, r2
 800574a:	d101      	bne.n	8005750 <memchr+0xc>
 800574c:	2000      	movs	r0, #0
 800574e:	4770      	bx	lr
 8005750:	7803      	ldrb	r3, [r0, #0]
 8005752:	428b      	cmp	r3, r1
 8005754:	d0fb      	beq.n	800574e <memchr+0xa>
 8005756:	3001      	adds	r0, #1
 8005758:	e7f6      	b.n	8005748 <memchr+0x4>

0800575a <memmove>:
 800575a:	b510      	push	{r4, lr}
 800575c:	4288      	cmp	r0, r1
 800575e:	d902      	bls.n	8005766 <memmove+0xc>
 8005760:	188b      	adds	r3, r1, r2
 8005762:	4298      	cmp	r0, r3
 8005764:	d303      	bcc.n	800576e <memmove+0x14>
 8005766:	2300      	movs	r3, #0
 8005768:	e007      	b.n	800577a <memmove+0x20>
 800576a:	5c8b      	ldrb	r3, [r1, r2]
 800576c:	5483      	strb	r3, [r0, r2]
 800576e:	3a01      	subs	r2, #1
 8005770:	d2fb      	bcs.n	800576a <memmove+0x10>
 8005772:	bd10      	pop	{r4, pc}
 8005774:	5ccc      	ldrb	r4, [r1, r3]
 8005776:	54c4      	strb	r4, [r0, r3]
 8005778:	3301      	adds	r3, #1
 800577a:	429a      	cmp	r2, r3
 800577c:	d1fa      	bne.n	8005774 <memmove+0x1a>
 800577e:	e7f8      	b.n	8005772 <memmove+0x18>

08005780 <_free_r>:
 8005780:	b570      	push	{r4, r5, r6, lr}
 8005782:	0005      	movs	r5, r0
 8005784:	2900      	cmp	r1, #0
 8005786:	d010      	beq.n	80057aa <_free_r+0x2a>
 8005788:	1f0c      	subs	r4, r1, #4
 800578a:	6823      	ldr	r3, [r4, #0]
 800578c:	2b00      	cmp	r3, #0
 800578e:	da00      	bge.n	8005792 <_free_r+0x12>
 8005790:	18e4      	adds	r4, r4, r3
 8005792:	0028      	movs	r0, r5
 8005794:	f000 f8d4 	bl	8005940 <__malloc_lock>
 8005798:	4a1d      	ldr	r2, [pc, #116]	; (8005810 <_free_r+0x90>)
 800579a:	6813      	ldr	r3, [r2, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d105      	bne.n	80057ac <_free_r+0x2c>
 80057a0:	6063      	str	r3, [r4, #4]
 80057a2:	6014      	str	r4, [r2, #0]
 80057a4:	0028      	movs	r0, r5
 80057a6:	f000 f8cc 	bl	8005942 <__malloc_unlock>
 80057aa:	bd70      	pop	{r4, r5, r6, pc}
 80057ac:	42a3      	cmp	r3, r4
 80057ae:	d909      	bls.n	80057c4 <_free_r+0x44>
 80057b0:	6821      	ldr	r1, [r4, #0]
 80057b2:	1860      	adds	r0, r4, r1
 80057b4:	4283      	cmp	r3, r0
 80057b6:	d1f3      	bne.n	80057a0 <_free_r+0x20>
 80057b8:	6818      	ldr	r0, [r3, #0]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	1841      	adds	r1, r0, r1
 80057be:	6021      	str	r1, [r4, #0]
 80057c0:	e7ee      	b.n	80057a0 <_free_r+0x20>
 80057c2:	0013      	movs	r3, r2
 80057c4:	685a      	ldr	r2, [r3, #4]
 80057c6:	2a00      	cmp	r2, #0
 80057c8:	d001      	beq.n	80057ce <_free_r+0x4e>
 80057ca:	42a2      	cmp	r2, r4
 80057cc:	d9f9      	bls.n	80057c2 <_free_r+0x42>
 80057ce:	6819      	ldr	r1, [r3, #0]
 80057d0:	1858      	adds	r0, r3, r1
 80057d2:	42a0      	cmp	r0, r4
 80057d4:	d10b      	bne.n	80057ee <_free_r+0x6e>
 80057d6:	6820      	ldr	r0, [r4, #0]
 80057d8:	1809      	adds	r1, r1, r0
 80057da:	1858      	adds	r0, r3, r1
 80057dc:	6019      	str	r1, [r3, #0]
 80057de:	4282      	cmp	r2, r0
 80057e0:	d1e0      	bne.n	80057a4 <_free_r+0x24>
 80057e2:	6810      	ldr	r0, [r2, #0]
 80057e4:	6852      	ldr	r2, [r2, #4]
 80057e6:	1841      	adds	r1, r0, r1
 80057e8:	6019      	str	r1, [r3, #0]
 80057ea:	605a      	str	r2, [r3, #4]
 80057ec:	e7da      	b.n	80057a4 <_free_r+0x24>
 80057ee:	42a0      	cmp	r0, r4
 80057f0:	d902      	bls.n	80057f8 <_free_r+0x78>
 80057f2:	230c      	movs	r3, #12
 80057f4:	602b      	str	r3, [r5, #0]
 80057f6:	e7d5      	b.n	80057a4 <_free_r+0x24>
 80057f8:	6821      	ldr	r1, [r4, #0]
 80057fa:	1860      	adds	r0, r4, r1
 80057fc:	4282      	cmp	r2, r0
 80057fe:	d103      	bne.n	8005808 <_free_r+0x88>
 8005800:	6810      	ldr	r0, [r2, #0]
 8005802:	6852      	ldr	r2, [r2, #4]
 8005804:	1841      	adds	r1, r0, r1
 8005806:	6021      	str	r1, [r4, #0]
 8005808:	6062      	str	r2, [r4, #4]
 800580a:	605c      	str	r4, [r3, #4]
 800580c:	e7ca      	b.n	80057a4 <_free_r+0x24>
 800580e:	46c0      	nop			; (mov r8, r8)
 8005810:	2000015c 	.word	0x2000015c

08005814 <_malloc_r>:
 8005814:	2303      	movs	r3, #3
 8005816:	b570      	push	{r4, r5, r6, lr}
 8005818:	1ccd      	adds	r5, r1, #3
 800581a:	439d      	bics	r5, r3
 800581c:	3508      	adds	r5, #8
 800581e:	0006      	movs	r6, r0
 8005820:	2d0c      	cmp	r5, #12
 8005822:	d21e      	bcs.n	8005862 <_malloc_r+0x4e>
 8005824:	250c      	movs	r5, #12
 8005826:	42a9      	cmp	r1, r5
 8005828:	d81d      	bhi.n	8005866 <_malloc_r+0x52>
 800582a:	0030      	movs	r0, r6
 800582c:	f000 f888 	bl	8005940 <__malloc_lock>
 8005830:	4a25      	ldr	r2, [pc, #148]	; (80058c8 <_malloc_r+0xb4>)
 8005832:	6814      	ldr	r4, [r2, #0]
 8005834:	0021      	movs	r1, r4
 8005836:	2900      	cmp	r1, #0
 8005838:	d119      	bne.n	800586e <_malloc_r+0x5a>
 800583a:	4c24      	ldr	r4, [pc, #144]	; (80058cc <_malloc_r+0xb8>)
 800583c:	6823      	ldr	r3, [r4, #0]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d103      	bne.n	800584a <_malloc_r+0x36>
 8005842:	0030      	movs	r0, r6
 8005844:	f000 f86a 	bl	800591c <_sbrk_r>
 8005848:	6020      	str	r0, [r4, #0]
 800584a:	0029      	movs	r1, r5
 800584c:	0030      	movs	r0, r6
 800584e:	f000 f865 	bl	800591c <_sbrk_r>
 8005852:	1c43      	adds	r3, r0, #1
 8005854:	d12b      	bne.n	80058ae <_malloc_r+0x9a>
 8005856:	230c      	movs	r3, #12
 8005858:	0030      	movs	r0, r6
 800585a:	6033      	str	r3, [r6, #0]
 800585c:	f000 f871 	bl	8005942 <__malloc_unlock>
 8005860:	e003      	b.n	800586a <_malloc_r+0x56>
 8005862:	2d00      	cmp	r5, #0
 8005864:	dadf      	bge.n	8005826 <_malloc_r+0x12>
 8005866:	230c      	movs	r3, #12
 8005868:	6033      	str	r3, [r6, #0]
 800586a:	2000      	movs	r0, #0
 800586c:	bd70      	pop	{r4, r5, r6, pc}
 800586e:	680b      	ldr	r3, [r1, #0]
 8005870:	1b5b      	subs	r3, r3, r5
 8005872:	d419      	bmi.n	80058a8 <_malloc_r+0x94>
 8005874:	2b0b      	cmp	r3, #11
 8005876:	d903      	bls.n	8005880 <_malloc_r+0x6c>
 8005878:	600b      	str	r3, [r1, #0]
 800587a:	18cc      	adds	r4, r1, r3
 800587c:	6025      	str	r5, [r4, #0]
 800587e:	e003      	b.n	8005888 <_malloc_r+0x74>
 8005880:	684b      	ldr	r3, [r1, #4]
 8005882:	428c      	cmp	r4, r1
 8005884:	d10d      	bne.n	80058a2 <_malloc_r+0x8e>
 8005886:	6013      	str	r3, [r2, #0]
 8005888:	0030      	movs	r0, r6
 800588a:	f000 f85a 	bl	8005942 <__malloc_unlock>
 800588e:	0020      	movs	r0, r4
 8005890:	2207      	movs	r2, #7
 8005892:	300b      	adds	r0, #11
 8005894:	1d23      	adds	r3, r4, #4
 8005896:	4390      	bics	r0, r2
 8005898:	1ac3      	subs	r3, r0, r3
 800589a:	d0e7      	beq.n	800586c <_malloc_r+0x58>
 800589c:	425a      	negs	r2, r3
 800589e:	50e2      	str	r2, [r4, r3]
 80058a0:	e7e4      	b.n	800586c <_malloc_r+0x58>
 80058a2:	6063      	str	r3, [r4, #4]
 80058a4:	000c      	movs	r4, r1
 80058a6:	e7ef      	b.n	8005888 <_malloc_r+0x74>
 80058a8:	000c      	movs	r4, r1
 80058aa:	6849      	ldr	r1, [r1, #4]
 80058ac:	e7c3      	b.n	8005836 <_malloc_r+0x22>
 80058ae:	2303      	movs	r3, #3
 80058b0:	1cc4      	adds	r4, r0, #3
 80058b2:	439c      	bics	r4, r3
 80058b4:	42a0      	cmp	r0, r4
 80058b6:	d0e1      	beq.n	800587c <_malloc_r+0x68>
 80058b8:	1a21      	subs	r1, r4, r0
 80058ba:	0030      	movs	r0, r6
 80058bc:	f000 f82e 	bl	800591c <_sbrk_r>
 80058c0:	1c43      	adds	r3, r0, #1
 80058c2:	d1db      	bne.n	800587c <_malloc_r+0x68>
 80058c4:	e7c7      	b.n	8005856 <_malloc_r+0x42>
 80058c6:	46c0      	nop			; (mov r8, r8)
 80058c8:	2000015c 	.word	0x2000015c
 80058cc:	20000160 	.word	0x20000160

080058d0 <_realloc_r>:
 80058d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058d2:	0007      	movs	r7, r0
 80058d4:	000d      	movs	r5, r1
 80058d6:	0016      	movs	r6, r2
 80058d8:	2900      	cmp	r1, #0
 80058da:	d105      	bne.n	80058e8 <_realloc_r+0x18>
 80058dc:	0011      	movs	r1, r2
 80058de:	f7ff ff99 	bl	8005814 <_malloc_r>
 80058e2:	0004      	movs	r4, r0
 80058e4:	0020      	movs	r0, r4
 80058e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058e8:	2a00      	cmp	r2, #0
 80058ea:	d103      	bne.n	80058f4 <_realloc_r+0x24>
 80058ec:	f7ff ff48 	bl	8005780 <_free_r>
 80058f0:	0034      	movs	r4, r6
 80058f2:	e7f7      	b.n	80058e4 <_realloc_r+0x14>
 80058f4:	f000 f826 	bl	8005944 <_malloc_usable_size_r>
 80058f8:	002c      	movs	r4, r5
 80058fa:	42b0      	cmp	r0, r6
 80058fc:	d2f2      	bcs.n	80058e4 <_realloc_r+0x14>
 80058fe:	0031      	movs	r1, r6
 8005900:	0038      	movs	r0, r7
 8005902:	f7ff ff87 	bl	8005814 <_malloc_r>
 8005906:	1e04      	subs	r4, r0, #0
 8005908:	d0ec      	beq.n	80058e4 <_realloc_r+0x14>
 800590a:	0029      	movs	r1, r5
 800590c:	0032      	movs	r2, r6
 800590e:	f7ff fc11 	bl	8005134 <memcpy>
 8005912:	0029      	movs	r1, r5
 8005914:	0038      	movs	r0, r7
 8005916:	f7ff ff33 	bl	8005780 <_free_r>
 800591a:	e7e3      	b.n	80058e4 <_realloc_r+0x14>

0800591c <_sbrk_r>:
 800591c:	2300      	movs	r3, #0
 800591e:	b570      	push	{r4, r5, r6, lr}
 8005920:	4c06      	ldr	r4, [pc, #24]	; (800593c <_sbrk_r+0x20>)
 8005922:	0005      	movs	r5, r0
 8005924:	0008      	movs	r0, r1
 8005926:	6023      	str	r3, [r4, #0]
 8005928:	f7fe f876 	bl	8003a18 <_sbrk>
 800592c:	1c43      	adds	r3, r0, #1
 800592e:	d103      	bne.n	8005938 <_sbrk_r+0x1c>
 8005930:	6823      	ldr	r3, [r4, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d000      	beq.n	8005938 <_sbrk_r+0x1c>
 8005936:	602b      	str	r3, [r5, #0]
 8005938:	bd70      	pop	{r4, r5, r6, pc}
 800593a:	46c0      	nop			; (mov r8, r8)
 800593c:	20000168 	.word	0x20000168

08005940 <__malloc_lock>:
 8005940:	4770      	bx	lr

08005942 <__malloc_unlock>:
 8005942:	4770      	bx	lr

08005944 <_malloc_usable_size_r>:
 8005944:	1f0b      	subs	r3, r1, #4
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	1f18      	subs	r0, r3, #4
 800594a:	2b00      	cmp	r3, #0
 800594c:	da01      	bge.n	8005952 <_malloc_usable_size_r+0xe>
 800594e:	580b      	ldr	r3, [r1, r0]
 8005950:	18c0      	adds	r0, r0, r3
 8005952:	4770      	bx	lr

08005954 <_init>:
 8005954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005956:	46c0      	nop			; (mov r8, r8)
 8005958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595a:	bc08      	pop	{r3}
 800595c:	469e      	mov	lr, r3
 800595e:	4770      	bx	lr

08005960 <_fini>:
 8005960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005962:	46c0      	nop			; (mov r8, r8)
 8005964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005966:	bc08      	pop	{r3}
 8005968:	469e      	mov	lr, r3
 800596a:	4770      	bx	lr
