// Seed: 944960183
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_11 = 0;
  inout wire id_2;
  inout wire id_1;
  wire id_27;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    output wand id_7,
    input tri1 id_8,
    output wand id_9,
    input tri0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    input wor id_14
    , id_17,
    input tri id_15
);
  parameter id_18 = 1;
  wire id_19;
  assign id_11 = -1 ? -1 : -1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_17,
      id_19,
      id_17,
      id_17,
      id_17,
      id_18,
      id_19,
      id_18,
      id_17,
      id_19,
      id_17,
      id_17,
      id_17
  );
  assign id_9 = -1 == id_1#(
          .id_15(id_18),
          .id_13(-1),
          .id_17(1),
          .id_15(-1)
      ) ?
      id_9++
      : id_3;
  parameter id_20 = -1 && -1;
  assign id_11 = -1'b0;
endmodule
