<stg><name>backward</name>


<trans_list>

<trans id="653" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="13" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="15" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="25" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="26" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="28" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="36" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="37" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="42" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="44" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="53" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="54" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="56" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="64" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="65" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="70" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="72" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="73" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="81" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="98" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="99" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="108" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="109" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="110" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="118" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="119" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="120" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="129" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %label_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %label_r)

]]></Node>
<StgValue><ssdm name="label_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:5  %grad_3 = alloca [10 x float], align 16

]]></Node>
<StgValue><ssdm name="grad_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:6  %wgrad_3 = alloca [450 x float], align 16

]]></Node>
<StgValue><ssdm name="wgrad_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:7  %rgrad_2 = alloca [45 x float], align 16

]]></Node>
<StgValue><ssdm name="rgrad_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:8  %grad_2 = alloca [180 x float], align 16

]]></Node>
<StgValue><ssdm name="grad_2"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:9  %wgrad_2 = alloca [8100 x float], align 16

]]></Node>
<StgValue><ssdm name="wgrad_2"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:10  %rgrad_1 = alloca [180 x float], align 16

]]></Node>
<StgValue><ssdm name="rgrad_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:11  %grad_1 = alloca [180 x float], align 16

]]></Node>
<StgValue><ssdm name="grad_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:12  %wgrad_1 = alloca [103680 x float], align 16

]]></Node>
<StgValue><ssdm name="wgrad_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:13  %grad_0 = alloca [576 x float], align 16

]]></Node>
<StgValue><ssdm name="grad_0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:14  %kernel_grad_3 = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="kernel_grad_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:15  %conv_grad_2 = alloca [676 x float], align 16

]]></Node>
<StgValue><ssdm name="conv_grad_2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:16  %kernel_grad_3_overtu = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="kernel_grad_3_overtu"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:17  %conv_grad_3_padding = alloca [784 x float], align 16

]]></Node>
<StgValue><ssdm name="conv_grad_3_padding"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:18  %kernel_grad_2 = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="kernel_grad_2"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:19  %conv_grad_1 = alloca [784 x float], align 16

]]></Node>
<StgValue><ssdm name="conv_grad_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:20  %kernel_grad_2_overtu = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="kernel_grad_2_overtu"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:21  %conv_grad_2_padding = alloca [900 x float], align 16

]]></Node>
<StgValue><ssdm name="conv_grad_2_padding"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:22  %kernel_grad_1 = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="kernel_grad_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
:24  %zext_ln130 = zext i32 %label_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %probability_result_a = getelementptr inbounds [10 x float]* @probability_result, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="probability_result_a"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:26  %probability_result_l = load float* %probability_result_a, align 4

]]></Node>
<StgValue><ssdm name="probability_result_l"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %grad_3_addr = getelementptr inbounds [10 x float]* %grad_3, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="grad_3_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:26  %probability_result_l = load float* %probability_result_a, align 4

]]></Node>
<StgValue><ssdm name="probability_result_l"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp = fadd float %probability_result_l, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="155" st_id="3" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp = fadd float %probability_result_l, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="156" st_id="4" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp = fadd float %probability_result_l, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %lr_in_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %lr_in_offset)

]]></Node>
<StgValue><ssdm name="lr_in_offset_read"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="30">
<![CDATA[
:2  %zext_ln127 = zext i30 %lr_in_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %lr_in_addr = getelementptr float* %lr_in, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="lr_in_addr"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(float* %lr_in, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln128"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp = fadd float %probability_result_l, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %1

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i_5, %5 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
:1  %zext_ln129 = zext i4 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln129 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i_5 = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln129, label %6, label %2

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln130 = icmp eq i32 %zext_ln129, %label_read

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln130, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln131 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %probability_result_a_2 = getelementptr inbounds [10 x float]* @probability_result, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="probability_result_a_2"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
:2  %probability_result_l_2 = load float* %probability_result_a_2, align 4

]]></Node>
<StgValue><ssdm name="probability_result_l_2"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %tmp, float* %grad_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln61"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="179" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
:2  %probability_result_l_2 = load float* %probability_result_a_2, align 4

]]></Node>
<StgValue><ssdm name="probability_result_l_2"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %grad_3_addr_1 = getelementptr inbounds [10 x float]* %grad_3, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="grad_3_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store float %probability_result_l_2, float* %grad_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i9 [ 0, %6 ], [ %add_ln61, %.reset ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %i_0_i = phi i6 [ 0, %6 ], [ %shl_ln63_mid2_v_v, %.reset ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %j_0_i = phi i4 [ 0, %6 ], [ %j, %.reset ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %icmp_ln61 = icmp eq i9 %indvar_flatten, -62

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln61 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln61, label %MatrixBackPropagationMultiply.2.exit, label %.reset

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:0  %i = add i6 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:4  %icmp_ln62 = icmp eq i4 %j_0_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:5  %j_0_i_mid2 = select i1 %icmp_ln62, i4 0, i4 %j_0_i

]]></Node>
<StgValue><ssdm name="j_0_i_mid2"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:7  %shl_ln63_mid2_v_v = select i1 %icmp_ln62, i6 %i, i6 %i_0_i

]]></Node>
<StgValue><ssdm name="shl_ln63_mid2_v_v"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="6">
<![CDATA[
.reset:10  %fc_in_3_relu2_0_load_2 = zext i6 %shl_ln63_mid2_v_v to i64

]]></Node>
<StgValue><ssdm name="fc_in_3_relu2_0_load_2"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:11  %fc_in_3_relu2_0_addr = getelementptr [45 x float]* @fc_in_3_relu2_0, i64 0, i64 %fc_in_3_relu2_0_load_2

]]></Node>
<StgValue><ssdm name="fc_in_3_relu2_0_addr"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
.reset:12  %fc_in_3_relu2_0_load = load float* %fc_in_3_relu2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_in_3_relu2_0_load"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="4">
<![CDATA[
.reset:14  %zext_ln63 = zext i4 %j_0_i_mid2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:15  %grad_3_addr_2 = getelementptr [10 x float]* %grad_3, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="grad_3_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
.reset:16  %grad_3_load = load float* %grad_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="grad_3_load"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:24  %j = add i4 %j_0_i_mid2, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.reset:8  %shl_ln63_mid2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %shl_ln63_mid2_v_v, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln63_mid2"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.reset:9  %shl_ln63_1_mid2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %shl_ln63_mid2_v_v, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln63_1_mid2"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
.reset:12  %fc_in_3_relu2_0_load = load float* %fc_in_3_relu2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_in_3_relu2_0_load"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="4">
<![CDATA[
.reset:13  %j_0_i_cast16_mid2_ca = zext i4 %j_0_i_mid2 to i7

]]></Node>
<StgValue><ssdm name="j_0_i_cast16_mid2_ca"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
.reset:16  %grad_3_load = load float* %grad_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="grad_3_load"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:18  %add_ln63 = add i7 %shl_ln63_1_mid2, %j_0_i_cast16_mid2_ca

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="7">
<![CDATA[
.reset:19  %zext_ln63_1 = zext i7 %add_ln63 to i9

]]></Node>
<StgValue><ssdm name="zext_ln63_1"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:20  %add_ln63_1 = add i9 %zext_ln63_1, %shl_ln63_mid2

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="210" st_id="10" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:17  %tmp_i = fmul float %fc_in_3_relu2_0_load, %grad_3_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="211" st_id="11" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:17  %tmp_i = fmul float %fc_in_3_relu2_0_load, %grad_3_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="212" st_id="12" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:17  %tmp_i = fmul float %fc_in_3_relu2_0_load, %grad_3_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:2  call void (...)* @_ssdm_op_SpecLoopName([39 x i8]* @MatrixBackPropagatio)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:6  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="9">
<![CDATA[
.reset:21  %zext_ln63_2 = zext i9 %add_ln63_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63_2"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:22  %wgrad_3_addr = getelementptr [450 x float]* %wgrad_3, i64 0, i64 %zext_ln63_2

]]></Node>
<StgValue><ssdm name="wgrad_3_addr"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.reset:23  store float %tmp_i, float* %wgrad_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.reset:25  br label %7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.2.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln67"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.2.exit:1  br label %.loopexit7

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.loopexit7:0  %i_0_i1 = phi i6 [ 0, %MatrixBackPropagationMultiply.2.exit ], [ %i_6, %.loopexit7.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit7:1  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit7:2  %icmp_ln67 = icmp eq i6 %i_0_i1, -19

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit7:3  %i_6 = add i6 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit7:4  br i1 %icmp_ln67, label %CalculateMatrixGrad.2.exit, label %8

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln68 = zext i6 %i_0_i1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rgrad_2_addr = getelementptr [45 x float]* %rgrad_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="rgrad_2_addr"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store float 0.000000e+00, float* %rgrad_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:3  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i_0_i1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:4  %shl_ln70_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln70_1"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %9

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
CalculateMatrixGrad.2.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln75"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
CalculateMatrixGrad.2.exit:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty_47 = phi float [ 0.000000e+00, %8 ], [ %tmp_i_49, %10 ]

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %j_0_i2 = phi i4 [ 0, %8 ], [ %j_15, %10 ]

]]></Node>
<StgValue><ssdm name="j_0_i2"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="4">
<![CDATA[
:2  %j_0_i2_cast13 = zext i4 %j_0_i2 to i7

]]></Node>
<StgValue><ssdm name="j_0_i2_cast13"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %icmp_ln69 = icmp eq i4 %j_0_i2, -6

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %j_15 = add i4 %j_0_i2, 1

]]></Node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln69, label %.loopexit7.loopexit, label %10

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln70 = add i7 %shl_ln70_1, %j_0_i2_cast13

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="7">
<![CDATA[
:1  %zext_ln70_6 = zext i7 %add_ln70 to i9

]]></Node>
<StgValue><ssdm name="zext_ln70_6"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln70_1 = add i9 %zext_ln70_6, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln70 = zext i9 %add_ln70_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_hidden_layer3_add = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_add"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="9">
<![CDATA[
:5  %fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
:6  %zext_ln70_1 = zext i4 %j_0_i2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %grad_3_addr_3 = getelementptr [10 x float]* %grad_3, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="grad_3_addr_3"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
:8  %grad_3_load_1 = load float* %grad_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="grad_3_load_1"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.loopexit7.loopexit:0  br label %.loopexit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="253" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="9">
<![CDATA[
:5  %fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
:8  %grad_3_load_1 = load float* %grad_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="grad_3_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="255" st_id="18" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5 = fmul float %fc_hidden_layer3_loa, %grad_3_load_1

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="256" st_id="19" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5 = fmul float %fc_hidden_layer3_loa, %grad_3_load_1

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="257" st_id="20" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5 = fmul float %fc_hidden_layer3_loa, %grad_3_load_1

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="258" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_49 = fadd float %empty_47, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_49"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="259" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_49 = fadd float %empty_47, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_49"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="260" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_49 = fadd float %empty_47, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_49"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="261" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_49 = fadd float %empty_47, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_49"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="262" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store float %tmp_i_49, float* %rgrad_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %9

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="264" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0_i8 = phi i6 [ 0, %CalculateMatrixGrad.2.exit ], [ %i_8, %15 ]

]]></Node>
<StgValue><ssdm name="i_0_i8"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln75 = icmp eq i6 %i_0_i8, -19

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_8 = add i6 %i_0_i8, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln75, label %ReluBackPropagation.1.exit, label %12

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln76 = zext i6 %i_0_i8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc_out_2_0_addr = getelementptr [45 x float]* @fc_out_2_0, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="fc_out_2_0_addr"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
:2  %fc_out_2_0_load = load float* %fc_out_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_out_2_0_load"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
ReluBackPropagation.1.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln61"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
ReluBackPropagation.1.exit:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="274" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
:2  %fc_out_2_0_load = load float* %fc_out_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_out_2_0_load"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
:3  %bitcast_ln76 = bitcast float %fc_out_2_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln76"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln76, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="32">
<![CDATA[
:5  %trunc_ln76 = trunc i32 %bitcast_ln76 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln76 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="279" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln76_1 = icmp eq i23 %trunc_ln76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_1"/></StgValue>
</operation>

<operation id="280" st_id="27" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_14 = fcmp ogt float %fc_out_2_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %rgrad_2_addr_1 = getelementptr [45 x float]* %rgrad_2, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="rgrad_2_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="6">
<![CDATA[
:12  %rgrad_2_load = load float* %rgrad_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rgrad_2_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="283" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln76 = or i1 %icmp_ln76_1, %icmp_ln76

]]></Node>
<StgValue><ssdm name="or_ln76"/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_14 = fcmp ogt float %fc_out_2_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln76 = and i1 %or_ln76, %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln76"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="6">
<![CDATA[
:12  %rgrad_2_load = load float* %rgrad_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rgrad_2_load"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %and_ln76, label %13, label %14

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i5_51 = fpext float %rgrad_2_load to double

]]></Node>
<StgValue><ssdm name="tmp_i5_51"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %grad_2_addr = getelementptr [180 x float]* %grad_2, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="grad_2_addr"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  store float %rgrad_2_load, float* %grad_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %15

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="292" st_id="29" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i5_51 = fpext float %rgrad_2_load to double

]]></Node>
<StgValue><ssdm name="tmp_i5_51"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="293" st_id="30" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_1_i1 = fmul double %tmp_i5_51, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="294" st_id="31" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_1_i1 = fmul double %tmp_i5_51, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="295" st_id="32" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_1_i1 = fmul double %tmp_i5_51, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="296" st_id="33" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_1_i1 = fmul double %tmp_i5_51, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="297" st_id="34" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_1_i1 = fmul double %tmp_i5_51, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="298" st_id="35" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_2_i = fptrunc double %tmp_1_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="299" st_id="36" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_2_i = fptrunc double %tmp_1_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="300" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %grad_2_addr_1 = getelementptr [180 x float]* %grad_2, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="grad_2_addr_1"/></StgValue>
</operation>

<operation id="301" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_2_i, float* %grad_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="302" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="303" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="304" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten13 = phi i13 [ 0, %ReluBackPropagation.1.exit ], [ %add_ln61_2, %.reset12 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="305" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %i_0_i16 = phi i8 [ 0, %ReluBackPropagation.1.exit ], [ %select_ln63_1, %.reset12 ]

]]></Node>
<StgValue><ssdm name="i_0_i16"/></StgValue>
</operation>

<operation id="306" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2  %j_0_i21 = phi i6 [ 0, %ReluBackPropagation.1.exit ], [ %j_16, %.reset12 ]

]]></Node>
<StgValue><ssdm name="j_0_i21"/></StgValue>
</operation>

<operation id="307" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="308" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %icmp_ln61_1 = icmp eq i13 %indvar_flatten13, -92

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="309" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %add_ln61_2 = add i13 %indvar_flatten13, 1

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln61_1, label %MatrixBackPropagationMultiply.1.exit, label %.reset12

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="311" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset12:0  %i_7 = add i8 %i_0_i16, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="312" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset12:4  %icmp_ln62_1 = icmp eq i6 %j_0_i21, -19

]]></Node>
<StgValue><ssdm name="icmp_ln62_1"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset12:5  %select_ln63 = select i1 %icmp_ln62_1, i6 0, i6 %j_0_i21

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset12:7  %select_ln63_1 = select i1 %icmp_ln62_1, i8 %i_7, i8 %i_0_i16

]]></Node>
<StgValue><ssdm name="select_ln63_1"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="8">
<![CDATA[
.reset12:10  %zext_ln63_6 = zext i8 %select_ln63_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63_6"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset12:11  %fc_in_2_relu1_0_addr = getelementptr [180 x float]* @fc_in_2_relu1_0, i64 0, i64 %zext_ln63_6

]]></Node>
<StgValue><ssdm name="fc_in_2_relu1_0_addr"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
.reset12:12  %fc_in_2_relu1_0_load = load float* %fc_in_2_relu1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_in_2_relu1_0_load"/></StgValue>
</operation>

<operation id="318" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="6">
<![CDATA[
.reset12:14  %zext_ln63_4 = zext i6 %select_ln63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63_4"/></StgValue>
</operation>

<operation id="319" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset12:15  %grad_2_addr_2 = getelementptr [180 x float]* %grad_2, i64 0, i64 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="grad_2_addr_2"/></StgValue>
</operation>

<operation id="320" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
.reset12:16  %grad_2_load = load float* %grad_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="grad_2_load"/></StgValue>
</operation>

<operation id="321" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset12:22  %j_16 = add i6 %select_ln63, 1

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="8">
<![CDATA[
.reset12:8  %zext_ln63_3 = zext i8 %select_ln63_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln63_3"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset12:9  %mul_ln63 = mul i13 %zext_ln63_3, 45

]]></Node>
<StgValue><ssdm name="mul_ln63"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
.reset12:12  %fc_in_2_relu1_0_load = load float* %fc_in_2_relu1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_in_2_relu1_0_load"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="6">
<![CDATA[
.reset12:13  %zext_ln63_11 = zext i6 %select_ln63 to i13

]]></Node>
<StgValue><ssdm name="zext_ln63_11"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
.reset12:16  %grad_2_load = load float* %grad_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="grad_2_load"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset12:18  %add_ln63_2 = add i13 %zext_ln63_11, %mul_ln63

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="328" st_id="39" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset12:17  %tmp_i6 = fmul float %fc_in_2_relu1_0_load, %grad_2_load

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="329" st_id="40" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset12:17  %tmp_i6 = fmul float %fc_in_2_relu1_0_load, %grad_2_load

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="330" st_id="41" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset12:17  %tmp_i6 = fmul float %fc_in_2_relu1_0_load, %grad_2_load

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="331" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset12:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="332" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset12:2  call void (...)* @_ssdm_op_SpecLoopName([39 x i8]* @MatrixBackPropagatio)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="333" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset12:3  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8100, i64 8100, i64 8100) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="334" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset12:6  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="335" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="13">
<![CDATA[
.reset12:19  %zext_ln63_5 = zext i13 %add_ln63_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63_5"/></StgValue>
</operation>

<operation id="336" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset12:20  %wgrad_2_addr = getelementptr [8100 x float]* %wgrad_2, i64 0, i64 %zext_ln63_5

]]></Node>
<StgValue><ssdm name="wgrad_2_addr"/></StgValue>
</operation>

<operation id="337" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.reset12:21  store float %tmp_i6, float* %wgrad_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="338" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.reset12:23  br label %16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="339" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.1.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln67"/></StgValue>
</operation>

<operation id="340" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.1.exit:1  br label %.loopexit6

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="341" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit6:0  %i_0_i31 = phi i8 [ 0, %MatrixBackPropagationMultiply.1.exit ], [ %i_9, %.loopexit6.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i31"/></StgValue>
</operation>

<operation id="342" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.loopexit6:1  %phi_mul = phi i13 [ 0, %MatrixBackPropagationMultiply.1.exit ], [ %add_ln70_4, %.loopexit6.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="343" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit6:2  %add_ln70_4 = add i13 %phi_mul, 45

]]></Node>
<StgValue><ssdm name="add_ln70_4"/></StgValue>
</operation>

<operation id="344" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit6:3  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="345" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit6:4  %icmp_ln67_1 = icmp eq i8 %i_0_i31, -76

]]></Node>
<StgValue><ssdm name="icmp_ln67_1"/></StgValue>
</operation>

<operation id="346" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit6:5  %i_9 = add i8 %i_0_i31, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="347" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit6:6  br i1 %icmp_ln67_1, label %CalculateMatrixGrad.1.exit, label %17

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="348" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln68_1 = zext i8 %i_0_i31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="349" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rgrad_1_addr = getelementptr [180 x float]* %rgrad_1, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="rgrad_1_addr"/></StgValue>
</operation>

<operation id="350" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %18

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="351" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
CalculateMatrixGrad.1.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln75"/></StgValue>
</operation>

<operation id="352" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
CalculateMatrixGrad.1.exit:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="353" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi float [ 0.000000e+00, %17 ], [ %tmp_i6_55, %19 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="354" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %j_0_i36 = phi i6 [ 0, %17 ], [ %j_17, %19 ]

]]></Node>
<StgValue><ssdm name="j_0_i36"/></StgValue>
</operation>

<operation id="355" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  store float %storemerge, float* %rgrad_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="356" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="6">
<![CDATA[
:3  %j_0_i36_cast9 = zext i6 %j_0_i36 to i13

]]></Node>
<StgValue><ssdm name="j_0_i36_cast9"/></StgValue>
</operation>

<operation id="357" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="358" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %icmp_ln69_1 = icmp eq i6 %j_0_i36, -19

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="359" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %j_17 = add i6 %j_0_i36, 1

]]></Node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="360" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln69_1, label %.loopexit6.loopexit, label %19

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="361" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %add_ln70_2 = add i13 %j_0_i36_cast9, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>

<operation id="362" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="13">
<![CDATA[
:1  %zext_ln70_2 = zext i13 %add_ln70_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="363" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %fc_hidden_layer2_add = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add"/></StgValue>
</operation>

<operation id="364" st_id="45" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="13">
<![CDATA[
:3  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>

<operation id="365" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln70_3 = zext i6 %j_0_i36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="366" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %grad_2_addr_3 = getelementptr [180 x float]* %grad_2, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="grad_2_addr_3"/></StgValue>
</operation>

<operation id="367" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="8">
<![CDATA[
:6  %grad_2_load_1 = load float* %grad_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="grad_2_load_1"/></StgValue>
</operation>

<operation id="368" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.loopexit6.loopexit:0  br label %.loopexit6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="369" st_id="46" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="13">
<![CDATA[
:3  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>

<operation id="370" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="8">
<![CDATA[
:6  %grad_2_load_1 = load float* %grad_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="grad_2_load_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="371" st_id="47" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i8 = fmul float %fc_hidden_layer2_loa, %grad_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="372" st_id="48" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i8 = fmul float %fc_hidden_layer2_loa, %grad_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="373" st_id="49" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i8 = fmul float %fc_hidden_layer2_loa, %grad_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="374" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i6_55 = fadd float %storemerge, %tmp_i8

]]></Node>
<StgValue><ssdm name="tmp_i6_55"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="375" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i6_55 = fadd float %storemerge, %tmp_i8

]]></Node>
<StgValue><ssdm name="tmp_i6_55"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="376" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i6_55 = fadd float %storemerge, %tmp_i8

]]></Node>
<StgValue><ssdm name="tmp_i6_55"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="377" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i6_55 = fadd float %storemerge, %tmp_i8

]]></Node>
<StgValue><ssdm name="tmp_i6_55"/></StgValue>
</operation>

<operation id="378" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %18

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="379" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %i_0_i49 = phi i8 [ 0, %CalculateMatrixGrad.1.exit ], [ %i_11, %24 ]

]]></Node>
<StgValue><ssdm name="i_0_i49"/></StgValue>
</operation>

<operation id="380" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="381" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %icmp_ln75_1 = icmp eq i8 %i_0_i49, -76

]]></Node>
<StgValue><ssdm name="icmp_ln75_1"/></StgValue>
</operation>

<operation id="382" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_11 = add i8 %i_0_i49, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="383" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln75_1, label %ReluBackPropagation.exit, label %21

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="384" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln76_1 = zext i8 %i_0_i49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="385" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc_out_1_0_addr = getelementptr [180 x float]* @fc_out_1_0, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="fc_out_1_0_addr"/></StgValue>
</operation>

<operation id="386" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
:2  %fc_out_1_0_load = load float* %fc_out_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_out_1_0_load"/></StgValue>
</operation>

<operation id="387" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
ReluBackPropagation.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln61"/></StgValue>
</operation>

<operation id="388" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
ReluBackPropagation.exit:1  br label %25

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="389" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
:2  %fc_out_1_0_load = load float* %fc_out_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_out_1_0_load"/></StgValue>
</operation>

<operation id="390" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
:3  %bitcast_ln76_1 = bitcast float %fc_out_1_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln76_1"/></StgValue>
</operation>

<operation id="391" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln76_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="392" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="32">
<![CDATA[
:5  %trunc_ln76_1 = trunc i32 %bitcast_ln76_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln76_1"/></StgValue>
</operation>

<operation id="393" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln76_2 = icmp ne i8 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln76_2"/></StgValue>
</operation>

<operation id="394" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln76_3 = icmp eq i23 %trunc_ln76_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_3"/></StgValue>
</operation>

<operation id="395" st_id="55" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_16 = fcmp ogt float %fc_out_1_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="396" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %rgrad_1_addr_1 = getelementptr [180 x float]* %rgrad_1, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="rgrad_1_addr_1"/></StgValue>
</operation>

<operation id="397" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="8">
<![CDATA[
:12  %rgrad_1_load = load float* %rgrad_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rgrad_1_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="398" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln76_1 = or i1 %icmp_ln76_3, %icmp_ln76_2

]]></Node>
<StgValue><ssdm name="or_ln76_1"/></StgValue>
</operation>

<operation id="399" st_id="56" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_16 = fcmp ogt float %fc_out_1_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="400" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln76_1 = and i1 %or_ln76_1, %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln76_1"/></StgValue>
</operation>

<operation id="401" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="8">
<![CDATA[
:12  %rgrad_1_load = load float* %rgrad_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rgrad_1_load"/></StgValue>
</operation>

<operation id="402" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %and_ln76_1, label %22, label %23

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="403" st_id="56" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i7 = fpext float %rgrad_1_load to double

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="404" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %grad_1_addr = getelementptr [180 x float]* %grad_1, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="grad_1_addr"/></StgValue>
</operation>

<operation id="405" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  store float %rgrad_1_load, float* %grad_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="406" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %24

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="407" st_id="57" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i7 = fpext float %rgrad_1_load to double

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="408" st_id="58" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_1_i2 = fmul double %tmp_i7, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_1_i2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="409" st_id="59" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_1_i2 = fmul double %tmp_i7, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_1_i2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="410" st_id="60" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_1_i2 = fmul double %tmp_i7, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_1_i2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="411" st_id="61" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_1_i2 = fmul double %tmp_i7, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_1_i2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="412" st_id="62" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_1_i2 = fmul double %tmp_i7, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_1_i2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="413" st_id="63" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_2_i2 = fptrunc double %tmp_1_i2 to float

]]></Node>
<StgValue><ssdm name="tmp_2_i2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="414" st_id="64" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_2_i2 = fptrunc double %tmp_1_i2 to float

]]></Node>
<StgValue><ssdm name="tmp_2_i2"/></StgValue>
</operation>

<operation id="415" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %grad_1_addr_1 = getelementptr [180 x float]* %grad_1, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="grad_1_addr_1"/></StgValue>
</operation>

<operation id="416" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_2_i2, float* %grad_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="417" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="418" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %20

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="419" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten26 = phi i17 [ 0, %ReluBackPropagation.exit ], [ %add_ln61_4, %.reset25 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="420" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %i_0_i60 = phi i10 [ 0, %ReluBackPropagation.exit ], [ %select_ln63_3, %.reset25 ]

]]></Node>
<StgValue><ssdm name="i_0_i60"/></StgValue>
</operation>

<operation id="421" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %j_0_i64 = phi i8 [ 0, %ReluBackPropagation.exit ], [ %j_18, %.reset25 ]

]]></Node>
<StgValue><ssdm name="j_0_i64"/></StgValue>
</operation>

<operation id="422" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="423" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %icmp_ln61_2 = icmp eq i17 %indvar_flatten26, -27392

]]></Node>
<StgValue><ssdm name="icmp_ln61_2"/></StgValue>
</operation>

<operation id="424" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %add_ln61_4 = add i17 %indvar_flatten26, 1

]]></Node>
<StgValue><ssdm name="add_ln61_4"/></StgValue>
</operation>

<operation id="425" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln61_2, label %MatrixBackPropagationMultiply.exit, label %.reset25

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="426" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset25:0  %i_10 = add i10 %i_0_i60, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="427" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset25:4  %icmp_ln62_2 = icmp eq i8 %j_0_i64, -76

]]></Node>
<StgValue><ssdm name="icmp_ln62_2"/></StgValue>
</operation>

<operation id="428" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset25:5  %select_ln63_2 = select i1 %icmp_ln62_2, i8 0, i8 %j_0_i64

]]></Node>
<StgValue><ssdm name="select_ln63_2"/></StgValue>
</operation>

<operation id="429" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset25:7  %select_ln63_3 = select i1 %icmp_ln62_2, i10 %i_10, i10 %i_0_i60

]]></Node>
<StgValue><ssdm name="select_ln63_3"/></StgValue>
</operation>

<operation id="430" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="10">
<![CDATA[
.reset25:10  %zext_ln63_10 = zext i10 %select_ln63_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63_10"/></StgValue>
</operation>

<operation id="431" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset25:11  %fc_in_1_0_addr = getelementptr [576 x float]* @fc_in_1_0, i64 0, i64 %zext_ln63_10

]]></Node>
<StgValue><ssdm name="fc_in_1_0_addr"/></StgValue>
</operation>

<operation id="432" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="10">
<![CDATA[
.reset25:12  %fc_in_1_0_load = load float* %fc_in_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_in_1_0_load"/></StgValue>
</operation>

<operation id="433" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="8">
<![CDATA[
.reset25:14  %zext_ln63_7 = zext i8 %select_ln63_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63_7"/></StgValue>
</operation>

<operation id="434" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset25:15  %grad_1_addr_2 = getelementptr [180 x float]* %grad_1, i64 0, i64 %zext_ln63_7

]]></Node>
<StgValue><ssdm name="grad_1_addr_2"/></StgValue>
</operation>

<operation id="435" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="8">
<![CDATA[
.reset25:16  %grad_1_load = load float* %grad_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="grad_1_load"/></StgValue>
</operation>

<operation id="436" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset25:22  %j_18 = add i8 %select_ln63_2, 1

]]></Node>
<StgValue><ssdm name="j_18"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="437" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="17" op_0_bw="10">
<![CDATA[
.reset25:8  %zext_ln63_9 = zext i10 %select_ln63_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln63_9"/></StgValue>
</operation>

<operation id="438" st_id="66" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset25:9  %mul_ln63_1 = mul i17 %zext_ln63_9, 180

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>

<operation id="439" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="10">
<![CDATA[
.reset25:12  %fc_in_1_0_load = load float* %fc_in_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_in_1_0_load"/></StgValue>
</operation>

<operation id="440" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="17" op_0_bw="8">
<![CDATA[
.reset25:13  %zext_ln63_12 = zext i8 %select_ln63_2 to i17

]]></Node>
<StgValue><ssdm name="zext_ln63_12"/></StgValue>
</operation>

<operation id="441" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="8">
<![CDATA[
.reset25:16  %grad_1_load = load float* %grad_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="grad_1_load"/></StgValue>
</operation>

<operation id="442" st_id="66" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset25:18  %add_ln63_3 = add i17 %zext_ln63_12, %mul_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="443" st_id="67" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset25:17  %tmp_i1 = fmul float %fc_in_1_0_load, %grad_1_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="444" st_id="68" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset25:17  %tmp_i1 = fmul float %fc_in_1_0_load, %grad_1_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="445" st_id="69" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset25:17  %tmp_i1 = fmul float %fc_in_1_0_load, %grad_1_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="446" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset25:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="447" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset25:2  call void (...)* @_ssdm_op_SpecLoopName([39 x i8]* @MatrixBackPropagatio)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="448" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset25:3  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="449" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset25:6  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="450" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="17">
<![CDATA[
.reset25:19  %zext_ln63_8 = zext i17 %add_ln63_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63_8"/></StgValue>
</operation>

<operation id="451" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset25:20  %wgrad_1_addr = getelementptr [103680 x float]* %wgrad_1, i64 0, i64 %zext_ln63_8

]]></Node>
<StgValue><ssdm name="wgrad_1_addr"/></StgValue>
</operation>

<operation id="452" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
.reset25:21  store float %tmp_i1, float* %wgrad_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="453" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
.reset25:23  br label %25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="454" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln67"/></StgValue>
</operation>

<operation id="455" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.exit:1  br label %.loopexit5

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="456" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit5:0  %i_0_i74 = phi i10 [ 0, %MatrixBackPropagationMultiply.exit ], [ %i_12, %.loopexit5.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i74"/></StgValue>
</operation>

<operation id="457" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.loopexit5:1  %phi_mul234 = phi i17 [ 0, %MatrixBackPropagationMultiply.exit ], [ %add_ln70_5, %.loopexit5.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul234"/></StgValue>
</operation>

<operation id="458" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit5:2  %add_ln70_5 = add i17 %phi_mul234, 180

]]></Node>
<StgValue><ssdm name="add_ln70_5"/></StgValue>
</operation>

<operation id="459" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit5:3  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="460" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit5:4  %icmp_ln67_2 = icmp eq i10 %i_0_i74, -448

]]></Node>
<StgValue><ssdm name="icmp_ln67_2"/></StgValue>
</operation>

<operation id="461" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit5:5  %i_12 = add i10 %i_0_i74, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="462" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit5:6  br i1 %icmp_ln67_2, label %CalculateMatrixGrad.exit, label %26

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="463" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln68_2 = zext i10 %i_0_i74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="464" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %grad_0_addr = getelementptr [576 x float]* %grad_0, i64 0, i64 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="grad_0_addr"/></StgValue>
</operation>

<operation id="465" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %27

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="466" st_id="72" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:9  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="467" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge240 = phi float [ 0.000000e+00, %26 ], [ %tmp_i8_60, %28 ]

]]></Node>
<StgValue><ssdm name="storemerge240"/></StgValue>
</operation>

<operation id="468" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %j_0_i79 = phi i8 [ 0, %26 ], [ %j_19, %28 ]

]]></Node>
<StgValue><ssdm name="j_0_i79"/></StgValue>
</operation>

<operation id="469" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:2  store float %storemerge240, float* %grad_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="470" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="8">
<![CDATA[
:3  %j_0_i79_cast5 = zext i8 %j_0_i79 to i17

]]></Node>
<StgValue><ssdm name="j_0_i79_cast5"/></StgValue>
</operation>

<operation id="471" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="472" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %icmp_ln69_2 = icmp eq i8 %j_0_i79, -76

]]></Node>
<StgValue><ssdm name="icmp_ln69_2"/></StgValue>
</operation>

<operation id="473" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %j_19 = add i8 %j_0_i79, 1

]]></Node>
<StgValue><ssdm name="j_19"/></StgValue>
</operation>

<operation id="474" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln69_2, label %.loopexit5.loopexit, label %28

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="475" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %add_ln70_3 = add i17 %j_0_i79_cast5, %phi_mul234

]]></Node>
<StgValue><ssdm name="add_ln70_3"/></StgValue>
</operation>

<operation id="476" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="17">
<![CDATA[
:1  %zext_ln70_4 = zext i17 %add_ln70_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_4"/></StgValue>
</operation>

<operation id="477" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %fc_hidden_layer1_add = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add"/></StgValue>
</operation>

<operation id="478" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="17">
<![CDATA[
:3  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>

<operation id="479" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="8">
<![CDATA[
:4  %zext_ln70_5 = zext i8 %j_0_i79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_5"/></StgValue>
</operation>

<operation id="480" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %grad_1_addr_3 = getelementptr [180 x float]* %grad_1, i64 0, i64 %zext_ln70_5

]]></Node>
<StgValue><ssdm name="grad_1_addr_3"/></StgValue>
</operation>

<operation id="481" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="8">
<![CDATA[
:6  %grad_1_load_1 = load float* %grad_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="grad_1_load_1"/></StgValue>
</operation>

<operation id="482" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
.loopexit5.loopexit:0  br label %.loopexit5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="483" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="17">
<![CDATA[
:3  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>

<operation id="484" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="8">
<![CDATA[
:6  %grad_1_load_1 = load float* %grad_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="grad_1_load_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="485" st_id="75" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i2 = fmul float %fc_hidden_layer1_loa, %grad_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="486" st_id="76" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i2 = fmul float %fc_hidden_layer1_loa, %grad_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="487" st_id="77" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i2 = fmul float %fc_hidden_layer1_loa, %grad_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="488" st_id="78" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i8_60 = fadd float %storemerge240, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i8_60"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="489" st_id="79" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i8_60 = fadd float %storemerge240, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i8_60"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="490" st_id="80" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i8_60 = fadd float %storemerge240, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i8_60"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="491" st_id="81" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i8_60 = fadd float %storemerge240, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i8_60"/></StgValue>
</operation>

<operation id="492" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %27

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="493" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:0  call fastcc void @Conv2d.4([576 x float]* %grad_0, [9 x float]* %kernel_grad_3) nounwind

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="494" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:1  call fastcc void @OverturnKernel([9 x float]* @conv_kernel_3, [9 x float]* %kernel_grad_3_overtu) nounwind

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>

<operation id="495" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:5  call fastcc void @OverturnKernel([9 x float]* @conv_kernel_2, [9 x float]* %kernel_grad_2_overtu) nounwind

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="496" st_id="82" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:9  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="497" st_id="82" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:12  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="498" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:0  call fastcc void @Conv2d.4([576 x float]* %grad_0, [9 x float]* %kernel_grad_3) nounwind

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="499" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:1  call fastcc void @OverturnKernel([9 x float]* @conv_kernel_3, [9 x float]* %kernel_grad_3_overtu) nounwind

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>

<operation id="500" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:5  call fastcc void @OverturnKernel([9 x float]* @conv_kernel_2, [9 x float]* %kernel_grad_2_overtu) nounwind

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="501" st_id="83" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:9  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="502" st_id="83" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:12  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="503" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:2  call fastcc void @Padding.1([576 x float]* %grad_0, [784 x float]* %conv_grad_3_padding) nounwind

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="504" st_id="84" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:9  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="505" st_id="84" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:12  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>

<operation id="506" st_id="84" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:15  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="507" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:2  call fastcc void @Padding.1([576 x float]* %grad_0, [784 x float]* %conv_grad_3_padding) nounwind

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="508" st_id="85" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:9  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="509" st_id="85" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:12  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>

<operation id="510" st_id="85" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:15  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="511" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:3  call fastcc void @Conv2d.3([784 x float]* %conv_grad_3_padding, [9 x float]* %kernel_grad_3_overtu, [676 x float]* %conv_grad_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>

<operation id="512" st_id="86" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:9  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="513" st_id="86" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:12  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>

<operation id="514" st_id="86" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:15  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="515" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:3  call fastcc void @Conv2d.3([784 x float]* %conv_grad_3_padding, [9 x float]* %kernel_grad_3_overtu, [676 x float]* %conv_grad_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>

<operation id="516" st_id="87" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:9  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="517" st_id="87" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:12  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>

<operation id="518" st_id="87" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:15  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="519" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:4  call fastcc void @Conv2d.2([676 x float]* %conv_grad_2, [9 x float]* %kernel_grad_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>

<operation id="520" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:10  %lr_in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)

]]></Node>
<StgValue><ssdm name="lr_in_addr_read"/></StgValue>
</operation>

<operation id="521" st_id="88" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:12  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>

<operation id="522" st_id="88" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:15  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>

<operation id="523" st_id="88" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:18  %lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_3_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="524" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:4  call fastcc void @Conv2d.2([676 x float]* %conv_grad_2, [9 x float]* %kernel_grad_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>

<operation id="525" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:13  %lr_in_addr_read_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)

]]></Node>
<StgValue><ssdm name="lr_in_addr_read_1"/></StgValue>
</operation>

<operation id="526" st_id="89" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:15  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>

<operation id="527" st_id="89" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:18  %lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_3_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="528" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:6  call fastcc void @Padding([676 x float]* %conv_grad_2, [900 x float]* %conv_grad_2_padding) nounwind

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="529" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:14  call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_2, [9 x float]* @conv_kernel_2, float %lr_in_addr_read_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>

<operation id="530" st_id="90" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:15  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>

<operation id="531" st_id="90" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:18  %lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_3_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="532" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:6  call fastcc void @Padding([676 x float]* %conv_grad_2, [900 x float]* %conv_grad_2_padding) nounwind

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="533" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:14  call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_2, [9 x float]* @conv_kernel_2, float %lr_in_addr_read_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>

<operation id="534" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:16  %lr_in_addr_read_2 = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)

]]></Node>
<StgValue><ssdm name="lr_in_addr_read_2"/></StgValue>
</operation>

<operation id="535" st_id="91" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:18  %lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_3_req"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="536" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:7  call fastcc void @Conv2d.1([900 x float]* %conv_grad_2_padding, [9 x float]* %kernel_grad_2_overtu, [784 x float]* %conv_grad_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>

<operation id="537" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:17  call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_3, [9 x float]* @conv_kernel_3, float %lr_in_addr_read_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>

<operation id="538" st_id="92" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:18  %lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_3_req"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="539" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:7  call fastcc void @Conv2d.1([900 x float]* %conv_grad_2_padding, [9 x float]* %kernel_grad_2_overtu, [784 x float]* %conv_grad_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>

<operation id="540" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:17  call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_3, [9 x float]* @conv_kernel_3, float %lr_in_addr_read_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>

<operation id="541" st_id="93" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:18  %lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_3_req"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="542" st_id="94" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:8  call fastcc void @Conv2d([900 x float]* @mnist_data, [784 x float]* %conv_grad_1, [9 x float]* %kernel_grad_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln173"/></StgValue>
</operation>

<operation id="543" st_id="94" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
CalculateMatrixGrad.exit:18  %lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_3_req"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="544" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:8  call fastcc void @Conv2d([900 x float]* @mnist_data, [784 x float]* %conv_grad_1, [9 x float]* %kernel_grad_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln173"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="545" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:11  call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_1, [9 x float]* @conv_kernel_1, float %lr_in_addr_read) nounwind

]]></Node>
<StgValue><ssdm name="call_ln175"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="546" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:11  call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_1, [9 x float]* @conv_kernel_1, float %lr_in_addr_read) nounwind

]]></Node>
<StgValue><ssdm name="call_ln175"/></StgValue>
</operation>

<operation id="547" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:19  %lr_in_addr_read_3 = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)

]]></Node>
<StgValue><ssdm name="lr_in_addr_read_3"/></StgValue>
</operation>

<operation id="548" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:20  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln99"/></StgValue>
</operation>

<operation id="549" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:21  br label %.loopexit4

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="550" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit4:0  %i_0_i92 = phi i10 [ 0, %CalculateMatrixGrad.exit ], [ %i_13, %.loopexit4.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i92"/></StgValue>
</operation>

<operation id="551" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.loopexit4:1  %phi_mul236 = phi i17 [ 0, %CalculateMatrixGrad.exit ], [ %add_ln101_4, %.loopexit4.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul236"/></StgValue>
</operation>

<operation id="552" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit4:2  %add_ln101_4 = add i17 %phi_mul236, 180

]]></Node>
<StgValue><ssdm name="add_ln101_4"/></StgValue>
</operation>

<operation id="553" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit4:3  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="554" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit4:4  %icmp_ln99 = icmp eq i10 %i_0_i92, -448

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="555" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit4:5  %i_13 = add i10 %i_0_i92, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="556" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit4:6  br i1 %icmp_ln99, label %MatrixBackPropagation.2.exit, label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="557" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="558" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixBackPropagation.2.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln99"/></StgValue>
</operation>

<operation id="559" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagation.2.exit:1  br label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="560" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_0_i93 = phi i8 [ %j_20, %29 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i93"/></StgValue>
</operation>

<operation id="561" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="17" op_0_bw="8">
<![CDATA[
.preheader.i:1  %j_0_i93_cast = zext i8 %j_0_i93 to i17

]]></Node>
<StgValue><ssdm name="j_0_i93_cast"/></StgValue>
</operation>

<operation id="562" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="563" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:3  %icmp_ln100 = icmp eq i8 %j_0_i93, -76

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="564" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:4  %j_20 = add i8 %j_0_i93, 1

]]></Node>
<StgValue><ssdm name="j_20"/></StgValue>
</operation>

<operation id="565" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln100, label %.loopexit4.loopexit, label %29

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="566" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %add_ln101 = add i17 %phi_mul236, %j_0_i93_cast

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="567" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="17">
<![CDATA[
:1  %zext_ln101 = zext i17 %add_ln101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="568" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %fc_hidden_layer1_add_2 = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add_2"/></StgValue>
</operation>

<operation id="569" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %wgrad_1_addr_1 = getelementptr [103680 x float]* %wgrad_1, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="wgrad_1_addr_1"/></StgValue>
</operation>

<operation id="570" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="17">
<![CDATA[
:4  %wgrad_1_load = load float* %wgrad_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wgrad_1_load"/></StgValue>
</operation>

<operation id="571" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
.loopexit4.loopexit:0  br label %.loopexit4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="572" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="17">
<![CDATA[
:4  %wgrad_1_load = load float* %wgrad_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wgrad_1_load"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="573" st_id="101" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i3 = fmul float %wgrad_1_load, %lr_in_addr_read_3

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="574" st_id="102" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i3 = fmul float %wgrad_1_load, %lr_in_addr_read_3

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="575" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="17">
<![CDATA[
:6  %fc_hidden_layer1_loa_1 = load float* %fc_hidden_layer1_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="576" st_id="103" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i3 = fmul float %wgrad_1_load, %lr_in_addr_read_3

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="577" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="17">
<![CDATA[
:6  %fc_hidden_layer1_loa_1 = load float* %fc_hidden_layer1_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="578" st_id="104" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i9 = fsub float %fc_hidden_layer1_loa_1, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="579" st_id="105" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i9 = fsub float %fc_hidden_layer1_loa_1, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="580" st_id="106" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i9 = fsub float %fc_hidden_layer1_loa_1, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="581" st_id="107" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i9 = fsub float %fc_hidden_layer1_loa_1, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="582" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
:8  store float %tmp_i9, float* %fc_hidden_layer1_add_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="583" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="584" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit3:0  %i_0_i101 = phi i8 [ 0, %MatrixBackPropagation.2.exit ], [ %i_14, %.loopexit3.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i101"/></StgValue>
</operation>

<operation id="585" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.loopexit3:1  %phi_mul238 = phi i13 [ 0, %MatrixBackPropagation.2.exit ], [ %add_ln101_5, %.loopexit3.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul238"/></StgValue>
</operation>

<operation id="586" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit3:2  %add_ln101_5 = add i13 %phi_mul238, 45

]]></Node>
<StgValue><ssdm name="add_ln101_5"/></StgValue>
</operation>

<operation id="587" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit3:3  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="588" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit3:4  %icmp_ln99_1 = icmp eq i8 %i_0_i101, -76

]]></Node>
<StgValue><ssdm name="icmp_ln99_1"/></StgValue>
</operation>

<operation id="589" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit3:5  %i_14 = add i8 %i_0_i101, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="590" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit3:6  br i1 %icmp_ln99_1, label %MatrixBackPropagation.1.exit, label %.preheader.i107.preheader

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="591" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i107.preheader:0  br label %.preheader.i107

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="592" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixBackPropagation.1.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln99"/></StgValue>
</operation>

<operation id="593" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagation.1.exit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="594" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.i107:0  %j_0_i105 = phi i6 [ %j_21, %30 ], [ 0, %.preheader.i107.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i105"/></StgValue>
</operation>

<operation id="595" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="13" op_0_bw="6">
<![CDATA[
.preheader.i107:1  %j_0_i105_cast = zext i6 %j_0_i105 to i13

]]></Node>
<StgValue><ssdm name="j_0_i105_cast"/></StgValue>
</operation>

<operation id="596" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i107:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="597" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i107:3  %icmp_ln100_1 = icmp eq i6 %j_0_i105, -19

]]></Node>
<StgValue><ssdm name="icmp_ln100_1"/></StgValue>
</operation>

<operation id="598" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i107:4  %j_21 = add i6 %j_0_i105, 1

]]></Node>
<StgValue><ssdm name="j_21"/></StgValue>
</operation>

<operation id="599" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i107:5  br i1 %icmp_ln100_1, label %.loopexit3.loopexit, label %30

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="600" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %add_ln101_1 = add i13 %phi_mul238, %j_0_i105_cast

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="601" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="13">
<![CDATA[
:1  %zext_ln101_1 = zext i13 %add_ln101_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="602" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %fc_hidden_layer2_add_2 = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add_2"/></StgValue>
</operation>

<operation id="603" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %wgrad_2_addr_1 = getelementptr [8100 x float]* %wgrad_2, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="wgrad_2_addr_1"/></StgValue>
</operation>

<operation id="604" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="13">
<![CDATA[
:4  %wgrad_2_load = load float* %wgrad_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wgrad_2_load"/></StgValue>
</operation>

<operation id="605" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3.loopexit:0  br label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="606" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="13">
<![CDATA[
:4  %wgrad_2_load = load float* %wgrad_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wgrad_2_load"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="607" st_id="112" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i4 = fmul float %wgrad_2_load, %lr_in_addr_read_3

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="608" st_id="113" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i4 = fmul float %wgrad_2_load, %lr_in_addr_read_3

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="609" st_id="114" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_i4 = fmul float %wgrad_2_load, %lr_in_addr_read_3

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="610" st_id="114" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="13">
<![CDATA[
:6  %fc_hidden_layer2_loa_1 = load float* %fc_hidden_layer2_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="611" st_id="115" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="13">
<![CDATA[
:6  %fc_hidden_layer2_loa_1 = load float* %fc_hidden_layer2_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa_1"/></StgValue>
</operation>

<operation id="612" st_id="115" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i1_65 = fsub float %fc_hidden_layer2_loa_1, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i1_65"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="613" st_id="116" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i1_65 = fsub float %fc_hidden_layer2_loa_1, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i1_65"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="614" st_id="117" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i1_65 = fsub float %fc_hidden_layer2_loa_1, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i1_65"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="615" st_id="118" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i1_65 = fsub float %fc_hidden_layer2_loa_1, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i1_65"/></StgValue>
</operation>

<operation id="616" st_id="118" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="32">
<![CDATA[
:8  store float %tmp_i1_65, float* %fc_hidden_layer2_add_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="617" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader.i107

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="618" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0_i118 = phi i6 [ 0, %MatrixBackPropagation.1.exit ], [ %i_15, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i118"/></StgValue>
</operation>

<operation id="619" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:1  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="620" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:2  %icmp_ln99_2 = icmp eq i6 %i_0_i118, -19

]]></Node>
<StgValue><ssdm name="icmp_ln99_2"/></StgValue>
</operation>

<operation id="621" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %i_15 = add i6 %i_0_i118, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="622" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln99_2, label %MatrixBackPropagation.exit, label %.preheader.preheader.i121

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="623" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader.preheader.i121:0  %shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i_0_i118, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="624" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader.preheader.i121:1  %shl_ln101_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i118, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln101_1"/></StgValue>
</operation>

<operation id="625" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i121:2  br label %.preheader.i124

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="626" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0">
<![CDATA[
MatrixBackPropagation.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln182"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="627" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i124:0  %j_0_i122 = phi i4 [ %j_22, %31 ], [ 0, %.preheader.preheader.i121 ]

]]></Node>
<StgValue><ssdm name="j_0_i122"/></StgValue>
</operation>

<operation id="628" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="4">
<![CDATA[
.preheader.i124:1  %j_0_i122_cast = zext i4 %j_0_i122 to i7

]]></Node>
<StgValue><ssdm name="j_0_i122_cast"/></StgValue>
</operation>

<operation id="629" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i124:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="630" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i124:3  %icmp_ln100_2 = icmp eq i4 %j_0_i122, -6

]]></Node>
<StgValue><ssdm name="icmp_ln100_2"/></StgValue>
</operation>

<operation id="631" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i124:4  %j_22 = add i4 %j_0_i122, 1

]]></Node>
<StgValue><ssdm name="j_22"/></StgValue>
</operation>

<operation id="632" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i124:5  br i1 %icmp_ln100_2, label %.loopexit.loopexit, label %31

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="633" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln101_2 = add i7 %shl_ln101_1, %j_0_i122_cast

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="634" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="7">
<![CDATA[
:1  %zext_ln101_3 = zext i7 %add_ln101_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln101_3"/></StgValue>
</operation>

<operation id="635" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln101_3 = add i9 %zext_ln101_3, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln101_3"/></StgValue>
</operation>

<operation id="636" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln101_2 = zext i9 %add_ln101_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_2"/></StgValue>
</operation>

<operation id="637" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_hidden_layer3_add_2 = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln101_2

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_add_2"/></StgValue>
</operation>

<operation id="638" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %wgrad_3_addr_1 = getelementptr [450 x float]* %wgrad_3, i64 0, i64 %zext_ln101_2

]]></Node>
<StgValue><ssdm name="wgrad_3_addr_1"/></StgValue>
</operation>

<operation id="639" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="9">
<![CDATA[
:6  %wgrad_3_load = load float* %wgrad_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wgrad_3_load"/></StgValue>
</operation>

<operation id="640" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="641" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="9">
<![CDATA[
:6  %wgrad_3_load = load float* %wgrad_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wgrad_3_load"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="642" st_id="122" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i7_68 = fmul float %wgrad_3_load, %lr_in_addr_read_3

]]></Node>
<StgValue><ssdm name="tmp_i7_68"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="643" st_id="123" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i7_68 = fmul float %wgrad_3_load, %lr_in_addr_read_3

]]></Node>
<StgValue><ssdm name="tmp_i7_68"/></StgValue>
</operation>

<operation id="644" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="9">
<![CDATA[
:8  %fc_hidden_layer3_loa_1 = load float* %fc_hidden_layer3_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="645" st_id="124" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i7_68 = fmul float %wgrad_3_load, %lr_in_addr_read_3

]]></Node>
<StgValue><ssdm name="tmp_i7_68"/></StgValue>
</operation>

<operation id="646" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="9">
<![CDATA[
:8  %fc_hidden_layer3_loa_1 = load float* %fc_hidden_layer3_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="647" st_id="125" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i2_69 = fsub float %fc_hidden_layer3_loa_1, %tmp_i7_68

]]></Node>
<StgValue><ssdm name="tmp_i2_69"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="648" st_id="126" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i2_69 = fsub float %fc_hidden_layer3_loa_1, %tmp_i7_68

]]></Node>
<StgValue><ssdm name="tmp_i2_69"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="649" st_id="127" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i2_69 = fsub float %fc_hidden_layer3_loa_1, %tmp_i7_68

]]></Node>
<StgValue><ssdm name="tmp_i2_69"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="650" st_id="128" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i2_69 = fsub float %fc_hidden_layer3_loa_1, %tmp_i7_68

]]></Node>
<StgValue><ssdm name="tmp_i2_69"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="651" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
:10  store float %tmp_i2_69, float* %fc_hidden_layer3_add_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="652" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader.i124

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
