/********************************************************************
 * Copyright (C) 2018 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_ac_cbass.h
*/
#ifndef CSLR_AC_CBASS_H_
#define CSLR_AC_CBASS_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <stdint.h>

/**************************************************************************
* Hardware Region  : Global Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* Revision Register */
} CSL_ac_cbass_glbRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_AC_CBASS_GLB_PID                                                      (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_AC_CBASS_GLB_PID_MINOR_MASK                                           (0x0000003FU)
#define CSL_AC_CBASS_GLB_PID_MINOR_SHIFT                                          (0x00000000U)
#define CSL_AC_CBASS_GLB_PID_MINOR_RESETVAL                                       (0x00000001U)
#define CSL_AC_CBASS_GLB_PID_MINOR_MAX                                            (0x0000003FU)

#define CSL_AC_CBASS_GLB_PID_CUSTOM_MASK                                          (0x000000C0U)
#define CSL_AC_CBASS_GLB_PID_CUSTOM_SHIFT                                         (0x00000006U)
#define CSL_AC_CBASS_GLB_PID_CUSTOM_RESETVAL                                      (0x00000000U)
#define CSL_AC_CBASS_GLB_PID_CUSTOM_MAX                                           (0x00000003U)

#define CSL_AC_CBASS_GLB_PID_MAJOR_MASK                                           (0x00000700U)
#define CSL_AC_CBASS_GLB_PID_MAJOR_SHIFT                                          (0x00000008U)
#define CSL_AC_CBASS_GLB_PID_MAJOR_RESETVAL                                       (0x00000001U)
#define CSL_AC_CBASS_GLB_PID_MAJOR_MAX                                            (0x00000007U)

#define CSL_AC_CBASS_GLB_PID_RTL_MASK                                             (0x0000F800U)
#define CSL_AC_CBASS_GLB_PID_RTL_SHIFT                                            (0x0000000BU)
#define CSL_AC_CBASS_GLB_PID_RTL_RESETVAL                                         (0x00000008U)
#define CSL_AC_CBASS_GLB_PID_RTL_MAX                                              (0x0000001FU)

#define CSL_AC_CBASS_GLB_PID_FUNC_MASK                                            (0x0FFF0000U)
#define CSL_AC_CBASS_GLB_PID_FUNC_SHIFT                                           (0x00000010U)
#define CSL_AC_CBASS_GLB_PID_FUNC_RESETVAL                                        (0x00000600U)
#define CSL_AC_CBASS_GLB_PID_FUNC_MAX                                             (0x00000FFFU)

#define CSL_AC_CBASS_GLB_PID_BU_MASK                                              (0x30000000U)
#define CSL_AC_CBASS_GLB_PID_BU_SHIFT                                             (0x0000001CU)
#define CSL_AC_CBASS_GLB_PID_BU_RESETVAL                                          (0x00000002U)
#define CSL_AC_CBASS_GLB_PID_BU_MAX                                               (0x00000003U)

#define CSL_AC_CBASS_GLB_PID_SCHEME_MASK                                          (0xC0000000U)
#define CSL_AC_CBASS_GLB_PID_SCHEME_SHIFT                                         (0x0000001EU)
#define CSL_AC_CBASS_GLB_PID_SCHEME_RESETVAL                                      (0x00000001U)
#define CSL_AC_CBASS_GLB_PID_SCHEME_MAX                                           (0x00000003U)

#define CSL_AC_CBASS_GLB_PID_RESETVAL                                             (0x66004101U)

/**************************************************************************
* Hardware Region  : Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint8_t  Resv_1024[1024];
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_1040[12];
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_1072[12];
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_2048[956];
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_2064[12];
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_2096[12];
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_3072[956];
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_3088[12];
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_3120[12];
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_3152[12];
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_3184[12];
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL;   /* ISC Region 4 Control Register */
    volatile uint8_t  Resv_3216[12];
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L;   /* ISC Region 4 Start Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_H;   /* ISC Region 4 Start Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L;   /* ISC Region 4 End Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_H;   /* ISC Region 4 End Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_4096[860];
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_4112[12];
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_4144[12];
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_4176[12];
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_4208[12];
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL;   /* ISC Region 4 Control Register */
    volatile uint8_t  Resv_4240[12];
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L;   /* ISC Region 4 Start Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_H;   /* ISC Region 4 Start Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L;   /* ISC Region 4 End Address Low Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_H;   /* ISC Region 4 End Address High Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_7168[2908];
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_7184[12];
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_7216[12];
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_7248[12];
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_8192[924];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_8208[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_8240[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_8272[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_8304[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL;   /* ISC Region 4 Control Register */
    volatile uint8_t  Resv_8336[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L;   /* ISC Region 4 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_H;   /* ISC Region 4 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L;   /* ISC Region 4 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_H;   /* ISC Region 4 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL;   /* ISC Region 5 Control Register */
    volatile uint8_t  Resv_8368[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L;   /* ISC Region 5 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_H;   /* ISC Region 5 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L;   /* ISC Region 5 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_H;   /* ISC Region 5 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL;   /* ISC Region 6 Control Register */
    volatile uint8_t  Resv_8400[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L;   /* ISC Region 6 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_H;   /* ISC Region 6 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L;   /* ISC Region 6 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_H;   /* ISC Region 6 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL;   /* ISC Region 7 Control Register */
    volatile uint8_t  Resv_8432[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L;   /* ISC Region 7 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_H;   /* ISC Region 7 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L;   /* ISC Region 7 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_H;   /* ISC Region 7 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL;   /* ISC Region 8 Control Register */
    volatile uint8_t  Resv_8464[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L;   /* ISC Region 8 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_H;   /* ISC Region 8 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L;   /* ISC Region 8 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_H;   /* ISC Region 8 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL;   /* ISC Region 9 Control Register */
    volatile uint8_t  Resv_8496[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L;   /* ISC Region 9 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_H;   /* ISC Region 9 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L;   /* ISC Region 9 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_H;   /* ISC Region 9 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_9216[700];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_9232[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_9264[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_9296[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_9328[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL;   /* ISC Region 4 Control Register */
    volatile uint8_t  Resv_9360[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L;   /* ISC Region 4 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_H;   /* ISC Region 4 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L;   /* ISC Region 4 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_H;   /* ISC Region 4 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL;   /* ISC Region 5 Control Register */
    volatile uint8_t  Resv_9392[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L;   /* ISC Region 5 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_H;   /* ISC Region 5 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L;   /* ISC Region 5 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_H;   /* ISC Region 5 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL;   /* ISC Region 6 Control Register */
    volatile uint8_t  Resv_9424[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L;   /* ISC Region 6 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_H;   /* ISC Region 6 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L;   /* ISC Region 6 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_H;   /* ISC Region 6 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL;   /* ISC Region 7 Control Register */
    volatile uint8_t  Resv_9456[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L;   /* ISC Region 7 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_H;   /* ISC Region 7 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L;   /* ISC Region 7 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_H;   /* ISC Region 7 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL;   /* ISC Region 8 Control Register */
    volatile uint8_t  Resv_9488[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L;   /* ISC Region 8 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_H;   /* ISC Region 8 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L;   /* ISC Region 8 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_H;   /* ISC Region 8 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL;   /* ISC Region 9 Control Register */
    volatile uint8_t  Resv_9520[12];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L;   /* ISC Region 9 Start Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_H;   /* ISC Region 9 Start Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L;   /* ISC Region 9 End Address Low Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_H;   /* ISC Region 9 End Address High Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_20480[10940];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_20496[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_20528[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_20560[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_20592[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL;   /* ISC Region 4 Control Register */
    volatile uint8_t  Resv_20624[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L;   /* ISC Region 4 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H;   /* ISC Region 4 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L;   /* ISC Region 4 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H;   /* ISC Region 4 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL;   /* ISC Region 5 Control Register */
    volatile uint8_t  Resv_20656[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L;   /* ISC Region 5 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H;   /* ISC Region 5 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L;   /* ISC Region 5 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H;   /* ISC Region 5 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL;   /* ISC Region 6 Control Register */
    volatile uint8_t  Resv_20688[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L;   /* ISC Region 6 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H;   /* ISC Region 6 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L;   /* ISC Region 6 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H;   /* ISC Region 6 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL;   /* ISC Region 7 Control Register */
    volatile uint8_t  Resv_20720[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L;   /* ISC Region 7 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H;   /* ISC Region 7 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L;   /* ISC Region 7 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H;   /* ISC Region 7 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL;   /* ISC Region 8 Control Register */
    volatile uint8_t  Resv_20752[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L;   /* ISC Region 8 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H;   /* ISC Region 8 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L;   /* ISC Region 8 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H;   /* ISC Region 8 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL;   /* ISC Region 9 Control Register */
    volatile uint8_t  Resv_20784[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L;   /* ISC Region 9 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H;   /* ISC Region 9 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L;   /* ISC Region 9 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H;   /* ISC Region 9 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL;   /* ISC Region 10 Control Register */
    volatile uint8_t  Resv_20816[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L;   /* ISC Region 10 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H;   /* ISC Region 10 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L;   /* ISC Region 10 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H;   /* ISC Region 10 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL;   /* ISC Region 11 Control Register */
    volatile uint8_t  Resv_20848[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L;   /* ISC Region 11 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H;   /* ISC Region 11 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L;   /* ISC Region 11 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H;   /* ISC Region 11 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL;   /* ISC Region 12 Control Register */
    volatile uint8_t  Resv_20880[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L;   /* ISC Region 12 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H;   /* ISC Region 12 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L;   /* ISC Region 12 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H;   /* ISC Region 12 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL;   /* ISC Region 13 Control Register */
    volatile uint8_t  Resv_20912[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L;   /* ISC Region 13 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H;   /* ISC Region 13 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L;   /* ISC Region 13 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H;   /* ISC Region 13 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL;   /* ISC Region 14 Control Register */
    volatile uint8_t  Resv_20944[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L;   /* ISC Region 14 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H;   /* ISC Region 14 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L;   /* ISC Region 14 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H;   /* ISC Region 14 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL;   /* ISC Region 15 Control Register */
    volatile uint8_t  Resv_20976[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L;   /* ISC Region 15 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H;   /* ISC Region 15 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L;   /* ISC Region 15 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H;   /* ISC Region 15 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL;   /* ISC Region 16 Control Register */
    volatile uint8_t  Resv_21008[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L;   /* ISC Region 16 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H;   /* ISC Region 16 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L;   /* ISC Region 16 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H;   /* ISC Region 16 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL;   /* ISC Region 17 Control Register */
    volatile uint8_t  Resv_21040[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L;   /* ISC Region 17 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H;   /* ISC Region 17 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L;   /* ISC Region 17 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H;   /* ISC Region 17 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL;   /* ISC Region 18 Control Register */
    volatile uint8_t  Resv_21072[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L;   /* ISC Region 18 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H;   /* ISC Region 18 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L;   /* ISC Region 18 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H;   /* ISC Region 18 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL;   /* ISC Region 19 Control Register */
    volatile uint8_t  Resv_21104[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L;   /* ISC Region 19 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H;   /* ISC Region 19 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L;   /* ISC Region 19 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H;   /* ISC Region 19 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL;   /* ISC Region 20 Control Register */
    volatile uint8_t  Resv_21136[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L;   /* ISC Region 20 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H;   /* ISC Region 20 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L;   /* ISC Region 20 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H;   /* ISC Region 20 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL;   /* ISC Region 21 Control Register */
    volatile uint8_t  Resv_21168[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L;   /* ISC Region 21 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H;   /* ISC Region 21 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L;   /* ISC Region 21 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H;   /* ISC Region 21 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL;   /* ISC Region 22 Control Register */
    volatile uint8_t  Resv_21200[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L;   /* ISC Region 22 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H;   /* ISC Region 22 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L;   /* ISC Region 22 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H;   /* ISC Region 22 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL;   /* ISC Region 23 Control Register */
    volatile uint8_t  Resv_21232[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L;   /* ISC Region 23 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H;   /* ISC Region 23 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L;   /* ISC Region 23 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H;   /* ISC Region 23 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL;   /* ISC Region 24 Control Register */
    volatile uint8_t  Resv_21264[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L;   /* ISC Region 24 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H;   /* ISC Region 24 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L;   /* ISC Region 24 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H;   /* ISC Region 24 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL;   /* ISC Region 25 Control Register */
    volatile uint8_t  Resv_21296[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L;   /* ISC Region 25 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H;   /* ISC Region 25 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L;   /* ISC Region 25 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H;   /* ISC Region 25 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL;   /* ISC Region 26 Control Register */
    volatile uint8_t  Resv_21328[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L;   /* ISC Region 26 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H;   /* ISC Region 26 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L;   /* ISC Region 26 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H;   /* ISC Region 26 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL;   /* ISC Region 27 Control Register */
    volatile uint8_t  Resv_21360[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L;   /* ISC Region 27 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H;   /* ISC Region 27 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L;   /* ISC Region 27 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H;   /* ISC Region 27 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL;   /* ISC Region 28 Control Register */
    volatile uint8_t  Resv_21392[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L;   /* ISC Region 28 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H;   /* ISC Region 28 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L;   /* ISC Region 28 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H;   /* ISC Region 28 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL;   /* ISC Region 29 Control Register */
    volatile uint8_t  Resv_21424[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L;   /* ISC Region 29 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H;   /* ISC Region 29 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L;   /* ISC Region 29 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H;   /* ISC Region 29 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL;   /* ISC Region 30 Control Register */
    volatile uint8_t  Resv_21456[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L;   /* ISC Region 30 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H;   /* ISC Region 30 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L;   /* ISC Region 30 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H;   /* ISC Region 30 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL;   /* ISC Region 31 Control Register */
    volatile uint8_t  Resv_21488[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L;   /* ISC Region 31 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H;   /* ISC Region 31 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L;   /* ISC Region 31 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H;   /* ISC Region 31 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL;   /* ISC Region 32 Control Register */
    volatile uint8_t  Resv_21520[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L;   /* ISC Region 32 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H;   /* ISC Region 32 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L;   /* ISC Region 32 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H;   /* ISC Region 32 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL;   /* ISC Region 33 Control Register */
    volatile uint8_t  Resv_21552[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L;   /* ISC Region 33 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H;   /* ISC Region 33 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L;   /* ISC Region 33 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H;   /* ISC Region 33 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL;   /* ISC Region 34 Control Register */
    volatile uint8_t  Resv_21584[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L;   /* ISC Region 34 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H;   /* ISC Region 34 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L;   /* ISC Region 34 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H;   /* ISC Region 34 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL;   /* ISC Region 35 Control Register */
    volatile uint8_t  Resv_21616[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L;   /* ISC Region 35 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H;   /* ISC Region 35 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L;   /* ISC Region 35 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H;   /* ISC Region 35 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL;   /* ISC Region 36 Control Register */
    volatile uint8_t  Resv_21648[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L;   /* ISC Region 36 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H;   /* ISC Region 36 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L;   /* ISC Region 36 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H;   /* ISC Region 36 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL;   /* ISC Region 37 Control Register */
    volatile uint8_t  Resv_21680[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L;   /* ISC Region 37 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H;   /* ISC Region 37 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L;   /* ISC Region 37 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H;   /* ISC Region 37 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL;   /* ISC Region 38 Control Register */
    volatile uint8_t  Resv_21712[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L;   /* ISC Region 38 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H;   /* ISC Region 38 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L;   /* ISC Region 38 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H;   /* ISC Region 38 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL;   /* ISC Region 39 Control Register */
    volatile uint8_t  Resv_21744[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L;   /* ISC Region 39 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H;   /* ISC Region 39 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L;   /* ISC Region 39 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H;   /* ISC Region 39 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL;   /* ISC Region 40 Control Register */
    volatile uint8_t  Resv_21776[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L;   /* ISC Region 40 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H;   /* ISC Region 40 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L;   /* ISC Region 40 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H;   /* ISC Region 40 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL;   /* ISC Region 41 Control Register */
    volatile uint8_t  Resv_21808[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L;   /* ISC Region 41 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H;   /* ISC Region 41 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L;   /* ISC Region 41 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H;   /* ISC Region 41 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL;   /* ISC Region 42 Control Register */
    volatile uint8_t  Resv_21840[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L;   /* ISC Region 42 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H;   /* ISC Region 42 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L;   /* ISC Region 42 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H;   /* ISC Region 42 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL;   /* ISC Region 43 Control Register */
    volatile uint8_t  Resv_21872[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L;   /* ISC Region 43 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H;   /* ISC Region 43 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L;   /* ISC Region 43 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H;   /* ISC Region 43 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL;   /* ISC Region 44 Control Register */
    volatile uint8_t  Resv_21904[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L;   /* ISC Region 44 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H;   /* ISC Region 44 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L;   /* ISC Region 44 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H;   /* ISC Region 44 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL;   /* ISC Region 45 Control Register */
    volatile uint8_t  Resv_21936[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L;   /* ISC Region 45 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H;   /* ISC Region 45 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L;   /* ISC Region 45 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H;   /* ISC Region 45 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL;   /* ISC Region 46 Control Register */
    volatile uint8_t  Resv_21968[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L;   /* ISC Region 46 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H;   /* ISC Region 46 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L;   /* ISC Region 46 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H;   /* ISC Region 46 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL;   /* ISC Region 47 Control Register */
    volatile uint8_t  Resv_22000[12];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L;   /* ISC Region 47 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H;   /* ISC Region 47 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L;   /* ISC Region 47 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H;   /* ISC Region 47 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_22528[508];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_22544[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_22576[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_22608[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_22640[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL;   /* ISC Region 4 Control Register */
    volatile uint8_t  Resv_22672[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L;   /* ISC Region 4 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H;   /* ISC Region 4 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L;   /* ISC Region 4 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H;   /* ISC Region 4 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL;   /* ISC Region 5 Control Register */
    volatile uint8_t  Resv_22704[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L;   /* ISC Region 5 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H;   /* ISC Region 5 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L;   /* ISC Region 5 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H;   /* ISC Region 5 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL;   /* ISC Region 6 Control Register */
    volatile uint8_t  Resv_22736[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L;   /* ISC Region 6 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H;   /* ISC Region 6 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L;   /* ISC Region 6 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H;   /* ISC Region 6 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL;   /* ISC Region 7 Control Register */
    volatile uint8_t  Resv_22768[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L;   /* ISC Region 7 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H;   /* ISC Region 7 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L;   /* ISC Region 7 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H;   /* ISC Region 7 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL;   /* ISC Region 8 Control Register */
    volatile uint8_t  Resv_22800[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L;   /* ISC Region 8 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H;   /* ISC Region 8 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L;   /* ISC Region 8 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H;   /* ISC Region 8 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL;   /* ISC Region 9 Control Register */
    volatile uint8_t  Resv_22832[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L;   /* ISC Region 9 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H;   /* ISC Region 9 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L;   /* ISC Region 9 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H;   /* ISC Region 9 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL;   /* ISC Region 10 Control Register */
    volatile uint8_t  Resv_22864[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L;   /* ISC Region 10 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H;   /* ISC Region 10 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L;   /* ISC Region 10 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H;   /* ISC Region 10 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL;   /* ISC Region 11 Control Register */
    volatile uint8_t  Resv_22896[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L;   /* ISC Region 11 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H;   /* ISC Region 11 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L;   /* ISC Region 11 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H;   /* ISC Region 11 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL;   /* ISC Region 12 Control Register */
    volatile uint8_t  Resv_22928[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L;   /* ISC Region 12 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H;   /* ISC Region 12 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L;   /* ISC Region 12 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H;   /* ISC Region 12 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL;   /* ISC Region 13 Control Register */
    volatile uint8_t  Resv_22960[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L;   /* ISC Region 13 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H;   /* ISC Region 13 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L;   /* ISC Region 13 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H;   /* ISC Region 13 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL;   /* ISC Region 14 Control Register */
    volatile uint8_t  Resv_22992[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L;   /* ISC Region 14 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H;   /* ISC Region 14 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L;   /* ISC Region 14 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H;   /* ISC Region 14 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL;   /* ISC Region 15 Control Register */
    volatile uint8_t  Resv_23024[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L;   /* ISC Region 15 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H;   /* ISC Region 15 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L;   /* ISC Region 15 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H;   /* ISC Region 15 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL;   /* ISC Region 16 Control Register */
    volatile uint8_t  Resv_23056[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L;   /* ISC Region 16 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H;   /* ISC Region 16 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L;   /* ISC Region 16 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H;   /* ISC Region 16 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL;   /* ISC Region 17 Control Register */
    volatile uint8_t  Resv_23088[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L;   /* ISC Region 17 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H;   /* ISC Region 17 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L;   /* ISC Region 17 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H;   /* ISC Region 17 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL;   /* ISC Region 18 Control Register */
    volatile uint8_t  Resv_23120[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L;   /* ISC Region 18 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H;   /* ISC Region 18 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L;   /* ISC Region 18 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H;   /* ISC Region 18 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL;   /* ISC Region 19 Control Register */
    volatile uint8_t  Resv_23152[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L;   /* ISC Region 19 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H;   /* ISC Region 19 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L;   /* ISC Region 19 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H;   /* ISC Region 19 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL;   /* ISC Region 20 Control Register */
    volatile uint8_t  Resv_23184[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L;   /* ISC Region 20 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H;   /* ISC Region 20 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L;   /* ISC Region 20 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H;   /* ISC Region 20 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL;   /* ISC Region 21 Control Register */
    volatile uint8_t  Resv_23216[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L;   /* ISC Region 21 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H;   /* ISC Region 21 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L;   /* ISC Region 21 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H;   /* ISC Region 21 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL;   /* ISC Region 22 Control Register */
    volatile uint8_t  Resv_23248[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L;   /* ISC Region 22 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H;   /* ISC Region 22 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L;   /* ISC Region 22 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H;   /* ISC Region 22 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL;   /* ISC Region 23 Control Register */
    volatile uint8_t  Resv_23280[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L;   /* ISC Region 23 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H;   /* ISC Region 23 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L;   /* ISC Region 23 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H;   /* ISC Region 23 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL;   /* ISC Region 24 Control Register */
    volatile uint8_t  Resv_23312[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L;   /* ISC Region 24 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H;   /* ISC Region 24 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L;   /* ISC Region 24 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H;   /* ISC Region 24 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL;   /* ISC Region 25 Control Register */
    volatile uint8_t  Resv_23344[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L;   /* ISC Region 25 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H;   /* ISC Region 25 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L;   /* ISC Region 25 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H;   /* ISC Region 25 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL;   /* ISC Region 26 Control Register */
    volatile uint8_t  Resv_23376[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L;   /* ISC Region 26 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H;   /* ISC Region 26 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L;   /* ISC Region 26 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H;   /* ISC Region 26 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL;   /* ISC Region 27 Control Register */
    volatile uint8_t  Resv_23408[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L;   /* ISC Region 27 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H;   /* ISC Region 27 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L;   /* ISC Region 27 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H;   /* ISC Region 27 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL;   /* ISC Region 28 Control Register */
    volatile uint8_t  Resv_23440[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L;   /* ISC Region 28 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H;   /* ISC Region 28 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L;   /* ISC Region 28 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H;   /* ISC Region 28 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL;   /* ISC Region 29 Control Register */
    volatile uint8_t  Resv_23472[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L;   /* ISC Region 29 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H;   /* ISC Region 29 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L;   /* ISC Region 29 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H;   /* ISC Region 29 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL;   /* ISC Region 30 Control Register */
    volatile uint8_t  Resv_23504[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L;   /* ISC Region 30 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H;   /* ISC Region 30 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L;   /* ISC Region 30 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H;   /* ISC Region 30 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL;   /* ISC Region 31 Control Register */
    volatile uint8_t  Resv_23536[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L;   /* ISC Region 31 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H;   /* ISC Region 31 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L;   /* ISC Region 31 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H;   /* ISC Region 31 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL;   /* ISC Region 32 Control Register */
    volatile uint8_t  Resv_23568[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L;   /* ISC Region 32 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H;   /* ISC Region 32 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L;   /* ISC Region 32 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H;   /* ISC Region 32 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL;   /* ISC Region 33 Control Register */
    volatile uint8_t  Resv_23600[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L;   /* ISC Region 33 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H;   /* ISC Region 33 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L;   /* ISC Region 33 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H;   /* ISC Region 33 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL;   /* ISC Region 34 Control Register */
    volatile uint8_t  Resv_23632[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L;   /* ISC Region 34 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H;   /* ISC Region 34 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L;   /* ISC Region 34 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H;   /* ISC Region 34 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL;   /* ISC Region 35 Control Register */
    volatile uint8_t  Resv_23664[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L;   /* ISC Region 35 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H;   /* ISC Region 35 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L;   /* ISC Region 35 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H;   /* ISC Region 35 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL;   /* ISC Region 36 Control Register */
    volatile uint8_t  Resv_23696[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L;   /* ISC Region 36 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H;   /* ISC Region 36 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L;   /* ISC Region 36 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H;   /* ISC Region 36 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL;   /* ISC Region 37 Control Register */
    volatile uint8_t  Resv_23728[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L;   /* ISC Region 37 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H;   /* ISC Region 37 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L;   /* ISC Region 37 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H;   /* ISC Region 37 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL;   /* ISC Region 38 Control Register */
    volatile uint8_t  Resv_23760[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L;   /* ISC Region 38 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H;   /* ISC Region 38 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L;   /* ISC Region 38 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H;   /* ISC Region 38 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL;   /* ISC Region 39 Control Register */
    volatile uint8_t  Resv_23792[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L;   /* ISC Region 39 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H;   /* ISC Region 39 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L;   /* ISC Region 39 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H;   /* ISC Region 39 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL;   /* ISC Region 40 Control Register */
    volatile uint8_t  Resv_23824[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L;   /* ISC Region 40 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H;   /* ISC Region 40 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L;   /* ISC Region 40 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H;   /* ISC Region 40 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL;   /* ISC Region 41 Control Register */
    volatile uint8_t  Resv_23856[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L;   /* ISC Region 41 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H;   /* ISC Region 41 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L;   /* ISC Region 41 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H;   /* ISC Region 41 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL;   /* ISC Region 42 Control Register */
    volatile uint8_t  Resv_23888[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L;   /* ISC Region 42 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H;   /* ISC Region 42 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L;   /* ISC Region 42 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H;   /* ISC Region 42 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL;   /* ISC Region 43 Control Register */
    volatile uint8_t  Resv_23920[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L;   /* ISC Region 43 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H;   /* ISC Region 43 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L;   /* ISC Region 43 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H;   /* ISC Region 43 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL;   /* ISC Region 44 Control Register */
    volatile uint8_t  Resv_23952[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L;   /* ISC Region 44 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H;   /* ISC Region 44 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L;   /* ISC Region 44 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H;   /* ISC Region 44 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL;   /* ISC Region 45 Control Register */
    volatile uint8_t  Resv_23984[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L;   /* ISC Region 45 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H;   /* ISC Region 45 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L;   /* ISC Region 45 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H;   /* ISC Region 45 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL;   /* ISC Region 46 Control Register */
    volatile uint8_t  Resv_24016[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L;   /* ISC Region 46 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H;   /* ISC Region 46 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L;   /* ISC Region 46 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H;   /* ISC Region 46 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL;   /* ISC Region 47 Control Register */
    volatile uint8_t  Resv_24048[12];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L;   /* ISC Region 47 Start Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H;   /* ISC Region 47 Start Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L;   /* ISC Region 47 End Address Low Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H;   /* ISC Region 47 End Address High Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_24576[508];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_24592[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_24624[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_24656[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_24688[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL;   /* ISC Region 4 Control Register */
    volatile uint8_t  Resv_24720[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L;   /* ISC Region 4 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H;   /* ISC Region 4 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L;   /* ISC Region 4 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H;   /* ISC Region 4 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL;   /* ISC Region 5 Control Register */
    volatile uint8_t  Resv_24752[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L;   /* ISC Region 5 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H;   /* ISC Region 5 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L;   /* ISC Region 5 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H;   /* ISC Region 5 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL;   /* ISC Region 6 Control Register */
    volatile uint8_t  Resv_24784[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L;   /* ISC Region 6 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H;   /* ISC Region 6 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L;   /* ISC Region 6 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H;   /* ISC Region 6 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL;   /* ISC Region 7 Control Register */
    volatile uint8_t  Resv_24816[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L;   /* ISC Region 7 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H;   /* ISC Region 7 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L;   /* ISC Region 7 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H;   /* ISC Region 7 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL;   /* ISC Region 8 Control Register */
    volatile uint8_t  Resv_24848[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L;   /* ISC Region 8 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H;   /* ISC Region 8 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L;   /* ISC Region 8 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H;   /* ISC Region 8 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL;   /* ISC Region 9 Control Register */
    volatile uint8_t  Resv_24880[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L;   /* ISC Region 9 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H;   /* ISC Region 9 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L;   /* ISC Region 9 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H;   /* ISC Region 9 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL;   /* ISC Region 10 Control Register */
    volatile uint8_t  Resv_24912[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L;   /* ISC Region 10 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H;   /* ISC Region 10 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L;   /* ISC Region 10 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H;   /* ISC Region 10 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL;   /* ISC Region 11 Control Register */
    volatile uint8_t  Resv_24944[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L;   /* ISC Region 11 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H;   /* ISC Region 11 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L;   /* ISC Region 11 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H;   /* ISC Region 11 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL;   /* ISC Region 12 Control Register */
    volatile uint8_t  Resv_24976[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L;   /* ISC Region 12 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H;   /* ISC Region 12 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L;   /* ISC Region 12 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H;   /* ISC Region 12 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL;   /* ISC Region 13 Control Register */
    volatile uint8_t  Resv_25008[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L;   /* ISC Region 13 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H;   /* ISC Region 13 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L;   /* ISC Region 13 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H;   /* ISC Region 13 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL;   /* ISC Region 14 Control Register */
    volatile uint8_t  Resv_25040[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L;   /* ISC Region 14 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H;   /* ISC Region 14 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L;   /* ISC Region 14 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H;   /* ISC Region 14 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL;   /* ISC Region 15 Control Register */
    volatile uint8_t  Resv_25072[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L;   /* ISC Region 15 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H;   /* ISC Region 15 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L;   /* ISC Region 15 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H;   /* ISC Region 15 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL;   /* ISC Region 16 Control Register */
    volatile uint8_t  Resv_25104[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L;   /* ISC Region 16 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H;   /* ISC Region 16 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L;   /* ISC Region 16 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H;   /* ISC Region 16 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL;   /* ISC Region 17 Control Register */
    volatile uint8_t  Resv_25136[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L;   /* ISC Region 17 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H;   /* ISC Region 17 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L;   /* ISC Region 17 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H;   /* ISC Region 17 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL;   /* ISC Region 18 Control Register */
    volatile uint8_t  Resv_25168[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L;   /* ISC Region 18 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H;   /* ISC Region 18 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L;   /* ISC Region 18 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H;   /* ISC Region 18 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL;   /* ISC Region 19 Control Register */
    volatile uint8_t  Resv_25200[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L;   /* ISC Region 19 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H;   /* ISC Region 19 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L;   /* ISC Region 19 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H;   /* ISC Region 19 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL;   /* ISC Region 20 Control Register */
    volatile uint8_t  Resv_25232[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L;   /* ISC Region 20 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H;   /* ISC Region 20 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L;   /* ISC Region 20 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H;   /* ISC Region 20 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL;   /* ISC Region 21 Control Register */
    volatile uint8_t  Resv_25264[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L;   /* ISC Region 21 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H;   /* ISC Region 21 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L;   /* ISC Region 21 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H;   /* ISC Region 21 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL;   /* ISC Region 22 Control Register */
    volatile uint8_t  Resv_25296[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L;   /* ISC Region 22 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H;   /* ISC Region 22 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L;   /* ISC Region 22 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H;   /* ISC Region 22 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL;   /* ISC Region 23 Control Register */
    volatile uint8_t  Resv_25328[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L;   /* ISC Region 23 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H;   /* ISC Region 23 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L;   /* ISC Region 23 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H;   /* ISC Region 23 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL;   /* ISC Region 24 Control Register */
    volatile uint8_t  Resv_25360[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L;   /* ISC Region 24 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H;   /* ISC Region 24 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L;   /* ISC Region 24 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H;   /* ISC Region 24 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL;   /* ISC Region 25 Control Register */
    volatile uint8_t  Resv_25392[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L;   /* ISC Region 25 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H;   /* ISC Region 25 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L;   /* ISC Region 25 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H;   /* ISC Region 25 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL;   /* ISC Region 26 Control Register */
    volatile uint8_t  Resv_25424[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L;   /* ISC Region 26 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H;   /* ISC Region 26 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L;   /* ISC Region 26 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H;   /* ISC Region 26 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL;   /* ISC Region 27 Control Register */
    volatile uint8_t  Resv_25456[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L;   /* ISC Region 27 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H;   /* ISC Region 27 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L;   /* ISC Region 27 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H;   /* ISC Region 27 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL;   /* ISC Region 28 Control Register */
    volatile uint8_t  Resv_25488[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L;   /* ISC Region 28 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H;   /* ISC Region 28 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L;   /* ISC Region 28 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H;   /* ISC Region 28 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL;   /* ISC Region 29 Control Register */
    volatile uint8_t  Resv_25520[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L;   /* ISC Region 29 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H;   /* ISC Region 29 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L;   /* ISC Region 29 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H;   /* ISC Region 29 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL;   /* ISC Region 30 Control Register */
    volatile uint8_t  Resv_25552[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L;   /* ISC Region 30 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H;   /* ISC Region 30 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L;   /* ISC Region 30 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H;   /* ISC Region 30 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL;   /* ISC Region 31 Control Register */
    volatile uint8_t  Resv_25584[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L;   /* ISC Region 31 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H;   /* ISC Region 31 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L;   /* ISC Region 31 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H;   /* ISC Region 31 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL;   /* ISC Region 32 Control Register */
    volatile uint8_t  Resv_25616[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L;   /* ISC Region 32 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H;   /* ISC Region 32 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L;   /* ISC Region 32 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H;   /* ISC Region 32 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL;   /* ISC Region 33 Control Register */
    volatile uint8_t  Resv_25648[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L;   /* ISC Region 33 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H;   /* ISC Region 33 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L;   /* ISC Region 33 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H;   /* ISC Region 33 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL;   /* ISC Region 34 Control Register */
    volatile uint8_t  Resv_25680[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L;   /* ISC Region 34 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H;   /* ISC Region 34 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L;   /* ISC Region 34 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H;   /* ISC Region 34 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL;   /* ISC Region 35 Control Register */
    volatile uint8_t  Resv_25712[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L;   /* ISC Region 35 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H;   /* ISC Region 35 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L;   /* ISC Region 35 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H;   /* ISC Region 35 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL;   /* ISC Region 36 Control Register */
    volatile uint8_t  Resv_25744[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L;   /* ISC Region 36 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H;   /* ISC Region 36 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L;   /* ISC Region 36 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H;   /* ISC Region 36 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL;   /* ISC Region 37 Control Register */
    volatile uint8_t  Resv_25776[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L;   /* ISC Region 37 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H;   /* ISC Region 37 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L;   /* ISC Region 37 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H;   /* ISC Region 37 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL;   /* ISC Region 38 Control Register */
    volatile uint8_t  Resv_25808[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L;   /* ISC Region 38 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H;   /* ISC Region 38 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L;   /* ISC Region 38 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H;   /* ISC Region 38 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL;   /* ISC Region 39 Control Register */
    volatile uint8_t  Resv_25840[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L;   /* ISC Region 39 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H;   /* ISC Region 39 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L;   /* ISC Region 39 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H;   /* ISC Region 39 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL;   /* ISC Region 40 Control Register */
    volatile uint8_t  Resv_25872[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L;   /* ISC Region 40 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H;   /* ISC Region 40 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L;   /* ISC Region 40 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H;   /* ISC Region 40 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL;   /* ISC Region 41 Control Register */
    volatile uint8_t  Resv_25904[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L;   /* ISC Region 41 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H;   /* ISC Region 41 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L;   /* ISC Region 41 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H;   /* ISC Region 41 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL;   /* ISC Region 42 Control Register */
    volatile uint8_t  Resv_25936[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L;   /* ISC Region 42 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H;   /* ISC Region 42 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L;   /* ISC Region 42 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H;   /* ISC Region 42 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL;   /* ISC Region 43 Control Register */
    volatile uint8_t  Resv_25968[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L;   /* ISC Region 43 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H;   /* ISC Region 43 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L;   /* ISC Region 43 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H;   /* ISC Region 43 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL;   /* ISC Region 44 Control Register */
    volatile uint8_t  Resv_26000[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L;   /* ISC Region 44 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H;   /* ISC Region 44 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L;   /* ISC Region 44 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H;   /* ISC Region 44 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL;   /* ISC Region 45 Control Register */
    volatile uint8_t  Resv_26032[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L;   /* ISC Region 45 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H;   /* ISC Region 45 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L;   /* ISC Region 45 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H;   /* ISC Region 45 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL;   /* ISC Region 46 Control Register */
    volatile uint8_t  Resv_26064[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L;   /* ISC Region 46 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H;   /* ISC Region 46 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L;   /* ISC Region 46 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H;   /* ISC Region 46 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL;   /* ISC Region 47 Control Register */
    volatile uint8_t  Resv_26096[12];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L;   /* ISC Region 47 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H;   /* ISC Region 47 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L;   /* ISC Region 47 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H;   /* ISC Region 47 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_26624[508];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_26640[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_26672[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_26704[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_26736[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL;   /* ISC Region 4 Control Register */
    volatile uint8_t  Resv_26768[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L;   /* ISC Region 4 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H;   /* ISC Region 4 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L;   /* ISC Region 4 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H;   /* ISC Region 4 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL;   /* ISC Region 5 Control Register */
    volatile uint8_t  Resv_26800[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L;   /* ISC Region 5 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H;   /* ISC Region 5 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L;   /* ISC Region 5 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H;   /* ISC Region 5 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL;   /* ISC Region 6 Control Register */
    volatile uint8_t  Resv_26832[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L;   /* ISC Region 6 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H;   /* ISC Region 6 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L;   /* ISC Region 6 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H;   /* ISC Region 6 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL;   /* ISC Region 7 Control Register */
    volatile uint8_t  Resv_26864[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L;   /* ISC Region 7 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H;   /* ISC Region 7 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L;   /* ISC Region 7 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H;   /* ISC Region 7 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL;   /* ISC Region 8 Control Register */
    volatile uint8_t  Resv_26896[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L;   /* ISC Region 8 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H;   /* ISC Region 8 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L;   /* ISC Region 8 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H;   /* ISC Region 8 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL;   /* ISC Region 9 Control Register */
    volatile uint8_t  Resv_26928[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L;   /* ISC Region 9 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H;   /* ISC Region 9 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L;   /* ISC Region 9 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H;   /* ISC Region 9 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL;   /* ISC Region 10 Control Register */
    volatile uint8_t  Resv_26960[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L;   /* ISC Region 10 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H;   /* ISC Region 10 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L;   /* ISC Region 10 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H;   /* ISC Region 10 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL;   /* ISC Region 11 Control Register */
    volatile uint8_t  Resv_26992[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L;   /* ISC Region 11 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H;   /* ISC Region 11 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L;   /* ISC Region 11 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H;   /* ISC Region 11 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL;   /* ISC Region 12 Control Register */
    volatile uint8_t  Resv_27024[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L;   /* ISC Region 12 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H;   /* ISC Region 12 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L;   /* ISC Region 12 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H;   /* ISC Region 12 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL;   /* ISC Region 13 Control Register */
    volatile uint8_t  Resv_27056[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L;   /* ISC Region 13 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H;   /* ISC Region 13 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L;   /* ISC Region 13 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H;   /* ISC Region 13 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL;   /* ISC Region 14 Control Register */
    volatile uint8_t  Resv_27088[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L;   /* ISC Region 14 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H;   /* ISC Region 14 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L;   /* ISC Region 14 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H;   /* ISC Region 14 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL;   /* ISC Region 15 Control Register */
    volatile uint8_t  Resv_27120[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L;   /* ISC Region 15 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H;   /* ISC Region 15 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L;   /* ISC Region 15 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H;   /* ISC Region 15 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL;   /* ISC Region 16 Control Register */
    volatile uint8_t  Resv_27152[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L;   /* ISC Region 16 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H;   /* ISC Region 16 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L;   /* ISC Region 16 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H;   /* ISC Region 16 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL;   /* ISC Region 17 Control Register */
    volatile uint8_t  Resv_27184[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L;   /* ISC Region 17 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H;   /* ISC Region 17 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L;   /* ISC Region 17 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H;   /* ISC Region 17 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL;   /* ISC Region 18 Control Register */
    volatile uint8_t  Resv_27216[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L;   /* ISC Region 18 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H;   /* ISC Region 18 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L;   /* ISC Region 18 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H;   /* ISC Region 18 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL;   /* ISC Region 19 Control Register */
    volatile uint8_t  Resv_27248[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L;   /* ISC Region 19 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H;   /* ISC Region 19 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L;   /* ISC Region 19 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H;   /* ISC Region 19 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL;   /* ISC Region 20 Control Register */
    volatile uint8_t  Resv_27280[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L;   /* ISC Region 20 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H;   /* ISC Region 20 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L;   /* ISC Region 20 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H;   /* ISC Region 20 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL;   /* ISC Region 21 Control Register */
    volatile uint8_t  Resv_27312[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L;   /* ISC Region 21 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H;   /* ISC Region 21 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L;   /* ISC Region 21 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H;   /* ISC Region 21 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL;   /* ISC Region 22 Control Register */
    volatile uint8_t  Resv_27344[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L;   /* ISC Region 22 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H;   /* ISC Region 22 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L;   /* ISC Region 22 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H;   /* ISC Region 22 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL;   /* ISC Region 23 Control Register */
    volatile uint8_t  Resv_27376[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L;   /* ISC Region 23 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H;   /* ISC Region 23 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L;   /* ISC Region 23 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H;   /* ISC Region 23 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL;   /* ISC Region 24 Control Register */
    volatile uint8_t  Resv_27408[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L;   /* ISC Region 24 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H;   /* ISC Region 24 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L;   /* ISC Region 24 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H;   /* ISC Region 24 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL;   /* ISC Region 25 Control Register */
    volatile uint8_t  Resv_27440[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L;   /* ISC Region 25 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H;   /* ISC Region 25 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L;   /* ISC Region 25 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H;   /* ISC Region 25 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL;   /* ISC Region 26 Control Register */
    volatile uint8_t  Resv_27472[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L;   /* ISC Region 26 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H;   /* ISC Region 26 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L;   /* ISC Region 26 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H;   /* ISC Region 26 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL;   /* ISC Region 27 Control Register */
    volatile uint8_t  Resv_27504[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L;   /* ISC Region 27 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H;   /* ISC Region 27 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L;   /* ISC Region 27 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H;   /* ISC Region 27 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL;   /* ISC Region 28 Control Register */
    volatile uint8_t  Resv_27536[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L;   /* ISC Region 28 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H;   /* ISC Region 28 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L;   /* ISC Region 28 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H;   /* ISC Region 28 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL;   /* ISC Region 29 Control Register */
    volatile uint8_t  Resv_27568[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L;   /* ISC Region 29 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H;   /* ISC Region 29 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L;   /* ISC Region 29 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H;   /* ISC Region 29 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL;   /* ISC Region 30 Control Register */
    volatile uint8_t  Resv_27600[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L;   /* ISC Region 30 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H;   /* ISC Region 30 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L;   /* ISC Region 30 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H;   /* ISC Region 30 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL;   /* ISC Region 31 Control Register */
    volatile uint8_t  Resv_27632[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L;   /* ISC Region 31 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H;   /* ISC Region 31 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L;   /* ISC Region 31 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H;   /* ISC Region 31 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL;   /* ISC Region 32 Control Register */
    volatile uint8_t  Resv_27664[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L;   /* ISC Region 32 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H;   /* ISC Region 32 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L;   /* ISC Region 32 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H;   /* ISC Region 32 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL;   /* ISC Region 33 Control Register */
    volatile uint8_t  Resv_27696[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L;   /* ISC Region 33 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H;   /* ISC Region 33 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L;   /* ISC Region 33 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H;   /* ISC Region 33 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL;   /* ISC Region 34 Control Register */
    volatile uint8_t  Resv_27728[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L;   /* ISC Region 34 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H;   /* ISC Region 34 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L;   /* ISC Region 34 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H;   /* ISC Region 34 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL;   /* ISC Region 35 Control Register */
    volatile uint8_t  Resv_27760[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L;   /* ISC Region 35 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H;   /* ISC Region 35 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L;   /* ISC Region 35 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H;   /* ISC Region 35 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL;   /* ISC Region 36 Control Register */
    volatile uint8_t  Resv_27792[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L;   /* ISC Region 36 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H;   /* ISC Region 36 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L;   /* ISC Region 36 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H;   /* ISC Region 36 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL;   /* ISC Region 37 Control Register */
    volatile uint8_t  Resv_27824[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L;   /* ISC Region 37 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H;   /* ISC Region 37 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L;   /* ISC Region 37 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H;   /* ISC Region 37 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL;   /* ISC Region 38 Control Register */
    volatile uint8_t  Resv_27856[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L;   /* ISC Region 38 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H;   /* ISC Region 38 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L;   /* ISC Region 38 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H;   /* ISC Region 38 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL;   /* ISC Region 39 Control Register */
    volatile uint8_t  Resv_27888[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L;   /* ISC Region 39 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H;   /* ISC Region 39 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L;   /* ISC Region 39 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H;   /* ISC Region 39 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL;   /* ISC Region 40 Control Register */
    volatile uint8_t  Resv_27920[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L;   /* ISC Region 40 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H;   /* ISC Region 40 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L;   /* ISC Region 40 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H;   /* ISC Region 40 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL;   /* ISC Region 41 Control Register */
    volatile uint8_t  Resv_27952[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L;   /* ISC Region 41 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H;   /* ISC Region 41 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L;   /* ISC Region 41 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H;   /* ISC Region 41 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL;   /* ISC Region 42 Control Register */
    volatile uint8_t  Resv_27984[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L;   /* ISC Region 42 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H;   /* ISC Region 42 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L;   /* ISC Region 42 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H;   /* ISC Region 42 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL;   /* ISC Region 43 Control Register */
    volatile uint8_t  Resv_28016[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L;   /* ISC Region 43 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H;   /* ISC Region 43 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L;   /* ISC Region 43 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H;   /* ISC Region 43 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL;   /* ISC Region 44 Control Register */
    volatile uint8_t  Resv_28048[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L;   /* ISC Region 44 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H;   /* ISC Region 44 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L;   /* ISC Region 44 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H;   /* ISC Region 44 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL;   /* ISC Region 45 Control Register */
    volatile uint8_t  Resv_28080[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L;   /* ISC Region 45 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H;   /* ISC Region 45 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L;   /* ISC Region 45 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H;   /* ISC Region 45 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL;   /* ISC Region 46 Control Register */
    volatile uint8_t  Resv_28112[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L;   /* ISC Region 46 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H;   /* ISC Region 46 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L;   /* ISC Region 46 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H;   /* ISC Region 46 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL;   /* ISC Region 47 Control Register */
    volatile uint8_t  Resv_28144[12];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L;   /* ISC Region 47 Start Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H;   /* ISC Region 47 Start Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L;   /* ISC Region 47 End Address Low Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H;   /* ISC Region 47 End Address High Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
} CSL_ac_cbass_iscRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL       (0x00000400U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L (0x00000410U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H (0x00000414U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L (0x00000418U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H (0x0000041CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL       (0x00000420U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L (0x00000430U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H (0x00000434U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L (0x00000438U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H (0x0000043CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL     (0x00000440U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL       (0x00000800U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L (0x00000810U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H (0x00000814U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L (0x00000818U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H (0x0000081CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL       (0x00000820U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L (0x00000830U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H (0x00000834U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L (0x00000838U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H (0x0000083CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL     (0x00000840U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL      (0x00000C00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L (0x00000C10U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H (0x00000C14U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L (0x00000C18U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H (0x00000C1CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL      (0x00000C20U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L (0x00000C30U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H (0x00000C34U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L (0x00000C38U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H (0x00000C3CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL      (0x00000C40U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L (0x00000C50U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_H (0x00000C54U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L (0x00000C58U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_H (0x00000C5CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL      (0x00000C60U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L (0x00000C70U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_H (0x00000C74U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L (0x00000C78U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_H (0x00000C7CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL      (0x00000C80U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L (0x00000C90U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_H (0x00000C94U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L (0x00000C98U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_H (0x00000C9CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL    (0x00000CA0U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL      (0x00001000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L (0x00001010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H (0x00001014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L (0x00001018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H (0x0000101CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL      (0x00001020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L (0x00001030U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H (0x00001034U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L (0x00001038U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H (0x0000103CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL      (0x00001040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L (0x00001050U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_H (0x00001054U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L (0x00001058U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_H (0x0000105CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL      (0x00001060U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L (0x00001070U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_H (0x00001074U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L (0x00001078U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_H (0x0000107CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL      (0x00001080U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L (0x00001090U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_H (0x00001094U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L (0x00001098U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_H (0x0000109CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL    (0x000010A0U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL         (0x00001C00U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L (0x00001C10U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_H (0x00001C14U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L   (0x00001C18U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_H   (0x00001C1CU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL         (0x00001C20U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L (0x00001C30U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_H (0x00001C34U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L   (0x00001C38U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_H   (0x00001C3CU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL         (0x00001C40U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L (0x00001C50U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_H (0x00001C54U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L   (0x00001C58U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_H   (0x00001C5CU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL       (0x00001C60U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL  (0x00002000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L (0x00002010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H (0x00002014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L (0x00002018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H (0x0000201CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL  (0x00002020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L (0x00002030U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_H (0x00002034U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L (0x00002038U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_H (0x0000203CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL  (0x00002040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L (0x00002050U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_H (0x00002054U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L (0x00002058U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_H (0x0000205CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL  (0x00002060U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L (0x00002070U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_H (0x00002074U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L (0x00002078U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_H (0x0000207CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL  (0x00002080U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L (0x00002090U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_H (0x00002094U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L (0x00002098U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_H (0x0000209CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL  (0x000020A0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L (0x000020B0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_H (0x000020B4U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L (0x000020B8U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_H (0x000020BCU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL  (0x000020C0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L (0x000020D0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_H (0x000020D4U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L (0x000020D8U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_H (0x000020DCU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL  (0x000020E0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L (0x000020F0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_H (0x000020F4U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L (0x000020F8U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_H (0x000020FCU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL  (0x00002100U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L (0x00002110U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_H (0x00002114U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L (0x00002118U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_H (0x0000211CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL  (0x00002120U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L (0x00002130U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_H (0x00002134U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L (0x00002138U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_H (0x0000213CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL (0x00002140U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL (0x00002400U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L (0x00002410U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_H (0x00002414U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L (0x00002418U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_H (0x0000241CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL (0x00002420U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L (0x00002430U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_H (0x00002434U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L (0x00002438U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_H (0x0000243CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL (0x00002440U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L (0x00002450U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_H (0x00002454U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L (0x00002458U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_H (0x0000245CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL (0x00002460U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L (0x00002470U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_H (0x00002474U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L (0x00002478U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_H (0x0000247CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL (0x00002480U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L (0x00002490U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_H (0x00002494U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L (0x00002498U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_H (0x0000249CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL (0x000024A0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L (0x000024B0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_H (0x000024B4U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L (0x000024B8U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_H (0x000024BCU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL (0x000024C0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L (0x000024D0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_H (0x000024D4U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L (0x000024D8U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_H (0x000024DCU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL (0x000024E0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L (0x000024F0U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_H (0x000024F4U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L (0x000024F8U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_H (0x000024FCU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL (0x00002500U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L (0x00002510U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_H (0x00002514U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L (0x00002518U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_H (0x0000251CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL (0x00002520U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L (0x00002530U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_H (0x00002534U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L (0x00002538U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_H (0x0000253CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL (0x00002540U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL (0x00005000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L (0x00005010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H (0x00005014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L (0x00005018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H (0x0000501CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL (0x00005020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L (0x00005030U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H (0x00005034U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L (0x00005038U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H (0x0000503CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL (0x00005040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L (0x00005050U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H (0x00005054U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L (0x00005058U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H (0x0000505CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL (0x00005060U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L (0x00005070U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H (0x00005074U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L (0x00005078U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H (0x0000507CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL (0x00005080U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L (0x00005090U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H (0x00005094U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L (0x00005098U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H (0x0000509CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL (0x000050A0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L (0x000050B0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H (0x000050B4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L (0x000050B8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H (0x000050BCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL (0x000050C0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L (0x000050D0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H (0x000050D4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L (0x000050D8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H (0x000050DCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL (0x000050E0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L (0x000050F0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H (0x000050F4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L (0x000050F8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H (0x000050FCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL (0x00005100U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L (0x00005110U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H (0x00005114U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L (0x00005118U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H (0x0000511CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL (0x00005120U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L (0x00005130U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H (0x00005134U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L (0x00005138U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H (0x0000513CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL (0x00005140U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L (0x00005150U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H (0x00005154U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L (0x00005158U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H (0x0000515CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL (0x00005160U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L (0x00005170U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H (0x00005174U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L (0x00005178U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H (0x0000517CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL (0x00005180U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L (0x00005190U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H (0x00005194U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L (0x00005198U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H (0x0000519CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL (0x000051A0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L (0x000051B0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H (0x000051B4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L (0x000051B8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H (0x000051BCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL (0x000051C0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L (0x000051D0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H (0x000051D4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L (0x000051D8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H (0x000051DCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL (0x000051E0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L (0x000051F0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H (0x000051F4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L (0x000051F8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H (0x000051FCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL (0x00005200U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L (0x00005210U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H (0x00005214U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L (0x00005218U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H (0x0000521CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL (0x00005220U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L (0x00005230U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H (0x00005234U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L (0x00005238U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H (0x0000523CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL (0x00005240U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L (0x00005250U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H (0x00005254U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L (0x00005258U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H (0x0000525CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL (0x00005260U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L (0x00005270U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H (0x00005274U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L (0x00005278U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H (0x0000527CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL (0x00005280U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L (0x00005290U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H (0x00005294U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L (0x00005298U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H (0x0000529CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL (0x000052A0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L (0x000052B0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H (0x000052B4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L (0x000052B8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H (0x000052BCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL (0x000052C0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L (0x000052D0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H (0x000052D4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L (0x000052D8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H (0x000052DCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL (0x000052E0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L (0x000052F0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H (0x000052F4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L (0x000052F8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H (0x000052FCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL (0x00005300U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L (0x00005310U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H (0x00005314U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L (0x00005318U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H (0x0000531CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL (0x00005320U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L (0x00005330U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H (0x00005334U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L (0x00005338U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H (0x0000533CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL (0x00005340U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L (0x00005350U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H (0x00005354U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L (0x00005358U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H (0x0000535CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL (0x00005360U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L (0x00005370U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H (0x00005374U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L (0x00005378U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H (0x0000537CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL (0x00005380U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L (0x00005390U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H (0x00005394U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L (0x00005398U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H (0x0000539CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL (0x000053A0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L (0x000053B0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H (0x000053B4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L (0x000053B8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H (0x000053BCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL (0x000053C0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L (0x000053D0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H (0x000053D4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L (0x000053D8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H (0x000053DCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL (0x000053E0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L (0x000053F0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H (0x000053F4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L (0x000053F8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H (0x000053FCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL (0x00005400U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L (0x00005410U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H (0x00005414U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L (0x00005418U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H (0x0000541CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL (0x00005420U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L (0x00005430U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H (0x00005434U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L (0x00005438U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H (0x0000543CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL (0x00005440U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L (0x00005450U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H (0x00005454U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L (0x00005458U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H (0x0000545CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL (0x00005460U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L (0x00005470U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H (0x00005474U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L (0x00005478U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H (0x0000547CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL (0x00005480U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L (0x00005490U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H (0x00005494U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L (0x00005498U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H (0x0000549CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL (0x000054A0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L (0x000054B0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H (0x000054B4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L (0x000054B8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H (0x000054BCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL (0x000054C0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L (0x000054D0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H (0x000054D4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L (0x000054D8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H (0x000054DCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL (0x000054E0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L (0x000054F0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H (0x000054F4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L (0x000054F8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H (0x000054FCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL (0x00005500U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L (0x00005510U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H (0x00005514U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L (0x00005518U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H (0x0000551CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL (0x00005520U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L (0x00005530U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H (0x00005534U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L (0x00005538U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H (0x0000553CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL (0x00005540U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L (0x00005550U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H (0x00005554U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L (0x00005558U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H (0x0000555CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL (0x00005560U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L (0x00005570U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H (0x00005574U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L (0x00005578U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H (0x0000557CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL (0x00005580U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L (0x00005590U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H (0x00005594U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L (0x00005598U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H (0x0000559CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL (0x000055A0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L (0x000055B0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H (0x000055B4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L (0x000055B8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H (0x000055BCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL (0x000055C0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L (0x000055D0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H (0x000055D4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L (0x000055D8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H (0x000055DCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL (0x000055E0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L (0x000055F0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H (0x000055F4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L (0x000055F8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H (0x000055FCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL (0x00005600U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL (0x00005800U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L (0x00005810U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H (0x00005814U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L (0x00005818U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H (0x0000581CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL (0x00005820U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L (0x00005830U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H (0x00005834U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L (0x00005838U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H (0x0000583CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL (0x00005840U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L (0x00005850U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H (0x00005854U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L (0x00005858U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H (0x0000585CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL (0x00005860U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L (0x00005870U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H (0x00005874U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L (0x00005878U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H (0x0000587CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL (0x00005880U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L (0x00005890U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H (0x00005894U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L (0x00005898U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H (0x0000589CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL (0x000058A0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L (0x000058B0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H (0x000058B4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L (0x000058B8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H (0x000058BCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL (0x000058C0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L (0x000058D0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H (0x000058D4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L (0x000058D8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H (0x000058DCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL (0x000058E0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L (0x000058F0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H (0x000058F4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L (0x000058F8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H (0x000058FCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL (0x00005900U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L (0x00005910U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H (0x00005914U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L (0x00005918U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H (0x0000591CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL (0x00005920U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L (0x00005930U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H (0x00005934U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L (0x00005938U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H (0x0000593CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL (0x00005940U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L (0x00005950U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H (0x00005954U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L (0x00005958U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H (0x0000595CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL (0x00005960U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L (0x00005970U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H (0x00005974U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L (0x00005978U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H (0x0000597CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL (0x00005980U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L (0x00005990U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H (0x00005994U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L (0x00005998U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H (0x0000599CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL (0x000059A0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L (0x000059B0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H (0x000059B4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L (0x000059B8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H (0x000059BCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL (0x000059C0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L (0x000059D0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H (0x000059D4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L (0x000059D8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H (0x000059DCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL (0x000059E0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L (0x000059F0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H (0x000059F4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L (0x000059F8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H (0x000059FCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL (0x00005A00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L (0x00005A10U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H (0x00005A14U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L (0x00005A18U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H (0x00005A1CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL (0x00005A20U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L (0x00005A30U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H (0x00005A34U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L (0x00005A38U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H (0x00005A3CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL (0x00005A40U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L (0x00005A50U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H (0x00005A54U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L (0x00005A58U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H (0x00005A5CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL (0x00005A60U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L (0x00005A70U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H (0x00005A74U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L (0x00005A78U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H (0x00005A7CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL (0x00005A80U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L (0x00005A90U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H (0x00005A94U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L (0x00005A98U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H (0x00005A9CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL (0x00005AA0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L (0x00005AB0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H (0x00005AB4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L (0x00005AB8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H (0x00005ABCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL (0x00005AC0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L (0x00005AD0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H (0x00005AD4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L (0x00005AD8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H (0x00005ADCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL (0x00005AE0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L (0x00005AF0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H (0x00005AF4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L (0x00005AF8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H (0x00005AFCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL (0x00005B00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L (0x00005B10U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H (0x00005B14U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L (0x00005B18U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H (0x00005B1CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL (0x00005B20U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L (0x00005B30U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H (0x00005B34U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L (0x00005B38U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H (0x00005B3CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL (0x00005B40U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L (0x00005B50U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H (0x00005B54U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L (0x00005B58U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H (0x00005B5CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL (0x00005B60U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L (0x00005B70U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H (0x00005B74U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L (0x00005B78U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H (0x00005B7CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL (0x00005B80U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L (0x00005B90U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H (0x00005B94U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L (0x00005B98U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H (0x00005B9CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL (0x00005BA0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L (0x00005BB0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H (0x00005BB4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L (0x00005BB8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H (0x00005BBCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL (0x00005BC0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L (0x00005BD0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H (0x00005BD4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L (0x00005BD8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H (0x00005BDCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL (0x00005BE0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L (0x00005BF0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H (0x00005BF4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L (0x00005BF8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H (0x00005BFCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL (0x00005C00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L (0x00005C10U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H (0x00005C14U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L (0x00005C18U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H (0x00005C1CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL (0x00005C20U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L (0x00005C30U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H (0x00005C34U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L (0x00005C38U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H (0x00005C3CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL (0x00005C40U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L (0x00005C50U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H (0x00005C54U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L (0x00005C58U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H (0x00005C5CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL (0x00005C60U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L (0x00005C70U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H (0x00005C74U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L (0x00005C78U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H (0x00005C7CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL (0x00005C80U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L (0x00005C90U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H (0x00005C94U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L (0x00005C98U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H (0x00005C9CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL (0x00005CA0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L (0x00005CB0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H (0x00005CB4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L (0x00005CB8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H (0x00005CBCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL (0x00005CC0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L (0x00005CD0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H (0x00005CD4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L (0x00005CD8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H (0x00005CDCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL (0x00005CE0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L (0x00005CF0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H (0x00005CF4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L (0x00005CF8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H (0x00005CFCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL (0x00005D00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L (0x00005D10U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H (0x00005D14U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L (0x00005D18U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H (0x00005D1CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL (0x00005D20U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L (0x00005D30U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H (0x00005D34U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L (0x00005D38U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H (0x00005D3CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL (0x00005D40U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L (0x00005D50U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H (0x00005D54U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L (0x00005D58U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H (0x00005D5CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL (0x00005D60U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L (0x00005D70U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H (0x00005D74U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L (0x00005D78U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H (0x00005D7CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL (0x00005D80U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L (0x00005D90U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H (0x00005D94U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L (0x00005D98U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H (0x00005D9CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL (0x00005DA0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L (0x00005DB0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H (0x00005DB4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L (0x00005DB8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H (0x00005DBCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL (0x00005DC0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L (0x00005DD0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H (0x00005DD4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L (0x00005DD8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H (0x00005DDCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL (0x00005DE0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L (0x00005DF0U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H (0x00005DF4U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L (0x00005DF8U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H (0x00005DFCU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL (0x00005E00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL (0x00006000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L (0x00006010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H (0x00006014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L (0x00006018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H (0x0000601CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL (0x00006020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L (0x00006030U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H (0x00006034U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L (0x00006038U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H (0x0000603CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL (0x00006040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L (0x00006050U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H (0x00006054U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L (0x00006058U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H (0x0000605CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL (0x00006060U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L (0x00006070U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H (0x00006074U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L (0x00006078U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H (0x0000607CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL (0x00006080U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L (0x00006090U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H (0x00006094U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L (0x00006098U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H (0x0000609CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL (0x000060A0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L (0x000060B0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H (0x000060B4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L (0x000060B8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H (0x000060BCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL (0x000060C0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L (0x000060D0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H (0x000060D4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L (0x000060D8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H (0x000060DCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL (0x000060E0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L (0x000060F0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H (0x000060F4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L (0x000060F8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H (0x000060FCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL (0x00006100U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L (0x00006110U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H (0x00006114U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L (0x00006118U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H (0x0000611CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL (0x00006120U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L (0x00006130U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H (0x00006134U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L (0x00006138U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H (0x0000613CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL (0x00006140U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L (0x00006150U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H (0x00006154U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L (0x00006158U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H (0x0000615CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL (0x00006160U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L (0x00006170U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H (0x00006174U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L (0x00006178U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H (0x0000617CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL (0x00006180U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L (0x00006190U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H (0x00006194U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L (0x00006198U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H (0x0000619CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL (0x000061A0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L (0x000061B0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H (0x000061B4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L (0x000061B8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H (0x000061BCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL (0x000061C0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L (0x000061D0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H (0x000061D4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L (0x000061D8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H (0x000061DCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL (0x000061E0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L (0x000061F0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H (0x000061F4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L (0x000061F8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H (0x000061FCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL (0x00006200U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L (0x00006210U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H (0x00006214U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L (0x00006218U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H (0x0000621CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL (0x00006220U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L (0x00006230U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H (0x00006234U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L (0x00006238U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H (0x0000623CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL (0x00006240U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L (0x00006250U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H (0x00006254U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L (0x00006258U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H (0x0000625CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL (0x00006260U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L (0x00006270U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H (0x00006274U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L (0x00006278U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H (0x0000627CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL (0x00006280U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L (0x00006290U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H (0x00006294U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L (0x00006298U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H (0x0000629CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL (0x000062A0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L (0x000062B0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H (0x000062B4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L (0x000062B8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H (0x000062BCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL (0x000062C0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L (0x000062D0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H (0x000062D4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L (0x000062D8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H (0x000062DCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL (0x000062E0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L (0x000062F0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H (0x000062F4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L (0x000062F8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H (0x000062FCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL (0x00006300U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L (0x00006310U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H (0x00006314U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L (0x00006318U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H (0x0000631CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL (0x00006320U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L (0x00006330U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H (0x00006334U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L (0x00006338U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H (0x0000633CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL (0x00006340U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L (0x00006350U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H (0x00006354U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L (0x00006358U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H (0x0000635CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL (0x00006360U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L (0x00006370U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H (0x00006374U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L (0x00006378U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H (0x0000637CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL (0x00006380U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L (0x00006390U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H (0x00006394U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L (0x00006398U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H (0x0000639CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL (0x000063A0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L (0x000063B0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H (0x000063B4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L (0x000063B8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H (0x000063BCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL (0x000063C0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L (0x000063D0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H (0x000063D4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L (0x000063D8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H (0x000063DCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL (0x000063E0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L (0x000063F0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H (0x000063F4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L (0x000063F8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H (0x000063FCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL (0x00006400U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L (0x00006410U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H (0x00006414U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L (0x00006418U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H (0x0000641CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL (0x00006420U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L (0x00006430U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H (0x00006434U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L (0x00006438U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H (0x0000643CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL (0x00006440U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L (0x00006450U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H (0x00006454U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L (0x00006458U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H (0x0000645CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL (0x00006460U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L (0x00006470U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H (0x00006474U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L (0x00006478U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H (0x0000647CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL (0x00006480U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L (0x00006490U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H (0x00006494U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L (0x00006498U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H (0x0000649CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL (0x000064A0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L (0x000064B0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H (0x000064B4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L (0x000064B8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H (0x000064BCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL (0x000064C0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L (0x000064D0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H (0x000064D4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L (0x000064D8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H (0x000064DCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL (0x000064E0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L (0x000064F0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H (0x000064F4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L (0x000064F8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H (0x000064FCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL (0x00006500U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L (0x00006510U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H (0x00006514U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L (0x00006518U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H (0x0000651CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL (0x00006520U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L (0x00006530U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H (0x00006534U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L (0x00006538U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H (0x0000653CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL (0x00006540U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L (0x00006550U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H (0x00006554U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L (0x00006558U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H (0x0000655CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL (0x00006560U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L (0x00006570U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H (0x00006574U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L (0x00006578U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H (0x0000657CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL (0x00006580U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L (0x00006590U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H (0x00006594U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L (0x00006598U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H (0x0000659CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL (0x000065A0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L (0x000065B0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H (0x000065B4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L (0x000065B8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H (0x000065BCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL (0x000065C0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L (0x000065D0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H (0x000065D4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L (0x000065D8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H (0x000065DCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL (0x000065E0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L (0x000065F0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H (0x000065F4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L (0x000065F8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H (0x000065FCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL (0x00006600U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL (0x00006800U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L (0x00006810U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H (0x00006814U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L (0x00006818U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H (0x0000681CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL (0x00006820U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L (0x00006830U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H (0x00006834U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L (0x00006838U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H (0x0000683CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL (0x00006840U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L (0x00006850U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H (0x00006854U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L (0x00006858U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H (0x0000685CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL (0x00006860U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L (0x00006870U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H (0x00006874U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L (0x00006878U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H (0x0000687CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL (0x00006880U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L (0x00006890U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H (0x00006894U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L (0x00006898U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H (0x0000689CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL (0x000068A0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L (0x000068B0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H (0x000068B4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L (0x000068B8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H (0x000068BCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL (0x000068C0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L (0x000068D0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H (0x000068D4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L (0x000068D8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H (0x000068DCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL (0x000068E0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L (0x000068F0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H (0x000068F4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L (0x000068F8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H (0x000068FCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL (0x00006900U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L (0x00006910U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H (0x00006914U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L (0x00006918U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H (0x0000691CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL (0x00006920U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L (0x00006930U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H (0x00006934U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L (0x00006938U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H (0x0000693CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL (0x00006940U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L (0x00006950U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H (0x00006954U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L (0x00006958U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H (0x0000695CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL (0x00006960U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L (0x00006970U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H (0x00006974U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L (0x00006978U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H (0x0000697CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL (0x00006980U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L (0x00006990U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H (0x00006994U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L (0x00006998U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H (0x0000699CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL (0x000069A0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L (0x000069B0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H (0x000069B4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L (0x000069B8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H (0x000069BCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL (0x000069C0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L (0x000069D0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H (0x000069D4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L (0x000069D8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H (0x000069DCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL (0x000069E0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L (0x000069F0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H (0x000069F4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L (0x000069F8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H (0x000069FCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL (0x00006A00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L (0x00006A10U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H (0x00006A14U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L (0x00006A18U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H (0x00006A1CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL (0x00006A20U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L (0x00006A30U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H (0x00006A34U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L (0x00006A38U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H (0x00006A3CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL (0x00006A40U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L (0x00006A50U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H (0x00006A54U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L (0x00006A58U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H (0x00006A5CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL (0x00006A60U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L (0x00006A70U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H (0x00006A74U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L (0x00006A78U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H (0x00006A7CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL (0x00006A80U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L (0x00006A90U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H (0x00006A94U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L (0x00006A98U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H (0x00006A9CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL (0x00006AA0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L (0x00006AB0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H (0x00006AB4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L (0x00006AB8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H (0x00006ABCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL (0x00006AC0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L (0x00006AD0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H (0x00006AD4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L (0x00006AD8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H (0x00006ADCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL (0x00006AE0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L (0x00006AF0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H (0x00006AF4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L (0x00006AF8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H (0x00006AFCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL (0x00006B00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L (0x00006B10U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H (0x00006B14U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L (0x00006B18U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H (0x00006B1CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL (0x00006B20U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L (0x00006B30U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H (0x00006B34U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L (0x00006B38U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H (0x00006B3CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL (0x00006B40U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L (0x00006B50U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H (0x00006B54U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L (0x00006B58U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H (0x00006B5CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL (0x00006B60U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L (0x00006B70U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H (0x00006B74U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L (0x00006B78U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H (0x00006B7CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL (0x00006B80U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L (0x00006B90U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H (0x00006B94U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L (0x00006B98U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H (0x00006B9CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL (0x00006BA0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L (0x00006BB0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H (0x00006BB4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L (0x00006BB8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H (0x00006BBCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL (0x00006BC0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L (0x00006BD0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H (0x00006BD4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L (0x00006BD8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H (0x00006BDCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL (0x00006BE0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L (0x00006BF0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H (0x00006BF4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L (0x00006BF8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H (0x00006BFCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL (0x00006C00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L (0x00006C10U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H (0x00006C14U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L (0x00006C18U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H (0x00006C1CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL (0x00006C20U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L (0x00006C30U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H (0x00006C34U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L (0x00006C38U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H (0x00006C3CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL (0x00006C40U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L (0x00006C50U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H (0x00006C54U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L (0x00006C58U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H (0x00006C5CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL (0x00006C60U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L (0x00006C70U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H (0x00006C74U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L (0x00006C78U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H (0x00006C7CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL (0x00006C80U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L (0x00006C90U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H (0x00006C94U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L (0x00006C98U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H (0x00006C9CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL (0x00006CA0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L (0x00006CB0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H (0x00006CB4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L (0x00006CB8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H (0x00006CBCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL (0x00006CC0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L (0x00006CD0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H (0x00006CD4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L (0x00006CD8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H (0x00006CDCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL (0x00006CE0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L (0x00006CF0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H (0x00006CF4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L (0x00006CF8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H (0x00006CFCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL (0x00006D00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L (0x00006D10U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H (0x00006D14U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L (0x00006D18U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H (0x00006D1CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL (0x00006D20U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L (0x00006D30U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H (0x00006D34U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L (0x00006D38U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H (0x00006D3CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL (0x00006D40U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L (0x00006D50U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H (0x00006D54U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L (0x00006D58U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H (0x00006D5CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL (0x00006D60U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L (0x00006D70U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H (0x00006D74U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L (0x00006D78U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H (0x00006D7CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL (0x00006D80U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L (0x00006D90U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H (0x00006D94U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L (0x00006D98U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H (0x00006D9CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL (0x00006DA0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L (0x00006DB0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H (0x00006DB4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L (0x00006DB8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H (0x00006DBCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL (0x00006DC0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L (0x00006DD0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H (0x00006DD4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L (0x00006DD8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H (0x00006DDCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL (0x00006DE0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L (0x00006DF0U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H (0x00006DF4U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L (0x00006DF8U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H (0x00006DFCU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL (0x00006E00U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BAU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_RESETVAL (0x0000BA00U)

/* DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000BAU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_RESETVAL (0x0000BA00U)

/* DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BAU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000BA4AU)

/* DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BAU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_RESETVAL (0x0000BA00U)

/* DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000BAU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_RESETVAL (0x0000BA00U)

/* DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BAU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DECODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000BA4AU)

/* ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_CONTROL_RESETVAL (0x0000BE00U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_CONTROL_RESETVAL (0x0000BE00U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_CONTROL_RESETVAL (0x0000BE00U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_CONTROL_RESETVAL (0x0000BE00U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_CONTROL_RESETVAL (0x0000BE00U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_R_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000BE4AU)

/* ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_CONTROL_RESETVAL (0x0000BE00U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_CONTROL_RESETVAL (0x0000BE00U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_CONTROL_RESETVAL (0x0000BE00U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_CONTROL_RESETVAL (0x0000BE00U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_CONTROL_RESETVAL (0x0000BE00U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BEU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_ENCODER0_M_VBUSM_W_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000BE4AU)

/* VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_CONTROL_RESETVAL (0x0000DC00U)

/* VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_CONTROL_RESETVAL (0x0000DC00U)

/* VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_CONTROL_RESETVAL (0x0000DC00U)

/* VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_VPAC0_LDC0_M_MST_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000DC4AU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_8_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_9_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000AD4AU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_8_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_CONTROL_RESETVAL (0x0000AD00U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_L_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_START_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_9_END_ADDRESS_H_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000ADU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_DSS0_DSS_INST0_VBUSM_FBDC_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000AD4AU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000BB4AU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M0_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000BB4AU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_8_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_9_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_10_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_11_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_12_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_13_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_14_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_15_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_16_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_17_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_18_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_19_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_20_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_21_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_22_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_23_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_24_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_25_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_26_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_27_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_28_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_29_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_30_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_31_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_32_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_33_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_34_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_35_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_36_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_37_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_38_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_39_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_40_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_41_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_42_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_43_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_44_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_45_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_46_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_47_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_R_ASYNC_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000BB4AU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_8_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_9_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_10_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_11_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_12_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_13_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_14_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_15_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_16_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_17_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_18_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_19_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_20_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_21_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_22_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_23_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_24_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_25_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_26_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_27_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_28_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_29_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_30_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_31_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_32_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_33_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_34_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_35_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_36_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_37_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_38_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_39_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_40_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_41_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_42_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_43_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_44_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_45_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_46_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_CONTROL_RESETVAL (0x0000BB00U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_L_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_START_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_47_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL */

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BBU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_AC_CBASS_ISC_GPU0_M1_VBUSM_W_ASYNC_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000BB4AU)

/**************************************************************************
* Hardware Region  : Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint8_t  Resv_256[256];
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP0;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP1;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP2;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP3;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP4;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP5;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP6;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP7;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP8;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP9;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP10;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP11;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP12;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP13;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP14;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP15;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP16;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP17;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP18;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP19;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP20;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP21;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP22;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP23;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP24;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP25;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP26;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP27;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP28;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP29;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP30;   /* Map Register */
    volatile uint32_t IDMPAC_TOP_MAIN_0_DATA_MST_MAP31;   /* Map Register */
    volatile uint8_t  Resv_1024[640];
    volatile uint32_t DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_1280[240];
    volatile uint32_t DECODER0_M_VBUSM_R_MAP0;   /* Map Register */
    volatile uint32_t DECODER0_M_VBUSM_R_MAP1;   /* Map Register */
    volatile uint8_t  Resv_2048[760];
    volatile uint32_t DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_2304[240];
    volatile uint32_t DECODER0_M_VBUSM_W_MAP0;   /* Map Register */
    volatile uint32_t DECODER0_M_VBUSM_W_MAP1;   /* Map Register */
    volatile uint8_t  Resv_3072[760];
    volatile uint32_t ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_3328[240];
    volatile uint32_t ENCODER0_M_VBUSM_R_MAP0;   /* Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_MAP1;   /* Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_MAP2;   /* Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_MAP3;   /* Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_R_MAP4;   /* Map Register */
    volatile uint8_t  Resv_4096[748];
    volatile uint32_t ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_4352[240];
    volatile uint32_t ENCODER0_M_VBUSM_W_MAP0;   /* Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_MAP1;   /* Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_MAP2;   /* Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_MAP3;   /* Map Register */
    volatile uint32_t ENCODER0_M_VBUSM_W_MAP4;   /* Map Register */
    volatile uint8_t  Resv_5376[1004];
    volatile uint32_t VPAC0_DATA_MST_0_MAP0;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP1;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP2;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP3;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP4;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP5;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP6;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP7;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP8;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP9;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP10;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP11;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP12;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP13;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP14;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP15;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP16;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP17;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP18;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP19;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP20;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP21;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP22;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP23;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP24;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP25;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP26;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP27;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP28;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP29;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP30;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_0_MAP31;   /* Map Register */
    volatile uint8_t  Resv_6400[896];
    volatile uint32_t VPAC0_DATA_MST_1_MAP0;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP1;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP2;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP3;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP4;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP5;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP6;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP7;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP8;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP9;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP10;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP11;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP12;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP13;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP14;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP15;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP16;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP17;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP18;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP19;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP20;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP21;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP22;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP23;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP24;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP25;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP26;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP27;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP28;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP29;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP30;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP31;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP32;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP33;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP34;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP35;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP36;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP37;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP38;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP39;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP40;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP41;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP42;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP43;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP44;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP45;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP46;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP47;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP48;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP49;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP50;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP51;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP52;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP53;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP54;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP55;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP56;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP57;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP58;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP59;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP60;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP61;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP62;   /* Map Register */
    volatile uint32_t VPAC0_DATA_MST_1_MAP63;   /* Map Register */
    volatile uint8_t  Resv_7168[512];
    volatile uint32_t VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_7424[240];
    volatile uint32_t VPAC0_LDC0_M_MST_MAP0;   /* Map Register */
    volatile uint32_t VPAC0_LDC0_M_MST_MAP1;   /* Map Register */
    volatile uint32_t VPAC0_LDC0_M_MST_MAP2;   /* Map Register */
    volatile uint8_t  Resv_8192[756];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_8448[240];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_MAP0;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_MAP1;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_MAP2;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_MAP3;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_MAP4;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_MAP5;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_MAP6;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_MAP7;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_MAP8;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_DMA_MAP9;   /* Map Register */
    volatile uint8_t  Resv_9216[728];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_9472[240];
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_MAP0;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_MAP1;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_MAP2;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_MAP3;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_MAP4;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_MAP5;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_MAP6;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_MAP7;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_MAP8;   /* Map Register */
    volatile uint32_t DSS0_DSS_INST0_VBUSM_FBDC_MAP9;   /* Map Register */
    volatile uint8_t  Resv_20480[10968];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_20736[240];
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP0;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP1;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP2;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP3;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP4;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP5;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP6;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP7;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP8;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP9;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP10;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP11;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP12;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP13;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP14;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP15;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP16;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP17;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP18;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP19;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP20;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP21;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP22;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP23;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP24;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP25;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP26;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP27;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP28;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP29;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP30;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP31;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP32;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP33;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP34;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP35;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP36;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP37;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP38;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP39;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP40;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP41;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP42;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP43;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP44;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP45;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP46;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_R_ASYNC_MAP47;   /* Map Register */
    volatile uint8_t  Resv_22528[1600];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_22784[240];
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP0;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP1;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP2;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP3;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP4;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP5;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP6;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP7;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP8;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP9;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP10;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP11;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP12;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP13;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP14;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP15;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP16;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP17;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP18;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP19;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP20;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP21;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP22;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP23;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP24;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP25;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP26;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP27;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP28;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP29;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP30;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP31;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP32;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP33;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP34;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP35;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP36;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP37;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP38;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP39;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP40;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP41;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP42;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP43;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP44;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP45;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP46;   /* Map Register */
    volatile uint32_t GPU0_M0_VBUSM_W_ASYNC_MAP47;   /* Map Register */
    volatile uint8_t  Resv_24576[1600];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_24832[240];
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP0;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP1;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP2;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP3;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP4;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP5;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP6;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP7;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP8;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP9;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP10;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP11;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP12;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP13;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP14;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP15;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP16;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP17;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP18;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP19;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP20;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP21;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP22;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP23;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP24;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP25;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP26;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP27;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP28;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP29;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP30;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP31;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP32;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP33;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP34;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP35;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP36;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP37;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP38;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP39;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP40;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP41;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP42;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP43;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP44;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP45;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP46;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_R_ASYNC_MAP47;   /* Map Register */
    volatile uint8_t  Resv_26624[1600];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_26880[240];
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP0;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP1;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP2;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP3;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP4;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP5;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP6;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP7;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP8;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP9;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP10;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP11;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP12;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP13;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP14;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP15;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP16;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP17;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP18;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP19;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP20;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP21;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP22;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP23;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP24;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP25;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP26;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP27;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP28;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP29;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP30;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP31;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP32;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP33;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP34;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP35;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP36;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP37;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP38;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP39;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP40;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP41;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP42;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP43;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP44;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP45;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP46;   /* Map Register */
    volatile uint32_t GPU0_M1_VBUSM_W_ASYNC_MAP47;   /* Map Register */
} CSL_ac_cbass_qosRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP0                          (0x00000100U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP1                          (0x00000104U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP2                          (0x00000108U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP3                          (0x0000010CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP4                          (0x00000110U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP5                          (0x00000114U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP6                          (0x00000118U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP7                          (0x0000011CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP8                          (0x00000120U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP9                          (0x00000124U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP10                         (0x00000128U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP11                         (0x0000012CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP12                         (0x00000130U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP13                         (0x00000134U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP14                         (0x00000138U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP15                         (0x0000013CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP16                         (0x00000140U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP17                         (0x00000144U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP18                         (0x00000148U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP19                         (0x0000014CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP20                         (0x00000150U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP21                         (0x00000154U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP22                         (0x00000158U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP23                         (0x0000015CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP24                         (0x00000160U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP25                         (0x00000164U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP26                         (0x00000168U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP27                         (0x0000016CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP28                         (0x00000170U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP29                         (0x00000174U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP30                         (0x00000178U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP31                         (0x0000017CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1     (0x00000400U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2     (0x00000404U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1      (0x00000408U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2      (0x0000040CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0                       (0x00000500U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1                       (0x00000504U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1     (0x00000800U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2     (0x00000804U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1      (0x00000808U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2      (0x0000080CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0                       (0x00000900U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1                       (0x00000904U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1    (0x00000C00U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2    (0x00000C04U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1     (0x00000C08U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2     (0x00000C0CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0                      (0x00000D00U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1                      (0x00000D04U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2                      (0x00000D08U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3                      (0x00000D0CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4                      (0x00000D10U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1    (0x00001000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2    (0x00001004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1     (0x00001008U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2     (0x0000100CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0                      (0x00001100U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1                      (0x00001104U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2                      (0x00001108U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3                      (0x0000110CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4                      (0x00001110U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP0                         (0x00001500U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP1                         (0x00001504U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP2                         (0x00001508U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP3                         (0x0000150CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP4                         (0x00001510U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP5                         (0x00001514U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP6                         (0x00001518U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP7                         (0x0000151CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP8                         (0x00001520U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP9                         (0x00001524U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP10                        (0x00001528U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP11                        (0x0000152CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP12                        (0x00001530U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP13                        (0x00001534U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP14                        (0x00001538U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP15                        (0x0000153CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP16                        (0x00001540U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP17                        (0x00001544U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP18                        (0x00001548U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP19                        (0x0000154CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP20                        (0x00001550U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP21                        (0x00001554U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP22                        (0x00001558U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP23                        (0x0000155CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP24                        (0x00001560U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP25                        (0x00001564U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP26                        (0x00001568U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP27                        (0x0000156CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP28                        (0x00001570U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP29                        (0x00001574U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP30                        (0x00001578U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP31                        (0x0000157CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP0                         (0x00001900U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP1                         (0x00001904U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP2                         (0x00001908U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP3                         (0x0000190CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP4                         (0x00001910U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP5                         (0x00001914U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP6                         (0x00001918U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP7                         (0x0000191CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP8                         (0x00001920U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP9                         (0x00001924U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP10                        (0x00001928U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP11                        (0x0000192CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP12                        (0x00001930U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP13                        (0x00001934U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP14                        (0x00001938U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP15                        (0x0000193CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP16                        (0x00001940U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP17                        (0x00001944U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP18                        (0x00001948U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP19                        (0x0000194CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP20                        (0x00001950U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP21                        (0x00001954U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP22                        (0x00001958U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP23                        (0x0000195CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP24                        (0x00001960U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP25                        (0x00001964U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP26                        (0x00001968U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP27                        (0x0000196CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP28                        (0x00001970U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP29                        (0x00001974U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP30                        (0x00001978U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP31                        (0x0000197CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP32                        (0x00001980U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP33                        (0x00001984U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP34                        (0x00001988U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP35                        (0x0000198CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP36                        (0x00001990U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP37                        (0x00001994U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP38                        (0x00001998U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP39                        (0x0000199CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP40                        (0x000019A0U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP41                        (0x000019A4U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP42                        (0x000019A8U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP43                        (0x000019ACU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP44                        (0x000019B0U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP45                        (0x000019B4U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP46                        (0x000019B8U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP47                        (0x000019BCU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP48                        (0x000019C0U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP49                        (0x000019C4U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP50                        (0x000019C8U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP51                        (0x000019CCU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP52                        (0x000019D0U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP53                        (0x000019D4U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP54                        (0x000019D8U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP55                        (0x000019DCU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP56                        (0x000019E0U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP57                        (0x000019E4U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP58                        (0x000019E8U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP59                        (0x000019ECU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP60                        (0x000019F0U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP61                        (0x000019F4U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP62                        (0x000019F8U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP63                        (0x000019FCU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1       (0x00001C00U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2       (0x00001C04U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1        (0x00001C08U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2        (0x00001C0CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0                         (0x00001D00U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1                         (0x00001D04U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2                         (0x00001D08U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1 (0x00002000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2 (0x00002004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1 (0x00002008U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2 (0x0000200CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0                  (0x00002100U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1                  (0x00002104U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2                  (0x00002108U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3                  (0x0000210CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4                  (0x00002110U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5                  (0x00002114U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6                  (0x00002118U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7                  (0x0000211CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8                  (0x00002120U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9                  (0x00002124U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1 (0x00002400U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2 (0x00002404U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1 (0x00002408U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2 (0x0000240CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0                 (0x00002500U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1                 (0x00002504U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2                 (0x00002508U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3                 (0x0000250CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4                 (0x00002510U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5                 (0x00002514U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6                 (0x00002518U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7                 (0x0000251CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8                 (0x00002520U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9                 (0x00002524U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1 (0x00005000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2 (0x00005004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1 (0x00005008U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2 (0x0000500CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0         (0x00005100U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1         (0x00005104U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2         (0x00005108U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3         (0x0000510CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4         (0x00005110U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5         (0x00005114U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6         (0x00005118U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7         (0x0000511CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8         (0x00005120U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9         (0x00005124U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10        (0x00005128U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11        (0x0000512CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12        (0x00005130U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13        (0x00005134U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14        (0x00005138U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15        (0x0000513CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16        (0x00005140U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17        (0x00005144U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18        (0x00005148U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19        (0x0000514CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20        (0x00005150U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21        (0x00005154U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22        (0x00005158U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23        (0x0000515CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24        (0x00005160U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25        (0x00005164U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26        (0x00005168U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27        (0x0000516CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28        (0x00005170U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29        (0x00005174U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30        (0x00005178U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31        (0x0000517CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32        (0x00005180U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33        (0x00005184U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34        (0x00005188U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35        (0x0000518CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36        (0x00005190U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37        (0x00005194U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38        (0x00005198U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39        (0x0000519CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40        (0x000051A0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41        (0x000051A4U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42        (0x000051A8U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43        (0x000051ACU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44        (0x000051B0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45        (0x000051B4U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46        (0x000051B8U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47        (0x000051BCU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1 (0x00005800U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2 (0x00005804U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1 (0x00005808U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2 (0x0000580CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0         (0x00005900U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1         (0x00005904U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2         (0x00005908U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3         (0x0000590CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4         (0x00005910U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5         (0x00005914U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6         (0x00005918U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7         (0x0000591CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8         (0x00005920U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9         (0x00005924U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10        (0x00005928U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11        (0x0000592CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12        (0x00005930U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13        (0x00005934U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14        (0x00005938U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15        (0x0000593CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16        (0x00005940U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17        (0x00005944U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18        (0x00005948U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19        (0x0000594CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20        (0x00005950U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21        (0x00005954U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22        (0x00005958U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23        (0x0000595CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24        (0x00005960U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25        (0x00005964U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26        (0x00005968U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27        (0x0000596CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28        (0x00005970U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29        (0x00005974U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30        (0x00005978U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31        (0x0000597CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32        (0x00005980U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33        (0x00005984U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34        (0x00005988U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35        (0x0000598CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36        (0x00005990U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37        (0x00005994U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38        (0x00005998U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39        (0x0000599CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40        (0x000059A0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41        (0x000059A4U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42        (0x000059A8U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43        (0x000059ACU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44        (0x000059B0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45        (0x000059B4U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46        (0x000059B8U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47        (0x000059BCU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1 (0x00006000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2 (0x00006004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1 (0x00006008U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2 (0x0000600CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0         (0x00006100U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1         (0x00006104U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2         (0x00006108U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3         (0x0000610CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4         (0x00006110U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5         (0x00006114U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6         (0x00006118U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7         (0x0000611CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8         (0x00006120U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9         (0x00006124U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10        (0x00006128U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11        (0x0000612CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12        (0x00006130U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13        (0x00006134U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14        (0x00006138U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15        (0x0000613CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16        (0x00006140U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17        (0x00006144U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18        (0x00006148U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19        (0x0000614CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20        (0x00006150U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21        (0x00006154U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22        (0x00006158U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23        (0x0000615CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24        (0x00006160U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25        (0x00006164U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26        (0x00006168U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27        (0x0000616CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28        (0x00006170U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29        (0x00006174U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30        (0x00006178U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31        (0x0000617CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32        (0x00006180U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33        (0x00006184U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34        (0x00006188U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35        (0x0000618CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36        (0x00006190U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37        (0x00006194U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38        (0x00006198U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39        (0x0000619CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40        (0x000061A0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41        (0x000061A4U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42        (0x000061A8U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43        (0x000061ACU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44        (0x000061B0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45        (0x000061B4U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46        (0x000061B8U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47        (0x000061BCU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1 (0x00006800U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2 (0x00006804U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1 (0x00006808U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2 (0x0000680CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0         (0x00006900U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1         (0x00006904U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2         (0x00006908U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3         (0x0000690CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4         (0x00006910U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5         (0x00006914U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6         (0x00006918U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7         (0x0000691CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8         (0x00006920U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9         (0x00006924U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10        (0x00006928U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11        (0x0000692CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12        (0x00006930U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13        (0x00006934U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14        (0x00006938U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15        (0x0000693CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16        (0x00006940U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17        (0x00006944U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18        (0x00006948U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19        (0x0000694CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20        (0x00006950U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21        (0x00006954U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22        (0x00006958U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23        (0x0000695CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24        (0x00006960U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25        (0x00006964U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26        (0x00006968U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27        (0x0000696CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28        (0x00006970U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29        (0x00006974U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30        (0x00006978U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31        (0x0000697CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32        (0x00006980U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33        (0x00006984U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34        (0x00006988U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35        (0x0000698CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36        (0x00006990U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37        (0x00006994U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38        (0x00006998U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39        (0x0000699CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40        (0x000069A0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41        (0x000069A4U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42        (0x000069A8U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43        (0x000069ACU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44        (0x000069B0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45        (0x000069B4U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46        (0x000069B8U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47        (0x000069BCU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP0 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP0_VIRTID_MASK              (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP0_VIRTID_SHIFT             (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP0_VIRTID_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP0_VIRTID_MAX               (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP0_ATYPE_MASK               (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP0_ATYPE_SHIFT              (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP0_ATYPE_RESETVAL           (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP0_ATYPE_MAX                (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP0_RESETVAL                 (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP1 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP1_VIRTID_MASK              (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP1_VIRTID_SHIFT             (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP1_VIRTID_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP1_VIRTID_MAX               (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP1_ATYPE_MASK               (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP1_ATYPE_SHIFT              (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP1_ATYPE_RESETVAL           (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP1_ATYPE_MAX                (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP1_RESETVAL                 (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP2 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP2_VIRTID_MASK              (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP2_VIRTID_SHIFT             (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP2_VIRTID_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP2_VIRTID_MAX               (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP2_ATYPE_MASK               (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP2_ATYPE_SHIFT              (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP2_ATYPE_RESETVAL           (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP2_ATYPE_MAX                (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP2_RESETVAL                 (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP3 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP3_VIRTID_MASK              (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP3_VIRTID_SHIFT             (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP3_VIRTID_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP3_VIRTID_MAX               (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP3_ATYPE_MASK               (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP3_ATYPE_SHIFT              (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP3_ATYPE_RESETVAL           (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP3_ATYPE_MAX                (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP3_RESETVAL                 (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP4 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP4_VIRTID_MASK              (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP4_VIRTID_SHIFT             (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP4_VIRTID_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP4_VIRTID_MAX               (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP4_ATYPE_MASK               (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP4_ATYPE_SHIFT              (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP4_ATYPE_RESETVAL           (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP4_ATYPE_MAX                (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP4_RESETVAL                 (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP5 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP5_VIRTID_MASK              (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP5_VIRTID_SHIFT             (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP5_VIRTID_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP5_VIRTID_MAX               (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP5_ATYPE_MASK               (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP5_ATYPE_SHIFT              (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP5_ATYPE_RESETVAL           (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP5_ATYPE_MAX                (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP5_RESETVAL                 (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP6 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP6_VIRTID_MASK              (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP6_VIRTID_SHIFT             (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP6_VIRTID_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP6_VIRTID_MAX               (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP6_ATYPE_MASK               (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP6_ATYPE_SHIFT              (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP6_ATYPE_RESETVAL           (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP6_ATYPE_MAX                (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP6_RESETVAL                 (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP7 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP7_VIRTID_MASK              (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP7_VIRTID_SHIFT             (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP7_VIRTID_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP7_VIRTID_MAX               (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP7_ATYPE_MASK               (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP7_ATYPE_SHIFT              (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP7_ATYPE_RESETVAL           (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP7_ATYPE_MAX                (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP7_RESETVAL                 (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP8 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP8_VIRTID_MASK              (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP8_VIRTID_SHIFT             (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP8_VIRTID_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP8_VIRTID_MAX               (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP8_ATYPE_MASK               (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP8_ATYPE_SHIFT              (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP8_ATYPE_RESETVAL           (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP8_ATYPE_MAX                (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP8_RESETVAL                 (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP9 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP9_VIRTID_MASK              (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP9_VIRTID_SHIFT             (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP9_VIRTID_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP9_VIRTID_MAX               (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP9_ATYPE_MASK               (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP9_ATYPE_SHIFT              (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP9_ATYPE_RESETVAL           (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP9_ATYPE_MAX                (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP9_RESETVAL                 (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP10 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP10_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP10_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP10_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP10_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP10_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP10_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP10_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP10_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP10_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP11 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP11_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP11_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP11_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP11_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP11_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP11_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP11_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP11_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP11_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP12 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP12_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP12_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP12_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP12_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP12_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP12_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP12_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP12_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP12_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP13 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP13_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP13_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP13_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP13_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP13_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP13_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP13_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP13_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP13_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP14 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP14_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP14_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP14_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP14_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP14_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP14_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP14_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP14_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP14_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP15 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP15_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP15_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP15_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP15_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP15_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP15_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP15_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP15_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP15_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP16 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP16_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP16_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP16_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP16_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP16_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP16_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP16_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP16_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP16_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP17 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP17_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP17_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP17_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP17_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP17_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP17_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP17_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP17_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP17_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP18 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP18_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP18_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP18_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP18_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP18_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP18_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP18_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP18_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP18_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP19 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP19_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP19_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP19_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP19_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP19_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP19_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP19_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP19_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP19_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP20 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP20_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP20_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP20_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP20_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP20_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP20_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP20_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP20_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP20_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP21 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP21_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP21_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP21_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP21_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP21_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP21_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP21_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP21_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP21_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP22 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP22_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP22_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP22_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP22_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP22_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP22_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP22_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP22_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP22_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP23 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP23_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP23_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP23_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP23_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP23_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP23_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP23_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP23_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP23_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP24 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP24_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP24_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP24_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP24_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP24_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP24_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP24_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP24_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP24_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP25 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP25_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP25_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP25_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP25_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP25_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP25_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP25_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP25_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP25_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP26 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP26_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP26_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP26_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP26_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP26_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP26_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP26_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP26_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP26_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP27 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP27_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP27_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP27_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP27_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP27_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP27_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP27_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP27_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP27_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP28 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP28_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP28_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP28_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP28_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP28_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP28_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP28_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP28_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP28_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP29 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP29_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP29_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP29_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP29_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP29_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP29_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP29_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP29_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP29_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP30 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP30_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP30_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP30_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP30_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP30_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP30_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP30_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP30_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP30_RESETVAL                (0x00000000U)

/* IDMPAC_TOP_MAIN_0_DATA_MST_MAP31 */

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP31_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP31_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP31_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP31_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP31_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP31_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP31_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP31_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_IDMPAC_TOP_MAIN_0_DATA_MST_MAP31_RESETVAL                (0x00000000U)

/* DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_R_MAP0 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_QOS_MASK              (0x00000007U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_QOS_SHIFT             (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_QOS_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_QOS_MAX               (0x00000007U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_ORDERID_MASK          (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_ORDERID_SHIFT         (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_ORDERID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_ORDERID_MAX           (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_EPRIORITY_MASK        (0x00007000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_EPRIORITY_SHIFT       (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_EPRIORITY_RESETVAL    (0x00000007U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_EPRIORITY_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_VIRTID_MASK           (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_VIRTID_SHIFT          (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_VIRTID_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_VIRTID_MAX            (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_ATYPE_MASK            (0x30000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_ATYPE_SHIFT           (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_ATYPE_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_ATYPE_MAX             (0x00000003U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP0_RESETVAL              (0x00007000U)

/* DECODER0_M_VBUSM_R_MAP1 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_QOS_MASK              (0x00000007U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_QOS_SHIFT             (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_QOS_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_QOS_MAX               (0x00000007U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_ORDERID_MASK          (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_ORDERID_SHIFT         (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_ORDERID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_ORDERID_MAX           (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_EPRIORITY_MASK        (0x00007000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_EPRIORITY_SHIFT       (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_EPRIORITY_RESETVAL    (0x00000007U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_EPRIORITY_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_VIRTID_MASK           (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_VIRTID_SHIFT          (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_VIRTID_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_VIRTID_MAX            (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_ATYPE_MASK            (0x30000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_ATYPE_SHIFT           (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_ATYPE_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_ATYPE_MAX             (0x00000003U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_R_MAP1_RESETVAL              (0x00007000U)

/* DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* DECODER0_M_VBUSM_W_MAP0 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_QOS_MASK              (0x00000007U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_QOS_SHIFT             (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_QOS_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_QOS_MAX               (0x00000007U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_ORDERID_MASK          (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_ORDERID_SHIFT         (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_ORDERID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_ORDERID_MAX           (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_EPRIORITY_MASK        (0x00007000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_EPRIORITY_SHIFT       (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_EPRIORITY_RESETVAL    (0x00000007U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_EPRIORITY_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_VIRTID_MASK           (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_VIRTID_SHIFT          (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_VIRTID_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_VIRTID_MAX            (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_ATYPE_MASK            (0x30000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_ATYPE_SHIFT           (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_ATYPE_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_ATYPE_MAX             (0x00000003U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP0_RESETVAL              (0x00007000U)

/* DECODER0_M_VBUSM_W_MAP1 */

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_QOS_MASK              (0x00000007U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_QOS_SHIFT             (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_QOS_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_QOS_MAX               (0x00000007U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_ORDERID_MASK          (0x000000F0U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_ORDERID_SHIFT         (0x00000004U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_ORDERID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_ORDERID_MAX           (0x0000000FU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_EPRIORITY_MASK        (0x00007000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_EPRIORITY_SHIFT       (0x0000000CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_EPRIORITY_RESETVAL    (0x00000007U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_EPRIORITY_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_VIRTID_MASK           (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_VIRTID_SHIFT          (0x00000010U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_VIRTID_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_VIRTID_MAX            (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_ATYPE_MASK            (0x30000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_ATYPE_SHIFT           (0x0000001CU)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_ATYPE_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_ATYPE_MAX             (0x00000003U)

#define CSL_AC_CBASS_QOS_DECODER0_M_VBUSM_W_MAP1_RESETVAL              (0x00007000U)

/* ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_R_MAP0 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_QOS_MASK             (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_QOS_MAX              (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP0_RESETVAL             (0x00007000U)

/* ENCODER0_M_VBUSM_R_MAP1 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_QOS_MASK             (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_QOS_SHIFT            (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_QOS_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_QOS_MAX              (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_ORDERID_MASK         (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_ORDERID_SHIFT        (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_ORDERID_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_ORDERID_MAX          (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_EPRIORITY_MASK       (0x00007000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_EPRIORITY_MAX        (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_VIRTID_MASK          (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_VIRTID_SHIFT         (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_VIRTID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_VIRTID_MAX           (0x00000FFFU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_ATYPE_MASK           (0x30000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_ATYPE_SHIFT          (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_ATYPE_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_ATYPE_MAX            (0x00000003U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP1_RESETVAL             (0x00007000U)

/* ENCODER0_M_VBUSM_R_MAP2 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_QOS_MASK             (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_QOS_SHIFT            (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_QOS_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_QOS_MAX              (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_ORDERID_MASK         (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_ORDERID_SHIFT        (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_ORDERID_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_ORDERID_MAX          (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_EPRIORITY_MASK       (0x00007000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_EPRIORITY_MAX        (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_VIRTID_MASK          (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_VIRTID_SHIFT         (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_VIRTID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_VIRTID_MAX           (0x00000FFFU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_ATYPE_MASK           (0x30000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_ATYPE_SHIFT          (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_ATYPE_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_ATYPE_MAX            (0x00000003U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP2_RESETVAL             (0x00007000U)

/* ENCODER0_M_VBUSM_R_MAP3 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_QOS_MASK             (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_QOS_SHIFT            (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_QOS_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_QOS_MAX              (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_ORDERID_MASK         (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_ORDERID_SHIFT        (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_ORDERID_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_ORDERID_MAX          (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_EPRIORITY_MASK       (0x00007000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_EPRIORITY_MAX        (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_VIRTID_MASK          (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_VIRTID_SHIFT         (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_VIRTID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_VIRTID_MAX           (0x00000FFFU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_ATYPE_MASK           (0x30000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_ATYPE_SHIFT          (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_ATYPE_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_ATYPE_MAX            (0x00000003U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP3_RESETVAL             (0x00007000U)

/* ENCODER0_M_VBUSM_R_MAP4 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_QOS_MASK             (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_QOS_SHIFT            (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_QOS_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_QOS_MAX              (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_ORDERID_MASK         (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_ORDERID_SHIFT        (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_ORDERID_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_ORDERID_MAX          (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_EPRIORITY_MASK       (0x00007000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_EPRIORITY_MAX        (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_VIRTID_MASK          (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_VIRTID_SHIFT         (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_VIRTID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_VIRTID_MAX           (0x00000FFFU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_ATYPE_MASK           (0x30000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_ATYPE_SHIFT          (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_ATYPE_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_ATYPE_MAX            (0x00000003U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_R_MAP4_RESETVAL             (0x00007000U)

/* ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ENCODER0_M_VBUSM_W_MAP0 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_QOS_MASK             (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_QOS_MAX              (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP0_RESETVAL             (0x00007000U)

/* ENCODER0_M_VBUSM_W_MAP1 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_QOS_MASK             (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_QOS_SHIFT            (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_QOS_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_QOS_MAX              (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_ORDERID_MASK         (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_ORDERID_SHIFT        (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_ORDERID_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_ORDERID_MAX          (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_EPRIORITY_MASK       (0x00007000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_EPRIORITY_MAX        (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_VIRTID_MASK          (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_VIRTID_SHIFT         (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_VIRTID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_VIRTID_MAX           (0x00000FFFU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_ATYPE_MASK           (0x30000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_ATYPE_SHIFT          (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_ATYPE_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_ATYPE_MAX            (0x00000003U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP1_RESETVAL             (0x00007000U)

/* ENCODER0_M_VBUSM_W_MAP2 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_QOS_MASK             (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_QOS_SHIFT            (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_QOS_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_QOS_MAX              (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_ORDERID_MASK         (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_ORDERID_SHIFT        (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_ORDERID_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_ORDERID_MAX          (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_EPRIORITY_MASK       (0x00007000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_EPRIORITY_MAX        (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_VIRTID_MASK          (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_VIRTID_SHIFT         (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_VIRTID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_VIRTID_MAX           (0x00000FFFU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_ATYPE_MASK           (0x30000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_ATYPE_SHIFT          (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_ATYPE_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_ATYPE_MAX            (0x00000003U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP2_RESETVAL             (0x00007000U)

/* ENCODER0_M_VBUSM_W_MAP3 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_QOS_MASK             (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_QOS_SHIFT            (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_QOS_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_QOS_MAX              (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_ORDERID_MASK         (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_ORDERID_SHIFT        (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_ORDERID_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_ORDERID_MAX          (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_EPRIORITY_MASK       (0x00007000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_EPRIORITY_MAX        (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_VIRTID_MASK          (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_VIRTID_SHIFT         (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_VIRTID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_VIRTID_MAX           (0x00000FFFU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_ATYPE_MASK           (0x30000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_ATYPE_SHIFT          (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_ATYPE_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_ATYPE_MAX            (0x00000003U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP3_RESETVAL             (0x00007000U)

/* ENCODER0_M_VBUSM_W_MAP4 */

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_QOS_MASK             (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_QOS_SHIFT            (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_QOS_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_QOS_MAX              (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_ORDERID_MASK         (0x000000F0U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_ORDERID_SHIFT        (0x00000004U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_ORDERID_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_ORDERID_MAX          (0x0000000FU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_EPRIORITY_MASK       (0x00007000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_EPRIORITY_MAX        (0x00000007U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_VIRTID_MASK          (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_VIRTID_SHIFT         (0x00000010U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_VIRTID_RESETVAL      (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_VIRTID_MAX           (0x00000FFFU)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_ATYPE_MASK           (0x30000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_ATYPE_SHIFT          (0x0000001CU)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_ATYPE_RESETVAL       (0x00000000U)
#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_ATYPE_MAX            (0x00000003U)

#define CSL_AC_CBASS_QOS_ENCODER0_M_VBUSM_W_MAP4_RESETVAL             (0x00007000U)

/* VPAC0_DATA_MST_0_MAP0 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP0_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP0_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP0_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP0_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP0_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP0_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP0_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP0_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP0_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_0_MAP1 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP1_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP1_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP1_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP1_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP1_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP1_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP1_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP1_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP1_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_0_MAP2 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP2_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP2_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP2_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP2_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP2_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP2_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP2_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP2_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP2_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_0_MAP3 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP3_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP3_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP3_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP3_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP3_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP3_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP3_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP3_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP3_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_0_MAP4 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP4_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP4_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP4_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP4_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP4_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP4_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP4_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP4_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP4_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_0_MAP5 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP5_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP5_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP5_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP5_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP5_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP5_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP5_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP5_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP5_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_0_MAP6 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP6_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP6_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP6_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP6_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP6_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP6_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP6_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP6_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP6_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_0_MAP7 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP7_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP7_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP7_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP7_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP7_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP7_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP7_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP7_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP7_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_0_MAP8 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP8_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP8_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP8_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP8_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP8_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP8_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP8_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP8_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP8_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_0_MAP9 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP9_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP9_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP9_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP9_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP9_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP9_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP9_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP9_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP9_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_0_MAP10 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP10_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP10_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP10_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP10_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP10_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP10_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP10_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP10_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP10_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP11 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP11_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP11_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP11_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP11_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP11_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP11_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP11_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP11_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP11_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP12 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP12_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP12_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP12_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP12_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP12_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP12_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP12_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP12_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP12_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP13 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP13_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP13_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP13_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP13_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP13_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP13_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP13_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP13_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP13_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP14 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP14_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP14_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP14_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP14_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP14_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP14_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP14_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP14_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP14_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP15 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP15_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP15_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP15_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP15_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP15_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP15_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP15_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP15_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP15_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP16 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP16_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP16_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP16_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP16_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP16_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP16_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP16_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP16_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP16_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP17 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP17_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP17_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP17_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP17_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP17_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP17_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP17_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP17_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP17_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP18 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP18_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP18_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP18_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP18_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP18_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP18_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP18_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP18_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP18_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP19 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP19_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP19_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP19_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP19_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP19_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP19_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP19_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP19_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP19_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP20 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP20_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP20_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP20_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP20_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP20_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP20_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP20_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP20_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP20_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP21 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP21_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP21_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP21_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP21_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP21_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP21_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP21_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP21_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP21_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP22 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP22_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP22_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP22_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP22_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP22_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP22_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP22_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP22_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP22_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP23 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP23_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP23_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP23_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP23_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP23_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP23_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP23_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP23_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP23_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP24 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP24_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP24_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP24_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP24_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP24_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP24_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP24_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP24_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP24_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP25 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP25_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP25_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP25_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP25_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP25_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP25_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP25_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP25_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP25_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP26 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP26_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP26_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP26_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP26_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP26_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP26_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP26_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP26_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP26_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP27 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP27_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP27_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP27_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP27_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP27_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP27_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP27_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP27_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP27_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP28 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP28_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP28_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP28_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP28_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP28_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP28_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP28_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP28_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP28_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP29 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP29_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP29_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP29_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP29_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP29_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP29_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP29_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP29_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP29_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP30 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP30_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP30_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP30_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP30_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP30_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP30_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP30_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP30_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP30_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_0_MAP31 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP31_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP31_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP31_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP31_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP31_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP31_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP31_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP31_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_0_MAP31_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP0 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP0_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP0_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP0_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP0_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP0_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP0_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP0_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP0_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP0_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_1_MAP1 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP1_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP1_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP1_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP1_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP1_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP1_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP1_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP1_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP1_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_1_MAP2 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP2_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP2_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP2_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP2_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP2_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP2_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP2_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP2_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP2_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_1_MAP3 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP3_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP3_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP3_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP3_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP3_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP3_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP3_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP3_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP3_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_1_MAP4 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP4_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP4_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP4_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP4_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP4_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP4_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP4_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP4_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP4_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_1_MAP5 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP5_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP5_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP5_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP5_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP5_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP5_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP5_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP5_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP5_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_1_MAP6 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP6_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP6_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP6_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP6_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP6_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP6_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP6_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP6_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP6_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_1_MAP7 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP7_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP7_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP7_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP7_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP7_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP7_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP7_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP7_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP7_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_1_MAP8 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP8_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP8_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP8_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP8_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP8_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP8_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP8_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP8_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP8_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_1_MAP9 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP9_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP9_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP9_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP9_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP9_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP9_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP9_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP9_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP9_RESETVAL                (0x00000000U)

/* VPAC0_DATA_MST_1_MAP10 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP10_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP10_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP10_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP10_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP10_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP10_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP10_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP10_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP10_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP11 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP11_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP11_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP11_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP11_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP11_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP11_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP11_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP11_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP11_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP12 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP12_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP12_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP12_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP12_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP12_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP12_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP12_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP12_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP12_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP13 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP13_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP13_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP13_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP13_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP13_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP13_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP13_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP13_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP13_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP14 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP14_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP14_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP14_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP14_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP14_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP14_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP14_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP14_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP14_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP15 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP15_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP15_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP15_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP15_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP15_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP15_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP15_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP15_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP15_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP16 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP16_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP16_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP16_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP16_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP16_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP16_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP16_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP16_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP16_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP17 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP17_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP17_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP17_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP17_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP17_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP17_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP17_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP17_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP17_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP18 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP18_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP18_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP18_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP18_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP18_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP18_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP18_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP18_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP18_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP19 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP19_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP19_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP19_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP19_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP19_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP19_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP19_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP19_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP19_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP20 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP20_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP20_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP20_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP20_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP20_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP20_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP20_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP20_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP20_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP21 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP21_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP21_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP21_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP21_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP21_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP21_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP21_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP21_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP21_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP22 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP22_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP22_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP22_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP22_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP22_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP22_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP22_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP22_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP22_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP23 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP23_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP23_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP23_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP23_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP23_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP23_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP23_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP23_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP23_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP24 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP24_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP24_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP24_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP24_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP24_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP24_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP24_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP24_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP24_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP25 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP25_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP25_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP25_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP25_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP25_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP25_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP25_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP25_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP25_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP26 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP26_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP26_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP26_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP26_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP26_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP26_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP26_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP26_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP26_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP27 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP27_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP27_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP27_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP27_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP27_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP27_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP27_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP27_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP27_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP28 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP28_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP28_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP28_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP28_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP28_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP28_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP28_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP28_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP28_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP29 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP29_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP29_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP29_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP29_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP29_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP29_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP29_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP29_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP29_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP30 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP30_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP30_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP30_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP30_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP30_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP30_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP30_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP30_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP30_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP31 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP31_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP31_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP31_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP31_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP31_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP31_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP31_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP31_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP31_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP32 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP32_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP32_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP32_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP32_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP32_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP32_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP32_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP32_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP32_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP33 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP33_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP33_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP33_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP33_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP33_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP33_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP33_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP33_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP33_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP34 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP34_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP34_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP34_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP34_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP34_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP34_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP34_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP34_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP34_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP35 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP35_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP35_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP35_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP35_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP35_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP35_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP35_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP35_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP35_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP36 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP36_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP36_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP36_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP36_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP36_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP36_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP36_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP36_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP36_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP37 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP37_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP37_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP37_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP37_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP37_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP37_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP37_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP37_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP37_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP38 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP38_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP38_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP38_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP38_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP38_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP38_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP38_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP38_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP38_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP39 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP39_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP39_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP39_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP39_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP39_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP39_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP39_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP39_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP39_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP40 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP40_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP40_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP40_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP40_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP40_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP40_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP40_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP40_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP40_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP41 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP41_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP41_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP41_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP41_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP41_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP41_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP41_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP41_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP41_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP42 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP42_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP42_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP42_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP42_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP42_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP42_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP42_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP42_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP42_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP43 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP43_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP43_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP43_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP43_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP43_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP43_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP43_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP43_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP43_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP44 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP44_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP44_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP44_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP44_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP44_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP44_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP44_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP44_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP44_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP45 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP45_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP45_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP45_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP45_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP45_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP45_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP45_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP45_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP45_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP46 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP46_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP46_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP46_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP46_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP46_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP46_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP46_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP46_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP46_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP47 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP47_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP47_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP47_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP47_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP47_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP47_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP47_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP47_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP47_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP48 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP48_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP48_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP48_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP48_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP48_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP48_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP48_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP48_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP48_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP49 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP49_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP49_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP49_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP49_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP49_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP49_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP49_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP49_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP49_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP50 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP50_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP50_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP50_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP50_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP50_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP50_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP50_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP50_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP50_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP51 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP51_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP51_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP51_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP51_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP51_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP51_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP51_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP51_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP51_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP52 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP52_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP52_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP52_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP52_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP52_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP52_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP52_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP52_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP52_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP53 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP53_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP53_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP53_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP53_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP53_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP53_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP53_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP53_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP53_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP54 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP54_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP54_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP54_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP54_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP54_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP54_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP54_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP54_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP54_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP55 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP55_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP55_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP55_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP55_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP55_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP55_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP55_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP55_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP55_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP56 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP56_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP56_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP56_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP56_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP56_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP56_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP56_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP56_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP56_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP57 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP57_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP57_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP57_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP57_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP57_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP57_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP57_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP57_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP57_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP58 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP58_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP58_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP58_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP58_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP58_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP58_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP58_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP58_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP58_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP59 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP59_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP59_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP59_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP59_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP59_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP59_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP59_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP59_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP59_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP60 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP60_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP60_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP60_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP60_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP60_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP60_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP60_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP60_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP60_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP61 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP61_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP61_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP61_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP61_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP61_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP61_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP61_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP61_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP61_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP62 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP62_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP62_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP62_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP62_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP62_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP62_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP62_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP62_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP62_RESETVAL               (0x00000000U)

/* VPAC0_DATA_MST_1_MAP63 */

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP63_VIRTID_MASK            (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP63_VIRTID_SHIFT           (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP63_VIRTID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP63_VIRTID_MAX             (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP63_ATYPE_MASK             (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP63_ATYPE_SHIFT            (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP63_ATYPE_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP63_ATYPE_MAX              (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_DATA_MST_1_MAP63_RESETVAL               (0x00000000U)

/* VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* VPAC0_LDC0_M_MST_MAP0 */

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_QOS_MASK                (0x00000007U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_QOS_SHIFT               (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_QOS_RESETVAL            (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_QOS_MAX                 (0x00000007U)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_ORDERID_MASK            (0x000000F0U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_ORDERID_SHIFT           (0x00000004U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_ORDERID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_ORDERID_MAX             (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_EPRIORITY_MASK          (0x00007000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_EPRIORITY_SHIFT         (0x0000000CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_EPRIORITY_RESETVAL      (0x00000007U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_EPRIORITY_MAX           (0x00000007U)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP0_RESETVAL                (0x00007000U)

/* VPAC0_LDC0_M_MST_MAP1 */

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_QOS_MASK                (0x00000007U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_QOS_SHIFT               (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_QOS_RESETVAL            (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_QOS_MAX                 (0x00000007U)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_ORDERID_MASK            (0x000000F0U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_ORDERID_SHIFT           (0x00000004U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_ORDERID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_ORDERID_MAX             (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_EPRIORITY_MASK          (0x00007000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_EPRIORITY_SHIFT         (0x0000000CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_EPRIORITY_RESETVAL      (0x00000007U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_EPRIORITY_MAX           (0x00000007U)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP1_RESETVAL                (0x00007000U)

/* VPAC0_LDC0_M_MST_MAP2 */

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_QOS_MASK                (0x00000007U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_QOS_SHIFT               (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_QOS_RESETVAL            (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_QOS_MAX                 (0x00000007U)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_ORDERID_MASK            (0x000000F0U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_ORDERID_SHIFT           (0x00000004U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_ORDERID_RESETVAL        (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_ORDERID_MAX             (0x0000000FU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_EPRIORITY_MASK          (0x00007000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_EPRIORITY_SHIFT         (0x0000000CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_EPRIORITY_RESETVAL      (0x00000007U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_EPRIORITY_MAX           (0x00000007U)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_VIRTID_MASK             (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_VIRTID_SHIFT            (0x00000010U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_VIRTID_RESETVAL         (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_VIRTID_MAX              (0x00000FFFU)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_ATYPE_MASK              (0x30000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_ATYPE_SHIFT             (0x0000001CU)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_ATYPE_RESETVAL          (0x00000000U)
#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_ATYPE_MAX               (0x00000003U)

#define CSL_AC_CBASS_QOS_VPAC0_LDC0_M_MST_MAP2_RESETVAL                (0x00007000U)

/* DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_MAP0 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_QOS_MASK         (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_QOS_SHIFT        (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_QOS_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_QOS_MAX          (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_ORDERID_MASK     (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_ORDERID_SHIFT    (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_ORDERID_MAX      (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_VIRTID_MASK      (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_VIRTID_SHIFT     (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_VIRTID_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_VIRTID_MAX       (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_ATYPE_MASK       (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_ATYPE_SHIFT      (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_ATYPE_RESETVAL   (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_ATYPE_MAX        (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP0_RESETVAL         (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_MAP1 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_QOS_MASK         (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_QOS_SHIFT        (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_QOS_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_QOS_MAX          (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_ORDERID_MASK     (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_ORDERID_SHIFT    (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_ORDERID_MAX      (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_VIRTID_MASK      (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_VIRTID_SHIFT     (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_VIRTID_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_VIRTID_MAX       (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_ATYPE_MASK       (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_ATYPE_SHIFT      (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_ATYPE_RESETVAL   (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_ATYPE_MAX        (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP1_RESETVAL         (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_MAP2 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_QOS_MASK         (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_QOS_SHIFT        (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_QOS_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_QOS_MAX          (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_ORDERID_MASK     (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_ORDERID_SHIFT    (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_ORDERID_MAX      (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_VIRTID_MASK      (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_VIRTID_SHIFT     (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_VIRTID_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_VIRTID_MAX       (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_ATYPE_MASK       (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_ATYPE_SHIFT      (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_ATYPE_RESETVAL   (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_ATYPE_MAX        (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP2_RESETVAL         (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_MAP3 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_QOS_MASK         (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_QOS_SHIFT        (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_QOS_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_QOS_MAX          (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_ORDERID_MASK     (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_ORDERID_SHIFT    (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_ORDERID_MAX      (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_VIRTID_MASK      (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_VIRTID_SHIFT     (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_VIRTID_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_VIRTID_MAX       (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_ATYPE_MASK       (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_ATYPE_SHIFT      (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_ATYPE_RESETVAL   (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_ATYPE_MAX        (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP3_RESETVAL         (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_MAP4 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_QOS_MASK         (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_QOS_SHIFT        (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_QOS_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_QOS_MAX          (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_ORDERID_MASK     (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_ORDERID_SHIFT    (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_ORDERID_MAX      (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_VIRTID_MASK      (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_VIRTID_SHIFT     (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_VIRTID_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_VIRTID_MAX       (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_ATYPE_MASK       (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_ATYPE_SHIFT      (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_ATYPE_RESETVAL   (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_ATYPE_MAX        (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP4_RESETVAL         (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_MAP5 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_QOS_MASK         (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_QOS_SHIFT        (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_QOS_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_QOS_MAX          (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_ORDERID_MASK     (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_ORDERID_SHIFT    (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_ORDERID_MAX      (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_VIRTID_MASK      (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_VIRTID_SHIFT     (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_VIRTID_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_VIRTID_MAX       (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_ATYPE_MASK       (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_ATYPE_SHIFT      (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_ATYPE_RESETVAL   (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_ATYPE_MAX        (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP5_RESETVAL         (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_MAP6 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_QOS_MASK         (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_QOS_SHIFT        (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_QOS_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_QOS_MAX          (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_ORDERID_MASK     (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_ORDERID_SHIFT    (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_ORDERID_MAX      (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_VIRTID_MASK      (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_VIRTID_SHIFT     (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_VIRTID_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_VIRTID_MAX       (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_ATYPE_MASK       (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_ATYPE_SHIFT      (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_ATYPE_RESETVAL   (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_ATYPE_MAX        (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP6_RESETVAL         (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_MAP7 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_QOS_MASK         (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_QOS_SHIFT        (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_QOS_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_QOS_MAX          (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_ORDERID_MASK     (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_ORDERID_SHIFT    (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_ORDERID_MAX      (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_VIRTID_MASK      (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_VIRTID_SHIFT     (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_VIRTID_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_VIRTID_MAX       (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_ATYPE_MASK       (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_ATYPE_SHIFT      (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_ATYPE_RESETVAL   (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_ATYPE_MAX        (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP7_RESETVAL         (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_MAP8 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_QOS_MASK         (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_QOS_SHIFT        (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_QOS_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_QOS_MAX          (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_ORDERID_MASK     (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_ORDERID_SHIFT    (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_ORDERID_MAX      (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_VIRTID_MASK      (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_VIRTID_SHIFT     (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_VIRTID_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_VIRTID_MAX       (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_ATYPE_MASK       (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_ATYPE_SHIFT      (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_ATYPE_RESETVAL   (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_ATYPE_MAX        (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP8_RESETVAL         (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_DMA_MAP9 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_QOS_MASK         (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_QOS_SHIFT        (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_QOS_RESETVAL     (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_QOS_MAX          (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_ORDERID_MASK     (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_ORDERID_SHIFT    (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_ORDERID_MAX      (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_VIRTID_MASK      (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_VIRTID_SHIFT     (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_VIRTID_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_VIRTID_MAX       (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_ATYPE_MASK       (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_ATYPE_SHIFT      (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_ATYPE_RESETVAL   (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_ATYPE_MAX        (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_DMA_MAP9_RESETVAL         (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_MAP0 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_QOS_MASK        (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_QOS_SHIFT       (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_QOS_RESETVAL    (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_QOS_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_ORDERID_MASK    (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_ORDERID_SHIFT   (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_ORDERID_MAX     (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_VIRTID_MASK     (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_VIRTID_SHIFT    (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_VIRTID_MAX      (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_ATYPE_MASK      (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_ATYPE_SHIFT     (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_ATYPE_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_ATYPE_MAX       (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP0_RESETVAL        (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_MAP1 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_QOS_MASK        (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_QOS_SHIFT       (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_QOS_RESETVAL    (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_QOS_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_ORDERID_MASK    (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_ORDERID_SHIFT   (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_ORDERID_MAX     (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_VIRTID_MASK     (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_VIRTID_SHIFT    (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_VIRTID_MAX      (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_ATYPE_MASK      (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_ATYPE_SHIFT     (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_ATYPE_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_ATYPE_MAX       (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP1_RESETVAL        (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_MAP2 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_QOS_MASK        (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_QOS_SHIFT       (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_QOS_RESETVAL    (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_QOS_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_ORDERID_MASK    (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_ORDERID_SHIFT   (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_ORDERID_MAX     (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_VIRTID_MASK     (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_VIRTID_SHIFT    (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_VIRTID_MAX      (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_ATYPE_MASK      (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_ATYPE_SHIFT     (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_ATYPE_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_ATYPE_MAX       (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP2_RESETVAL        (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_MAP3 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_QOS_MASK        (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_QOS_SHIFT       (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_QOS_RESETVAL    (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_QOS_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_ORDERID_MASK    (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_ORDERID_SHIFT   (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_ORDERID_MAX     (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_VIRTID_MASK     (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_VIRTID_SHIFT    (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_VIRTID_MAX      (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_ATYPE_MASK      (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_ATYPE_SHIFT     (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_ATYPE_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_ATYPE_MAX       (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP3_RESETVAL        (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_MAP4 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_QOS_MASK        (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_QOS_SHIFT       (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_QOS_RESETVAL    (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_QOS_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_ORDERID_MASK    (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_ORDERID_SHIFT   (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_ORDERID_MAX     (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_VIRTID_MASK     (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_VIRTID_SHIFT    (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_VIRTID_MAX      (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_ATYPE_MASK      (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_ATYPE_SHIFT     (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_ATYPE_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_ATYPE_MAX       (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP4_RESETVAL        (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_MAP5 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_QOS_MASK        (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_QOS_SHIFT       (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_QOS_RESETVAL    (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_QOS_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_ORDERID_MASK    (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_ORDERID_SHIFT   (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_ORDERID_MAX     (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_VIRTID_MASK     (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_VIRTID_SHIFT    (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_VIRTID_MAX      (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_ATYPE_MASK      (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_ATYPE_SHIFT     (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_ATYPE_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_ATYPE_MAX       (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP5_RESETVAL        (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_MAP6 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_QOS_MASK        (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_QOS_SHIFT       (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_QOS_RESETVAL    (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_QOS_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_ORDERID_MASK    (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_ORDERID_SHIFT   (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_ORDERID_MAX     (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_VIRTID_MASK     (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_VIRTID_SHIFT    (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_VIRTID_MAX      (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_ATYPE_MASK      (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_ATYPE_SHIFT     (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_ATYPE_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_ATYPE_MAX       (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP6_RESETVAL        (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_MAP7 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_QOS_MASK        (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_QOS_SHIFT       (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_QOS_RESETVAL    (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_QOS_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_ORDERID_MASK    (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_ORDERID_SHIFT   (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_ORDERID_MAX     (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_VIRTID_MASK     (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_VIRTID_SHIFT    (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_VIRTID_MAX      (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_ATYPE_MASK      (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_ATYPE_SHIFT     (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_ATYPE_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_ATYPE_MAX       (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP7_RESETVAL        (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_MAP8 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_QOS_MASK        (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_QOS_SHIFT       (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_QOS_RESETVAL    (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_QOS_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_ORDERID_MASK    (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_ORDERID_SHIFT   (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_ORDERID_MAX     (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_VIRTID_MASK     (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_VIRTID_SHIFT    (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_VIRTID_MAX      (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_ATYPE_MASK      (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_ATYPE_SHIFT     (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_ATYPE_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_ATYPE_MAX       (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP8_RESETVAL        (0x00000000U)

/* DSS0_DSS_INST0_VBUSM_FBDC_MAP9 */

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_QOS_MASK        (0x00000007U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_QOS_SHIFT       (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_QOS_RESETVAL    (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_QOS_MAX         (0x00000007U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_ORDERID_MASK    (0x000000F0U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_ORDERID_SHIFT   (0x00000004U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_ORDERID_MAX     (0x0000000FU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_VIRTID_MASK     (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_VIRTID_SHIFT    (0x00000010U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_VIRTID_MAX      (0x00000FFFU)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_ATYPE_MASK      (0x30000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_ATYPE_SHIFT     (0x0000001CU)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_ATYPE_RESETVAL  (0x00000000U)
#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_ATYPE_MAX       (0x00000003U)

#define CSL_AC_CBASS_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MAP9_RESETVAL        (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP0 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP0_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP1_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP2_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP3 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP3_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP4 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP4_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP5 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP5_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP6 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP6_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP7 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP7_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP8 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP8_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP9 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP9_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP10 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP10_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP11 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP11_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP12 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP12_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP13 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP13_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP14 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP14_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP15 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP15_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP16 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP16_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP17 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP17_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP18 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP18_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP19 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP19_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP20 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP20_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP21 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP21_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP22 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP22_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP23 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP23_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP24 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP24_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP25 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP25_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP26 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP26_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP27 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP27_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP28 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP28_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP29 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP29_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP30 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP30_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP31 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP31_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP32 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP32_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP33 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP33_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP34 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP34_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP35 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP35_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP36 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP36_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP37 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP37_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP38 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP38_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP39 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP39_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP40 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP40_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP41 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP41_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP42 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP42_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP43 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP43_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP44 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP44_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP45 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP45_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP46 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP46_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_R_ASYNC_MAP47 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_R_ASYNC_MAP47_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP0 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP0_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP1_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP2_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP3 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP3_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP4 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP4_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP5 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP5_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP6 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP6_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP7 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP7_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP8 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP8_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP9 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP9_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP10 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP10_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP11 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP11_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP12 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP12_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP13 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP13_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP14 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP14_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP15 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP15_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP16 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP16_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP17 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP17_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP18 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP18_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP19 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP19_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP20 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP20_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP21 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP21_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP22 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP22_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP23 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP23_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP24 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP24_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP25 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP25_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP26 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP26_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP27 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP27_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP28 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP28_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP29 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP29_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP30 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP30_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP31 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP31_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP32 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP32_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP33 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP33_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP34 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP34_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP35 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP35_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP36 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP36_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP37 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP37_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP38 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP38_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP39 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP39_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP40 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP40_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP41 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP41_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP42 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP42_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP43 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP43_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP44 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP44_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP45 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP45_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP46 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP46_RESETVAL (0x00007000U)

/* GPU0_M0_VBUSM_W_ASYNC_MAP47 */

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M0_VBUSM_W_ASYNC_MAP47_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP0 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP0_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP1_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP2_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP3 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP3_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP4 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP4_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP5 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP5_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP6 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP6_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP7 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP7_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP8 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP8_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP9 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP9_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP10 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP10_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP11 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP11_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP12 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP12_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP13 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP13_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP14 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP14_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP15 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP15_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP16 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP16_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP17 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP17_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP18 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP18_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP19 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP19_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP20 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP20_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP21 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP21_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP22 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP22_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP23 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP23_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP24 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP24_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP25 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP25_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP26 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP26_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP27 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP27_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP28 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP28_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP29 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP29_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP30 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP30_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP31 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP31_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP32 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP32_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP33 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP33_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP34 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP34_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP35 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP35_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP36 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP36_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP37 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP37_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP38 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP38_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP39 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP39_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP40 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP40_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP41 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP41_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP42 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP42_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP43 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP43_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP44 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP44_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP45 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP45_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP46 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP46_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_R_ASYNC_MAP47 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_R_ASYNC_MAP47_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP0 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP0_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP1 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP1_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP2 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP2_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP3 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP3_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP4 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP4_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP5 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP5_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP6 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP6_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP7 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP7_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP8 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP8_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP9 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP9_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP10 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP10_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP11 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP11_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP12 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP12_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP13 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP13_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP14 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP14_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP15 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP15_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP16 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP16_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP17 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP17_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP18 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP18_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP19 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP19_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP20 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP20_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP21 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP21_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP22 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP22_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP23 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP23_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP24 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP24_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP25 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP25_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP26 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP26_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP27 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP27_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP28 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP28_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP29 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP29_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP30 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP30_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP31 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP31_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP32 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP32_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP33 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP33_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP34 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP34_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP35 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP35_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP36 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP36_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP37 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP37_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP38 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP38_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP39 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP39_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP40 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP40_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP41 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP41_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP42 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP42_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP43 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP43_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP44 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP44_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP45 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP45_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP46 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP46_RESETVAL (0x00007000U)

/* GPU0_M1_VBUSM_W_ASYNC_MAP47 */

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_QOS_MASK (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_QOS_SHIFT (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_QOS_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_QOS_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_ORDERID_MASK (0x000000F0U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_ORDERID_SHIFT (0x00000004U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_ORDERID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_ORDERID_MAX (0x0000000FU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_EPRIORITY_MASK (0x00007000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_EPRIORITY_MAX (0x00000007U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_VIRTID_MASK (0x0FFF0000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_VIRTID_SHIFT (0x00000010U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_VIRTID_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_VIRTID_MAX (0x00000FFFU)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_ATYPE_MASK (0x30000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_ATYPE_SHIFT (0x0000001CU)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_ATYPE_RESETVAL (0x00000000U)
#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_ATYPE_MAX (0x00000003U)

#define CSL_AC_CBASS_QOS_GPU0_M1_VBUSM_W_ASYNC_MAP47_RESETVAL (0x00007000U)

/**************************************************************************
* Hardware Region  : Error Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* Revision Register */
    volatile uint32_t DESTINATION_ID;            /* Destination ID Register */
    volatile uint8_t  Resv_36[28];
    volatile uint32_t EXCEPTION_LOGGING_HEADER0;   /* Exception Logging Header 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER1;   /* Exception Logging Header 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA0;   /* Exception Logging Data 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA1;   /* Exception Logging Data 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA2;   /* Exception Logging Data 2 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA3;   /* Exception Logging Data 3 Register */
    volatile uint8_t  Resv_80[20];
    volatile uint32_t ERR_INTR_RAW_STAT;         /* Global Interrupt Raw Status Register */
    volatile uint32_t ERR_INTR_ENABLED_STAT;     /* Global Interrupt Enabled Status Register */
    volatile uint32_t ERR_INTR_ENABLE_SET;       /* Interrupt Enable Set Register */
    volatile uint32_t ERR_INTR_ENABLE_CLR;       /* Interrupt Enable Clear Register */
    volatile uint32_t EOI;                       /* EOI Register */
} CSL_ac_cbass_errRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_AC_CBASS_ERR_PID                                                      (0x00000000U)
#define CSL_AC_CBASS_ERR_DESTINATION_ID                                           (0x00000004U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0                                (0x00000024U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1                                (0x00000028U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA0                                  (0x0000002CU)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA1                                  (0x00000030U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2                                  (0x00000034U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA3                                  (0x00000038U)
#define CSL_AC_CBASS_ERR_ERR_INTR_RAW_STAT                                        (0x00000050U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLED_STAT                                    (0x00000054U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_SET                                      (0x00000058U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_CLR                                      (0x0000005CU)
#define CSL_AC_CBASS_ERR_EOI                                                      (0x00000060U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_AC_CBASS_ERR_PID_MINOR_MASK                                           (0x0000003FU)
#define CSL_AC_CBASS_ERR_PID_MINOR_SHIFT                                          (0x00000000U)
#define CSL_AC_CBASS_ERR_PID_MINOR_RESETVAL                                       (0x00000000U)
#define CSL_AC_CBASS_ERR_PID_MINOR_MAX                                            (0x0000003FU)

#define CSL_AC_CBASS_ERR_PID_CUSTOM_MASK                                          (0x000000C0U)
#define CSL_AC_CBASS_ERR_PID_CUSTOM_SHIFT                                         (0x00000006U)
#define CSL_AC_CBASS_ERR_PID_CUSTOM_RESETVAL                                      (0x00000000U)
#define CSL_AC_CBASS_ERR_PID_CUSTOM_MAX                                           (0x00000003U)

#define CSL_AC_CBASS_ERR_PID_MAJOR_MASK                                           (0x00000700U)
#define CSL_AC_CBASS_ERR_PID_MAJOR_SHIFT                                          (0x00000008U)
#define CSL_AC_CBASS_ERR_PID_MAJOR_RESETVAL                                       (0x00000001U)
#define CSL_AC_CBASS_ERR_PID_MAJOR_MAX                                            (0x00000007U)

#define CSL_AC_CBASS_ERR_PID_RTL_MASK                                             (0x0000F800U)
#define CSL_AC_CBASS_ERR_PID_RTL_SHIFT                                            (0x0000000BU)
#define CSL_AC_CBASS_ERR_PID_RTL_RESETVAL                                         (0x00000008U)
#define CSL_AC_CBASS_ERR_PID_RTL_MAX                                              (0x0000001FU)

#define CSL_AC_CBASS_ERR_PID_FUNC_MASK                                            (0x0FFF0000U)
#define CSL_AC_CBASS_ERR_PID_FUNC_SHIFT                                           (0x00000010U)
#define CSL_AC_CBASS_ERR_PID_FUNC_RESETVAL                                        (0x00000600U)
#define CSL_AC_CBASS_ERR_PID_FUNC_MAX                                             (0x00000FFFU)

#define CSL_AC_CBASS_ERR_PID_BU_MASK                                              (0x30000000U)
#define CSL_AC_CBASS_ERR_PID_BU_SHIFT                                             (0x0000001CU)
#define CSL_AC_CBASS_ERR_PID_BU_RESETVAL                                          (0x00000002U)
#define CSL_AC_CBASS_ERR_PID_BU_MAX                                               (0x00000003U)

#define CSL_AC_CBASS_ERR_PID_SCHEME_MASK                                          (0xC0000000U)
#define CSL_AC_CBASS_ERR_PID_SCHEME_SHIFT                                         (0x0000001EU)
#define CSL_AC_CBASS_ERR_PID_SCHEME_RESETVAL                                      (0x00000001U)
#define CSL_AC_CBASS_ERR_PID_SCHEME_MAX                                           (0x00000003U)

#define CSL_AC_CBASS_ERR_PID_RESETVAL                                             (0x66004100U)

/* DESTINATION_ID */

#define CSL_AC_CBASS_ERR_DESTINATION_ID_DEST_ID_MASK                              (0x000000FFU)
#define CSL_AC_CBASS_ERR_DESTINATION_ID_DEST_ID_SHIFT                             (0x00000000U)
#define CSL_AC_CBASS_ERR_DESTINATION_ID_DEST_ID_RESETVAL                          (0x00000000U)
#define CSL_AC_CBASS_ERR_DESTINATION_ID_DEST_ID_MAX                               (0x000000FFU)

#define CSL_AC_CBASS_ERR_DESTINATION_ID_RESETVAL                                  (0x00000000U)

/* EXCEPTION_LOGGING_HEADER0 */

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_MASK                   (0x000000FFU)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_SHIFT                  (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_RESETVAL               (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_MAX                    (0x000000FFU)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_MASK                    (0x00FFFF00U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_SHIFT                   (0x00000008U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_RESETVAL                (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_MAX                     (0x0000FFFFU)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_MASK                    (0xFF000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_SHIFT                   (0x00000018U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_RESETVAL                (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_MAX                     (0x000000FFU)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER1 */

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_MASK                      (0x00FF0000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_SHIFT                     (0x00000010U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_RESETVAL                  (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_MAX                       (0x000000FFU)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_MASK                     (0xFF000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_SHIFT                    (0x00000018U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_RESETVAL                 (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_MAX                      (0x000000FFU)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_DATA0 */

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_MASK                      (0xFFFFFFFFU)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_SHIFT                     (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_RESETVAL                  (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_MAX                       (0xFFFFFFFFU)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA0_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA1 */

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_MASK                      (0x0000FFFFU)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_SHIFT                     (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_RESETVAL                  (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_MAX                       (0x0000FFFFU)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA1_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA2 */

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_MASK                     (0x000000FFU)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_SHIFT                    (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_RESETVAL                 (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_MAX                      (0x000000FFU)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_MASK                      (0x00000100U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_SHIFT                     (0x00000008U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_RESETVAL                  (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_MAX                       (0x00000001U)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_MASK                        (0x00000200U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_SHIFT                       (0x00000009U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_RESETVAL                    (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_MAX                         (0x00000001U)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_MASK                   (0x00000400U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_SHIFT                  (0x0000000AU)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_RESETVAL               (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_MAX                    (0x00000001U)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_MASK                       (0x00000800U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_SHIFT                      (0x0000000BU)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_RESETVAL                   (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_MAX                        (0x00000001U)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_MASK                        (0x00001000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_SHIFT                       (0x0000000CU)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_RESETVAL                    (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_MAX                         (0x00000001U)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_MASK                       (0x00002000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_SHIFT                      (0x0000000DU)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_RESETVAL                   (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_MAX                        (0x00000001U)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_MASK                     (0x0FFF0000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_SHIFT                    (0x00000010U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_RESETVAL                 (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_MAX                      (0x00000FFFU)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA3 */

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_MASK                     (0x000003FFU)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_SHIFT                    (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_RESETVAL                 (0x00000000U)
#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_MAX                      (0x000003FFU)

#define CSL_AC_CBASS_ERR_EXCEPTION_LOGGING_DATA3_RESETVAL                         (0x00000000U)

/* ERR_INTR_RAW_STAT */

#define CSL_AC_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_MASK                              (0x00000001U)
#define CSL_AC_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_SHIFT                             (0x00000000U)
#define CSL_AC_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_RESETVAL                          (0x00000000U)
#define CSL_AC_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_MAX                               (0x00000001U)

#define CSL_AC_CBASS_ERR_ERR_INTR_RAW_STAT_RESETVAL                               (0x00000000U)

/* ERR_INTR_ENABLED_STAT */

#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_MASK                  (0x00000001U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_SHIFT                 (0x00000000U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_RESETVAL              (0x00000000U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_MAX                   (0x00000001U)

#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLED_STAT_RESETVAL                           (0x00000000U)

/* ERR_INTR_ENABLE_SET */

#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_MASK                 (0x00000001U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_SHIFT                (0x00000000U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_RESETVAL             (0x00000000U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_MAX                  (0x00000001U)

#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_SET_RESETVAL                             (0x00000000U)

/* ERR_INTR_ENABLE_CLR */

#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_MASK                 (0x00000001U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_SHIFT                (0x00000000U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_RESETVAL             (0x00000000U)
#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_MAX                  (0x00000001U)

#define CSL_AC_CBASS_ERR_ERR_INTR_ENABLE_CLR_RESETVAL                             (0x00000000U)

/* EOI */

#define CSL_AC_CBASS_ERR_EOI_WR_MASK                                              (0x0000FFFFU)
#define CSL_AC_CBASS_ERR_EOI_WR_SHIFT                                             (0x00000000U)
#define CSL_AC_CBASS_ERR_EOI_WR_RESETVAL                                          (0x00000000U)
#define CSL_AC_CBASS_ERR_EOI_WR_MAX                                               (0x0000FFFFU)

#define CSL_AC_CBASS_ERR_EOI_RESETVAL                                             (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
