library ieee;
use ieee.std_logic_1164.all;
use work.components.all;

entity adder_isa is
	port( clock, reset : in std_logic
--		pc : in std_logic_vector(3 downto 0);
--		result : out std_logic_vector(3 downto 0)
);
end adder_isa;

architecture behaviour of adder_isa is
	constant initial_pc : std_logic_vector(3 downto 0) := (others => '0');
	signal update_pc, read_port1, read_port2, write_port, w_value, src1, src2, sum, rout, mout : std_logic_vector(3 downto 0);
	signal instr_from_im : std_logic_vector(31 downto 0);
	signal m_read, m_write, reg_write, add_sub : std_logic;
	signal ssel : std_logic_vector(1 downto 0);
	signal resetn : std_logic;
	
begin
--	process(update_pc)
--		begin
--			if (update_pc < 1111)

--	update_pc <= pc;
--	ssel <= reset & '1';
--	m1 : mux4to1 generic map (n=>4) port map (rout, update_pc, pc, pc, ssel, mout);				


	m1 : mux2to1 generic map (n=>4) port map (reset, update_pc, initial_pc, mout);								--- multiplexer
	r1	: regn generic map (n=>4) port map (clock, mout, rout);												--- register
	---------- pc = pc +1 ------------------------------------------
	addpc : ripple_carry port map ('0', rout, "0001", update_pc);

	----------- IM -------------------------------------------------
	im : instruction_memory port map (clock, reset, rout, instr_from_im);
	
	------------- ID ------------------------------------------------
	id : instruction_decode port map (instr_from_im, m_read, m_write, reg_write, add_sub, read_port1, read_port2, write_port);
	
	------------- RF --------------------------------------------------
	rf : register_file port map (clock, reset, reg_write, read_port1, read_port2, write_port, sum, src1, src2);
	
	add_ins : ripple_carry port map (add_sub, src1, src2, sum);

end behaviour;