`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 10 2020 16:11:42 KST (Dec 10 2020 07:11:42 UTC)

module pw_feature_addr_gen_LessThan_8Ux8U_1U_1(in2, in1, out1);
  input [7:0] in2, in1;
  output out1;
  wire [7:0] in2, in1;
  wire out1;
  wire gt_21_21_n_0, gt_21_21_n_1, gt_21_21_n_2, gt_21_21_n_3,
       gt_21_21_n_4, gt_21_21_n_5, gt_21_21_n_6, gt_21_21_n_7;
  wire gt_21_21_n_8, gt_21_21_n_9, gt_21_21_n_10, gt_21_21_n_11,
       gt_21_21_n_12, gt_21_21_n_13, gt_21_21_n_14, gt_21_21_n_15;
  wire gt_21_21_n_16, gt_21_21_n_17, gt_21_21_n_18, gt_21_21_n_19,
       gt_21_21_n_20, gt_21_21_n_21, gt_21_21_n_22, gt_21_21_n_23;
  wire gt_21_21_n_24, gt_21_21_n_25, gt_21_21_n_26, gt_21_21_n_27,
       gt_21_21_n_28;
  AOI21X1 gt_21_21_g144(.A0 (gt_21_21_n_22), .A1 (gt_21_21_n_28), .B0
       (gt_21_21_n_27), .Y (out1));
  OAI21X1 gt_21_21_g145(.A0 (gt_21_21_n_21), .A1 (gt_21_21_n_26), .B0
       (gt_21_21_n_23), .Y (gt_21_21_n_28));
  OAI21X1 gt_21_21_g146(.A0 (gt_21_21_n_20), .A1 (gt_21_21_n_24), .B0
       (gt_21_21_n_25), .Y (gt_21_21_n_27));
  AOI21X1 gt_21_21_g147(.A0 (gt_21_21_n_0), .A1 (gt_21_21_n_11), .B0
       (gt_21_21_n_8), .Y (gt_21_21_n_26));
  AOI21X2 gt_21_21_g148(.A0 (gt_21_21_n_13), .A1 (gt_21_21_n_18), .B0
       (gt_21_21_n_14), .Y (gt_21_21_n_25));
  AOI21X2 gt_21_21_g149(.A0 (gt_21_21_n_16), .A1 (gt_21_21_n_2), .B0
       (gt_21_21_n_15), .Y (gt_21_21_n_24));
  AOI21X1 gt_21_21_g150(.A0 (gt_21_21_n_17), .A1 (gt_21_21_n_10), .B0
       (gt_21_21_n_12), .Y (gt_21_21_n_23));
  NOR2X1 gt_21_21_g151(.A (gt_21_21_n_20), .B (gt_21_21_n_19), .Y
       (gt_21_21_n_22));
  NAND2X1 gt_21_21_g152(.A (gt_21_21_n_17), .B (gt_21_21_n_9), .Y
       (gt_21_21_n_21));
  NAND2X1 gt_21_21_g153(.A (gt_21_21_n_18), .B (gt_21_21_n_1), .Y
       (gt_21_21_n_20));
  OAI2BB1X1 gt_21_21_g154(.A0N (in1[4]), .A1N (gt_21_21_n_6), .B0
       (gt_21_21_n_2), .Y (gt_21_21_n_19));
  NOR2X1 gt_21_21_g155(.A (gt_21_21_n_6), .B (in1[4]), .Y
       (gt_21_21_n_16));
  NOR2BX1 gt_21_21_g156(.AN (in2[5]), .B (in1[5]), .Y (gt_21_21_n_15));
  NOR2BX1 gt_21_21_g157(.AN (in2[7]), .B (in1[7]), .Y (gt_21_21_n_14));
  NOR2BX1 gt_21_21_g158(.AN (in2[6]), .B (in1[6]), .Y (gt_21_21_n_13));
  NAND2X2 gt_21_21_g160(.A (in1[7]), .B (gt_21_21_n_7), .Y
       (gt_21_21_n_18));
  NAND2X4 gt_21_21_g161(.A (in1[3]), .B (gt_21_21_n_5), .Y
       (gt_21_21_n_17));
  NOR2X1 gt_21_21_g162(.A (gt_21_21_n_5), .B (in1[3]), .Y
       (gt_21_21_n_12));
  NAND2X1 gt_21_21_g163(.A (in1[1]), .B (gt_21_21_n_4), .Y
       (gt_21_21_n_11));
  NOR2X2 gt_21_21_g164(.A (in1[2]), .B (gt_21_21_n_3), .Y
       (gt_21_21_n_10));
  NAND2X1 gt_21_21_g166(.A (in1[2]), .B (gt_21_21_n_3), .Y
       (gt_21_21_n_9));
  NOR2X1 gt_21_21_g168(.A (gt_21_21_n_4), .B (in1[1]), .Y
       (gt_21_21_n_8));
  INVX1 gt_21_21_g171(.A (in2[7]), .Y (gt_21_21_n_7));
  INVX1 gt_21_21_g173(.A (in2[4]), .Y (gt_21_21_n_6));
  CLKINVX3 gt_21_21_g174(.A (in2[3]), .Y (gt_21_21_n_5));
  INVX1 gt_21_21_g175(.A (in2[1]), .Y (gt_21_21_n_4));
  INVX1 gt_21_21_g176(.A (in2[2]), .Y (gt_21_21_n_3));
  NAND2BX4 gt_21_21_g2(.AN (in2[5]), .B (in1[5]), .Y (gt_21_21_n_2));
  NAND2BX1 gt_21_21_g177(.AN (in2[6]), .B (in1[6]), .Y (gt_21_21_n_1));
  NAND2BX1 gt_21_21_g178(.AN (in2[0]), .B (in1[0]), .Y (gt_21_21_n_0));
endmodule


