

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Sat Mar 23 12:45:59 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.26|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|   11|   11| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+-----------------+-----+-----+-----+-----+----------+
        |                                     |                 |  Latency  |  Interval | Pipeline |
        |               Instance              |      Module     | min | max | min | max |   Type   |
        +-------------------------------------+-----------------+-----+-----+-----+-----+----------+
        |grp_correlator_fu_612                |correlator       |    8|    8|    1|    1| function |
        |StgValue_28_shiftPhaseClass_fu_1129  |shiftPhaseClass  |    0|    0|    1|    1| function |
        +-------------------------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     314|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      4|   12496|   10054|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     185|
|Register         |        -|      -|    7756|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|   20252|   10553|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |       9|      10|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------+-----------------+---------+-------+-------+------+
    |               Instance              |      Module     | BRAM_18K| DSP48E|   FF  |  LUT |
    +-------------------------------------+-----------------+---------+-------+-------+------+
    |grp_correlator_fu_612                |correlator       |        0|      4|  12496|  7894|
    |StgValue_28_shiftPhaseClass_fu_1129  |shiftPhaseClass  |        0|      0|      0|  2160|
    +-------------------------------------+-----------------+---------+-------+-------+------+
    |Total                                |                 |        0|      4|  12496| 10054|
    +-------------------------------------+-----------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ret_V_1_fu_1744_p2                 |     +    |      0|  0|  29|           1|          22|
    |tmp_4_fu_1772_p2                   |     +    |      0|  0|  39|           1|          32|
    |tmp_6_fu_1695_p2                   |     +    |      0|  0|  13|           1|           4|
    |ap_block_pp0_stage2_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage3_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage3_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state14_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_2434                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_2438                  |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_load_A             |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_load_B             |    and   |      0|  0|   8|           1|           1|
    |i_data_last_V_0_load_A             |    and   |      0|  0|   8|           1|           1|
    |i_data_last_V_0_load_B             |    and   |      0|  0|   8|           1|           1|
    |o_data_data_V_1_load_A             |    and   |      0|  0|   8|           1|           1|
    |o_data_data_V_1_load_B             |    and   |      0|  0|   8|           1|           1|
    |o_data_last_V_1_load_A             |    and   |      0|  0|   8|           1|           1|
    |o_data_last_V_1_load_B             |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |i_data_last_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |o_data_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |o_data_last_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_s_fu_1739_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage2_11001          |    or    |      0|  0|   8|           1|           1|
    |ap_block_state15_pp0_stage3_iter1  |    or    |      0|  0|   8|           1|           1|
    |p_1_fu_1756_p3                     |  select  |      0|  0|  22|           1|          22|
    |p_s_fu_1749_p3                     |  select  |      0|  0|  22|           1|          22|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 314|          41|         126|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         12|    1|         12|
    |i_data_TDATA_blk_n        |   9|          2|    1|          2|
    |i_data_data_V_0_data_out  |   9|          2|   32|         64|
    |i_data_data_V_0_state     |  15|          3|    2|          6|
    |i_data_last_V_0_data_out  |   9|          2|    1|          2|
    |i_data_last_V_0_state     |  15|          3|    2|          6|
    |loadCount_V               |   9|          2|   32|         64|
    |o_data_TDATA_blk_n        |   9|          2|    1|          2|
    |o_data_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_data_V_1_state     |  15|          3|    2|          6|
    |o_data_last_V_1_data_out  |   9|          2|    1|          2|
    |o_data_last_V_1_state     |  15|          3|    2|          6|
    |phaseClass_V              |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 185|         40|  113|        244|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_currentState_load_reg_1784  |   1|   0|    1|          0|
    |cor_phaseClass0_V_0                          |  21|   0|   21|          0|
    |cor_phaseClass0_V_1                          |  21|   0|   21|          0|
    |cor_phaseClass0_V_10                         |  32|   0|   32|          0|
    |cor_phaseClass0_V_11                         |  32|   0|   32|          0|
    |cor_phaseClass0_V_12                         |  32|   0|   32|          0|
    |cor_phaseClass0_V_13                         |  32|   0|   32|          0|
    |cor_phaseClass0_V_14                         |  32|   0|   32|          0|
    |cor_phaseClass0_V_15                         |  32|   0|   32|          0|
    |cor_phaseClass0_V_2                          |  21|   0|   21|          0|
    |cor_phaseClass0_V_3                          |  21|   0|   21|          0|
    |cor_phaseClass0_V_4                          |  32|   0|   32|          0|
    |cor_phaseClass0_V_5                          |  32|   0|   32|          0|
    |cor_phaseClass0_V_6                          |  32|   0|   32|          0|
    |cor_phaseClass0_V_7                          |  32|   0|   32|          0|
    |cor_phaseClass0_V_8                          |  32|   0|   32|          0|
    |cor_phaseClass0_V_9                          |  32|   0|   32|          0|
    |cor_phaseClass10_V_0                         |  21|   0|   21|          0|
    |cor_phaseClass10_V_1                         |  21|   0|   21|          0|
    |cor_phaseClass10_V_10                        |  32|   0|   32|          0|
    |cor_phaseClass10_V_11                        |  32|   0|   32|          0|
    |cor_phaseClass10_V_12                        |  32|   0|   32|          0|
    |cor_phaseClass10_V_13                        |  32|   0|   32|          0|
    |cor_phaseClass10_V_14                        |  32|   0|   32|          0|
    |cor_phaseClass10_V_15                        |  32|   0|   32|          0|
    |cor_phaseClass10_V_2                         |  21|   0|   21|          0|
    |cor_phaseClass10_V_3                         |  21|   0|   21|          0|
    |cor_phaseClass10_V_4                         |  32|   0|   32|          0|
    |cor_phaseClass10_V_5                         |  32|   0|   32|          0|
    |cor_phaseClass10_V_6                         |  32|   0|   32|          0|
    |cor_phaseClass10_V_7                         |  32|   0|   32|          0|
    |cor_phaseClass10_V_8                         |  32|   0|   32|          0|
    |cor_phaseClass10_V_9                         |  32|   0|   32|          0|
    |cor_phaseClass11_V_0                         |  21|   0|   21|          0|
    |cor_phaseClass11_V_1                         |  21|   0|   21|          0|
    |cor_phaseClass11_V_10                        |  32|   0|   32|          0|
    |cor_phaseClass11_V_11                        |  32|   0|   32|          0|
    |cor_phaseClass11_V_12                        |  32|   0|   32|          0|
    |cor_phaseClass11_V_13                        |  32|   0|   32|          0|
    |cor_phaseClass11_V_14                        |  32|   0|   32|          0|
    |cor_phaseClass11_V_15                        |  32|   0|   32|          0|
    |cor_phaseClass11_V_2                         |  21|   0|   21|          0|
    |cor_phaseClass11_V_3                         |  21|   0|   21|          0|
    |cor_phaseClass11_V_4                         |  32|   0|   32|          0|
    |cor_phaseClass11_V_5                         |  32|   0|   32|          0|
    |cor_phaseClass11_V_6                         |  32|   0|   32|          0|
    |cor_phaseClass11_V_7                         |  32|   0|   32|          0|
    |cor_phaseClass11_V_8                         |  32|   0|   32|          0|
    |cor_phaseClass11_V_9                         |  32|   0|   32|          0|
    |cor_phaseClass12_V_0                         |  21|   0|   21|          0|
    |cor_phaseClass12_V_1                         |  21|   0|   21|          0|
    |cor_phaseClass12_V_10                        |  32|   0|   32|          0|
    |cor_phaseClass12_V_11                        |  32|   0|   32|          0|
    |cor_phaseClass12_V_12                        |  32|   0|   32|          0|
    |cor_phaseClass12_V_13                        |  32|   0|   32|          0|
    |cor_phaseClass12_V_14                        |  32|   0|   32|          0|
    |cor_phaseClass12_V_15                        |  32|   0|   32|          0|
    |cor_phaseClass12_V_2                         |  21|   0|   21|          0|
    |cor_phaseClass12_V_3                         |  21|   0|   21|          0|
    |cor_phaseClass12_V_4                         |  32|   0|   32|          0|
    |cor_phaseClass12_V_5                         |  32|   0|   32|          0|
    |cor_phaseClass12_V_6                         |  32|   0|   32|          0|
    |cor_phaseClass12_V_7                         |  32|   0|   32|          0|
    |cor_phaseClass12_V_8                         |  32|   0|   32|          0|
    |cor_phaseClass12_V_9                         |  32|   0|   32|          0|
    |cor_phaseClass13_V_0                         |  21|   0|   21|          0|
    |cor_phaseClass13_V_1                         |  21|   0|   21|          0|
    |cor_phaseClass13_V_10                        |  32|   0|   32|          0|
    |cor_phaseClass13_V_11                        |  32|   0|   32|          0|
    |cor_phaseClass13_V_12                        |  32|   0|   32|          0|
    |cor_phaseClass13_V_13                        |  32|   0|   32|          0|
    |cor_phaseClass13_V_14                        |  32|   0|   32|          0|
    |cor_phaseClass13_V_15                        |  32|   0|   32|          0|
    |cor_phaseClass13_V_2                         |  21|   0|   21|          0|
    |cor_phaseClass13_V_3                         |  21|   0|   21|          0|
    |cor_phaseClass13_V_4                         |  32|   0|   32|          0|
    |cor_phaseClass13_V_5                         |  32|   0|   32|          0|
    |cor_phaseClass13_V_6                         |  32|   0|   32|          0|
    |cor_phaseClass13_V_7                         |  32|   0|   32|          0|
    |cor_phaseClass13_V_8                         |  32|   0|   32|          0|
    |cor_phaseClass13_V_9                         |  32|   0|   32|          0|
    |cor_phaseClass14_V_0                         |  21|   0|   21|          0|
    |cor_phaseClass14_V_1                         |  21|   0|   21|          0|
    |cor_phaseClass14_V_10                        |  32|   0|   32|          0|
    |cor_phaseClass14_V_11                        |  32|   0|   32|          0|
    |cor_phaseClass14_V_12                        |  32|   0|   32|          0|
    |cor_phaseClass14_V_13                        |  32|   0|   32|          0|
    |cor_phaseClass14_V_14                        |  32|   0|   32|          0|
    |cor_phaseClass14_V_15                        |  32|   0|   32|          0|
    |cor_phaseClass14_V_2                         |  21|   0|   21|          0|
    |cor_phaseClass14_V_3                         |  21|   0|   21|          0|
    |cor_phaseClass14_V_4                         |  32|   0|   32|          0|
    |cor_phaseClass14_V_5                         |  32|   0|   32|          0|
    |cor_phaseClass14_V_6                         |  32|   0|   32|          0|
    |cor_phaseClass14_V_7                         |  32|   0|   32|          0|
    |cor_phaseClass14_V_8                         |  32|   0|   32|          0|
    |cor_phaseClass14_V_9                         |  32|   0|   32|          0|
    |cor_phaseClass15_V_0                         |  21|   0|   21|          0|
    |cor_phaseClass15_V_1                         |  21|   0|   21|          0|
    |cor_phaseClass15_V_10                        |  32|   0|   32|          0|
    |cor_phaseClass15_V_11                        |  32|   0|   32|          0|
    |cor_phaseClass15_V_12                        |  32|   0|   32|          0|
    |cor_phaseClass15_V_13                        |  32|   0|   32|          0|
    |cor_phaseClass15_V_14                        |  32|   0|   32|          0|
    |cor_phaseClass15_V_15                        |  32|   0|   32|          0|
    |cor_phaseClass15_V_2                         |  21|   0|   21|          0|
    |cor_phaseClass15_V_3                         |  21|   0|   21|          0|
    |cor_phaseClass15_V_4                         |  32|   0|   32|          0|
    |cor_phaseClass15_V_5                         |  32|   0|   32|          0|
    |cor_phaseClass15_V_6                         |  32|   0|   32|          0|
    |cor_phaseClass15_V_7                         |  32|   0|   32|          0|
    |cor_phaseClass15_V_8                         |  32|   0|   32|          0|
    |cor_phaseClass15_V_9                         |  32|   0|   32|          0|
    |cor_phaseClass1_V_0                          |  21|   0|   21|          0|
    |cor_phaseClass1_V_1                          |  21|   0|   21|          0|
    |cor_phaseClass1_V_10                         |  32|   0|   32|          0|
    |cor_phaseClass1_V_11                         |  32|   0|   32|          0|
    |cor_phaseClass1_V_12                         |  32|   0|   32|          0|
    |cor_phaseClass1_V_13                         |  32|   0|   32|          0|
    |cor_phaseClass1_V_14                         |  32|   0|   32|          0|
    |cor_phaseClass1_V_15                         |  32|   0|   32|          0|
    |cor_phaseClass1_V_2                          |  21|   0|   21|          0|
    |cor_phaseClass1_V_3                          |  21|   0|   21|          0|
    |cor_phaseClass1_V_4                          |  32|   0|   32|          0|
    |cor_phaseClass1_V_5                          |  32|   0|   32|          0|
    |cor_phaseClass1_V_6                          |  32|   0|   32|          0|
    |cor_phaseClass1_V_7                          |  32|   0|   32|          0|
    |cor_phaseClass1_V_8                          |  32|   0|   32|          0|
    |cor_phaseClass1_V_9                          |  32|   0|   32|          0|
    |cor_phaseClass2_V_0                          |  21|   0|   21|          0|
    |cor_phaseClass2_V_1                          |  21|   0|   21|          0|
    |cor_phaseClass2_V_10                         |  32|   0|   32|          0|
    |cor_phaseClass2_V_11                         |  32|   0|   32|          0|
    |cor_phaseClass2_V_12                         |  32|   0|   32|          0|
    |cor_phaseClass2_V_13                         |  32|   0|   32|          0|
    |cor_phaseClass2_V_14                         |  32|   0|   32|          0|
    |cor_phaseClass2_V_15                         |  32|   0|   32|          0|
    |cor_phaseClass2_V_2                          |  21|   0|   21|          0|
    |cor_phaseClass2_V_3                          |  21|   0|   21|          0|
    |cor_phaseClass2_V_4                          |  32|   0|   32|          0|
    |cor_phaseClass2_V_5                          |  32|   0|   32|          0|
    |cor_phaseClass2_V_6                          |  32|   0|   32|          0|
    |cor_phaseClass2_V_7                          |  32|   0|   32|          0|
    |cor_phaseClass2_V_8                          |  32|   0|   32|          0|
    |cor_phaseClass2_V_9                          |  32|   0|   32|          0|
    |cor_phaseClass3_V_0                          |  21|   0|   21|          0|
    |cor_phaseClass3_V_1                          |  21|   0|   21|          0|
    |cor_phaseClass3_V_10                         |  32|   0|   32|          0|
    |cor_phaseClass3_V_11                         |  32|   0|   32|          0|
    |cor_phaseClass3_V_12                         |  32|   0|   32|          0|
    |cor_phaseClass3_V_13                         |  32|   0|   32|          0|
    |cor_phaseClass3_V_14                         |  32|   0|   32|          0|
    |cor_phaseClass3_V_15                         |  32|   0|   32|          0|
    |cor_phaseClass3_V_2                          |  21|   0|   21|          0|
    |cor_phaseClass3_V_3                          |  21|   0|   21|          0|
    |cor_phaseClass3_V_4                          |  32|   0|   32|          0|
    |cor_phaseClass3_V_5                          |  32|   0|   32|          0|
    |cor_phaseClass3_V_6                          |  32|   0|   32|          0|
    |cor_phaseClass3_V_7                          |  32|   0|   32|          0|
    |cor_phaseClass3_V_8                          |  32|   0|   32|          0|
    |cor_phaseClass3_V_9                          |  32|   0|   32|          0|
    |cor_phaseClass4_V_0                          |  21|   0|   21|          0|
    |cor_phaseClass4_V_1                          |  21|   0|   21|          0|
    |cor_phaseClass4_V_10                         |  32|   0|   32|          0|
    |cor_phaseClass4_V_11                         |  32|   0|   32|          0|
    |cor_phaseClass4_V_12                         |  32|   0|   32|          0|
    |cor_phaseClass4_V_13                         |  32|   0|   32|          0|
    |cor_phaseClass4_V_14                         |  32|   0|   32|          0|
    |cor_phaseClass4_V_15                         |  32|   0|   32|          0|
    |cor_phaseClass4_V_2                          |  21|   0|   21|          0|
    |cor_phaseClass4_V_3                          |  21|   0|   21|          0|
    |cor_phaseClass4_V_4                          |  32|   0|   32|          0|
    |cor_phaseClass4_V_5                          |  32|   0|   32|          0|
    |cor_phaseClass4_V_6                          |  32|   0|   32|          0|
    |cor_phaseClass4_V_7                          |  32|   0|   32|          0|
    |cor_phaseClass4_V_8                          |  32|   0|   32|          0|
    |cor_phaseClass4_V_9                          |  32|   0|   32|          0|
    |cor_phaseClass5_V_0                          |  21|   0|   21|          0|
    |cor_phaseClass5_V_1                          |  21|   0|   21|          0|
    |cor_phaseClass5_V_10                         |  32|   0|   32|          0|
    |cor_phaseClass5_V_11                         |  32|   0|   32|          0|
    |cor_phaseClass5_V_12                         |  32|   0|   32|          0|
    |cor_phaseClass5_V_13                         |  32|   0|   32|          0|
    |cor_phaseClass5_V_14                         |  32|   0|   32|          0|
    |cor_phaseClass5_V_15                         |  32|   0|   32|          0|
    |cor_phaseClass5_V_2                          |  21|   0|   21|          0|
    |cor_phaseClass5_V_3                          |  21|   0|   21|          0|
    |cor_phaseClass5_V_4                          |  32|   0|   32|          0|
    |cor_phaseClass5_V_5                          |  32|   0|   32|          0|
    |cor_phaseClass5_V_6                          |  32|   0|   32|          0|
    |cor_phaseClass5_V_7                          |  32|   0|   32|          0|
    |cor_phaseClass5_V_8                          |  32|   0|   32|          0|
    |cor_phaseClass5_V_9                          |  32|   0|   32|          0|
    |cor_phaseClass6_V_0                          |  21|   0|   21|          0|
    |cor_phaseClass6_V_1                          |  21|   0|   21|          0|
    |cor_phaseClass6_V_10                         |  32|   0|   32|          0|
    |cor_phaseClass6_V_11                         |  32|   0|   32|          0|
    |cor_phaseClass6_V_12                         |  32|   0|   32|          0|
    |cor_phaseClass6_V_13                         |  32|   0|   32|          0|
    |cor_phaseClass6_V_14                         |  32|   0|   32|          0|
    |cor_phaseClass6_V_15                         |  32|   0|   32|          0|
    |cor_phaseClass6_V_2                          |  21|   0|   21|          0|
    |cor_phaseClass6_V_3                          |  21|   0|   21|          0|
    |cor_phaseClass6_V_4                          |  32|   0|   32|          0|
    |cor_phaseClass6_V_5                          |  32|   0|   32|          0|
    |cor_phaseClass6_V_6                          |  32|   0|   32|          0|
    |cor_phaseClass6_V_7                          |  32|   0|   32|          0|
    |cor_phaseClass6_V_8                          |  32|   0|   32|          0|
    |cor_phaseClass6_V_9                          |  32|   0|   32|          0|
    |cor_phaseClass7_V_0                          |  21|   0|   21|          0|
    |cor_phaseClass7_V_1                          |  21|   0|   21|          0|
    |cor_phaseClass7_V_10                         |  32|   0|   32|          0|
    |cor_phaseClass7_V_11                         |  32|   0|   32|          0|
    |cor_phaseClass7_V_12                         |  32|   0|   32|          0|
    |cor_phaseClass7_V_13                         |  32|   0|   32|          0|
    |cor_phaseClass7_V_14                         |  32|   0|   32|          0|
    |cor_phaseClass7_V_15                         |  32|   0|   32|          0|
    |cor_phaseClass7_V_2                          |  21|   0|   21|          0|
    |cor_phaseClass7_V_3                          |  21|   0|   21|          0|
    |cor_phaseClass7_V_4                          |  32|   0|   32|          0|
    |cor_phaseClass7_V_5                          |  32|   0|   32|          0|
    |cor_phaseClass7_V_6                          |  32|   0|   32|          0|
    |cor_phaseClass7_V_7                          |  32|   0|   32|          0|
    |cor_phaseClass7_V_8                          |  32|   0|   32|          0|
    |cor_phaseClass7_V_9                          |  32|   0|   32|          0|
    |cor_phaseClass8_V_0                          |  21|   0|   21|          0|
    |cor_phaseClass8_V_1                          |  21|   0|   21|          0|
    |cor_phaseClass8_V_10                         |  32|   0|   32|          0|
    |cor_phaseClass8_V_11                         |  32|   0|   32|          0|
    |cor_phaseClass8_V_12                         |  32|   0|   32|          0|
    |cor_phaseClass8_V_13                         |  32|   0|   32|          0|
    |cor_phaseClass8_V_14                         |  32|   0|   32|          0|
    |cor_phaseClass8_V_15                         |  32|   0|   32|          0|
    |cor_phaseClass8_V_2                          |  21|   0|   21|          0|
    |cor_phaseClass8_V_3                          |  21|   0|   21|          0|
    |cor_phaseClass8_V_4                          |  32|   0|   32|          0|
    |cor_phaseClass8_V_5                          |  32|   0|   32|          0|
    |cor_phaseClass8_V_6                          |  32|   0|   32|          0|
    |cor_phaseClass8_V_7                          |  32|   0|   32|          0|
    |cor_phaseClass8_V_8                          |  32|   0|   32|          0|
    |cor_phaseClass8_V_9                          |  32|   0|   32|          0|
    |cor_phaseClass9_V_0                          |  21|   0|   21|          0|
    |cor_phaseClass9_V_1                          |  21|   0|   21|          0|
    |cor_phaseClass9_V_10                         |  32|   0|   32|          0|
    |cor_phaseClass9_V_11                         |  32|   0|   32|          0|
    |cor_phaseClass9_V_12                         |  32|   0|   32|          0|
    |cor_phaseClass9_V_13                         |  32|   0|   32|          0|
    |cor_phaseClass9_V_14                         |  32|   0|   32|          0|
    |cor_phaseClass9_V_15                         |  32|   0|   32|          0|
    |cor_phaseClass9_V_2                          |  21|   0|   21|          0|
    |cor_phaseClass9_V_3                          |  21|   0|   21|          0|
    |cor_phaseClass9_V_4                          |  32|   0|   32|          0|
    |cor_phaseClass9_V_5                          |  32|   0|   32|          0|
    |cor_phaseClass9_V_6                          |  32|   0|   32|          0|
    |cor_phaseClass9_V_7                          |  32|   0|   32|          0|
    |cor_phaseClass9_V_8                          |  32|   0|   32|          0|
    |cor_phaseClass9_V_9                          |  32|   0|   32|          0|
    |currentState                                 |   1|   0|    1|          0|
    |currentState_load_reg_1784                   |   1|   0|    1|          0|
    |i_data_data_V_0_payload_A                    |  32|   0|   32|          0|
    |i_data_data_V_0_payload_B                    |  32|   0|   32|          0|
    |i_data_data_V_0_sel_rd                       |   1|   0|    1|          0|
    |i_data_data_V_0_sel_wr                       |   1|   0|    1|          0|
    |i_data_data_V_0_state                        |   2|   0|    2|          0|
    |i_data_last_V_0_payload_A                    |   1|   0|    1|          0|
    |i_data_last_V_0_payload_B                    |   1|   0|    1|          0|
    |i_data_last_V_0_sel_rd                       |   1|   0|    1|          0|
    |i_data_last_V_0_sel_wr                       |   1|   0|    1|          0|
    |i_data_last_V_0_state                        |   2|   0|    2|          0|
    |i_data_last_V_tmp_reg_1794                   |   1|   0|    1|          0|
    |loadCount_V                                  |  32|   0|   32|          0|
    |o_data_data_V_1_payload_A                    |  32|   0|   32|          0|
    |o_data_data_V_1_payload_B                    |  32|   0|   32|          0|
    |o_data_data_V_1_sel_rd                       |   1|   0|    1|          0|
    |o_data_data_V_1_sel_wr                       |   1|   0|    1|          0|
    |o_data_data_V_1_state                        |   2|   0|    2|          0|
    |o_data_last_V_1_payload_A                    |   1|   0|    1|          0|
    |o_data_last_V_1_payload_B                    |   1|   0|    1|          0|
    |o_data_last_V_1_sel_rd                       |   1|   0|    1|          0|
    |o_data_last_V_1_sel_wr                       |   1|   0|    1|          0|
    |o_data_last_V_1_state                        |   2|   0|    2|          0|
    |p_Val2_2_reg_1803                            |  32|   0|   32|          0|
    |phaseClass_V                                 |   4|   0|    4|          0|
    |phaseClass_V_load_reg_1788                   |   4|   0|    4|          0|
    |ret_V_reg_1808                               |  22|   0|   22|          0|
    |tmp_192_reg_1815                             |  10|   0|   10|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |7756|   0| 7756|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |  correlateTop | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |  correlateTop | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |    start_V    |    scalar    |
+---------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 11, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [correlator.cpp:71]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %._crit_edge157_ifconv, label %0" [correlator.cpp:77]

 <State 2> : 0.00ns
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:114]

 <State 3> : 1.15ns
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%phaseClass_V_load = load i4* @phaseClass_V, align 1" [correlator.cpp:95]
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue { i32, i1 } %empty, 0"
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1"
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_4 = trunc i32 %p_Val2_s to i16" [correlator.cpp:88]
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "store i16 %p_Val2_4, i16* @unScalled_V, align 2" [correlator.cpp:88]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_0 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_4, i5 0)" [correlator.cpp:89]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "store i21 %p_0, i21* @newVal_V, align 4" [correlator.cpp:89]
ST_3 : Operation 28 [1/1] (1.15ns)   --->   "call fastcc void @shiftPhaseClass(i21 %p_0, i4 %phaseClass_V_load)" [correlator.cpp:95]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 2.38ns
ST_4 : Operation 29 [10/10] (1.63ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (1.32ns)   --->   "%tmp_6 = add i4 1, %phaseClass_V_load" [correlator.cpp:103]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.06ns)   --->   "store i4 %tmp_6, i4* @phaseClass_V, align 1" [correlator.cpp:101]

 <State 5> : 4.26ns
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %1, label %._crit_edge156" [correlator.cpp:79]
ST_5 : Operation 34 [1/1] (1.06ns)   --->   "store i32 0, i32* @loadCount_V, align 4" [correlator.cpp:80]
ST_5 : Operation 35 [1/1] (1.06ns)   --->   "store i4 0, i4* @phaseClass_V, align 1" [correlator.cpp:81]
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:82]
ST_5 : Operation 37 [9/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 4.26ns
ST_6 : Operation 38 [8/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 4.26ns
ST_7 : Operation 39 [7/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 4.26ns
ST_8 : Operation 40 [6/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 4.26ns
ST_9 : Operation 41 [5/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 4.26ns
ST_10 : Operation 42 [4/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 4.26ns
ST_11 : Operation 43 [3/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 4.26ns
ST_12 : Operation 44 [2/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 3.35ns
ST_13 : Operation 45 [1/10] (3.34ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%ret_V = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_2, i32 10, i32 31)" [correlator.cpp:105]
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_192 = trunc i32 %p_Val2_2 to i10" [correlator.cpp:105]

 <State 14> : 2.44ns
ST_14 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)" [correlator.cpp:105]
ST_14 : Operation 49 [1/1] (1.29ns)   --->   "%tmp_s = icmp eq i10 %tmp_192, 0" [correlator.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 50 [1/1] (1.59ns)   --->   "%ret_V_1 = add i22 1, %ret_V" [correlator.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%p_s = select i1 %tmp_s, i22 %ret_V, i22 %ret_V_1" [correlator.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 52 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_1 = select i1 %tmp, i22 %p_s, i22 %ret_V" [correlator.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%o_data_data_V_tmp = sext i22 %p_1 to i32" [correlator.cpp:105]
ST_14 : Operation 54 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)" [correlator.cpp:105]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 15> : 2.85ns
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !95"
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !99"
ST_15 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !103"
ST_15 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !107"
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !111"
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind"
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:16]
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:17]
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:18]
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [correlator.cpp:20]
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:44]
ST_15 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:47]
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:54]
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:59]
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:62]
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:65]
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:71]
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge156" [correlator.cpp:83]
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "br label %._crit_edge155" [correlator.cpp:84]
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%loadCount_V_load = load i32* @loadCount_V, align 4" [correlator.cpp:99]
ST_15 : Operation 75 [1/1] (1.78ns)   --->   "%tmp_4 = add i32 1, %loadCount_V_load" [correlator.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (1.06ns)   --->   "store i32 %tmp_4, i32* @loadCount_V, align 4" [correlator.cpp:99]
ST_15 : Operation 77 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)" [correlator.cpp:105]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "br label %._crit_edge155" [correlator.cpp:116]
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:119]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unScalled_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass0_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
currentState_load (load          ) [ 0111111111111111]
StgValue_17       (br            ) [ 0000000000000000]
StgValue_19       (store         ) [ 0000000000000000]
phaseClass_V_load (load          ) [ 0110111111111100]
empty             (read          ) [ 0000000000000000]
p_Val2_s          (extractvalue  ) [ 0000000000000000]
i_data_last_V_tmp (extractvalue  ) [ 0111111111111111]
p_Val2_4          (trunc         ) [ 0000000000000000]
StgValue_25       (store         ) [ 0000000000000000]
p_0               (bitconcatenate) [ 0000000000000000]
StgValue_27       (store         ) [ 0000000000000000]
StgValue_28       (call          ) [ 0000000000000000]
tmp_6             (add           ) [ 0000000000000000]
StgValue_31       (store         ) [ 0000000000000000]
start_V_read      (read          ) [ 0111111111111111]
StgValue_33       (br            ) [ 0000000000000000]
StgValue_34       (store         ) [ 0000000000000000]
StgValue_35       (store         ) [ 0000000000000000]
StgValue_36       (store         ) [ 0000000000000000]
p_Val2_2          (call          ) [ 0001000000000010]
ret_V             (partselect    ) [ 0001000000000010]
tmp_192           (trunc         ) [ 0001000000000010]
tmp               (bitselect     ) [ 0000000000000000]
tmp_s             (icmp          ) [ 0000000000000000]
ret_V_1           (add           ) [ 0000000000000000]
p_s               (select        ) [ 0000000000000000]
p_1               (select        ) [ 0000000000000000]
o_data_data_V_tmp (sext          ) [ 0000100000000001]
StgValue_55       (specbitsmap   ) [ 0000000000000000]
StgValue_56       (specbitsmap   ) [ 0000000000000000]
StgValue_57       (specbitsmap   ) [ 0000000000000000]
StgValue_58       (specbitsmap   ) [ 0000000000000000]
StgValue_59       (specbitsmap   ) [ 0000000000000000]
StgValue_60       (spectopmodule ) [ 0000000000000000]
StgValue_61       (specinterface ) [ 0000000000000000]
StgValue_62       (specinterface ) [ 0000000000000000]
StgValue_63       (specinterface ) [ 0000000000000000]
StgValue_64       (specpipeline  ) [ 0000000000000000]
StgValue_65       (specreset     ) [ 0000000000000000]
StgValue_66       (specreset     ) [ 0000000000000000]
StgValue_67       (specreset     ) [ 0000000000000000]
StgValue_68       (specreset     ) [ 0000000000000000]
StgValue_69       (specreset     ) [ 0000000000000000]
StgValue_70       (specreset     ) [ 0000000000000000]
StgValue_71       (specreset     ) [ 0000000000000000]
StgValue_72       (br            ) [ 0000000000000000]
StgValue_73       (br            ) [ 0000000000000000]
loadCount_V_load  (load          ) [ 0000000000000000]
tmp_4             (add           ) [ 0000000000000000]
StgValue_76       (store         ) [ 0000000000000000]
StgValue_77       (write         ) [ 0000000000000000]
StgValue_78       (br            ) [ 0000000000000000]
StgValue_79       (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentState">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="phaseClass_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="loadCount_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCount_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="unScalled_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unScalled_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="newVal_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cor_phaseClass0_V_14">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cor_phaseClass0_V_15">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_15"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cor_phaseClass0_V_13">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cor_phaseClass0_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cor_phaseClass0_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cor_phaseClass0_V_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cor_phaseClass0_V_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cor_phaseClass0_V_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cor_phaseClass0_V_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cor_phaseClass0_V_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cor_phaseClass0_V_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cor_phaseClass0_V_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cor_phaseClass0_V_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cor_phaseClass0_V_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="cor_phaseClass0_V_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="cor_phaseClass0_V_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="cor_phaseClass1_V_14">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="cor_phaseClass1_V_15">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="cor_phaseClass1_V_13">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_13"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="cor_phaseClass1_V_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="cor_phaseClass1_V_11">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="cor_phaseClass1_V_10">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="cor_phaseClass1_V_9">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="cor_phaseClass1_V_8">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="cor_phaseClass1_V_7">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="cor_phaseClass1_V_6">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="cor_phaseClass1_V_5">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="cor_phaseClass1_V_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="cor_phaseClass1_V_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="cor_phaseClass1_V_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="cor_phaseClass1_V_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="cor_phaseClass1_V_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="cor_phaseClass2_V_14">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="cor_phaseClass2_V_15">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_15"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="cor_phaseClass2_V_13">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="cor_phaseClass2_V_12">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="cor_phaseClass2_V_11">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="cor_phaseClass2_V_10">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="cor_phaseClass2_V_9">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_9"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="cor_phaseClass2_V_8">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="cor_phaseClass2_V_7">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="cor_phaseClass2_V_6">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="cor_phaseClass2_V_5">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="cor_phaseClass2_V_4">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="cor_phaseClass2_V_3">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="cor_phaseClass2_V_2">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="cor_phaseClass2_V_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="cor_phaseClass2_V_0">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_0"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="cor_phaseClass3_V_14">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_14"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="cor_phaseClass3_V_15">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_15"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="cor_phaseClass3_V_13">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_13"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="cor_phaseClass3_V_12">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_12"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="cor_phaseClass3_V_11">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_11"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="cor_phaseClass3_V_10">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_10"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="cor_phaseClass3_V_9">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_9"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="cor_phaseClass3_V_8">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="cor_phaseClass3_V_7">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_7"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="cor_phaseClass3_V_6">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_6"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="cor_phaseClass3_V_5">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_5"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="cor_phaseClass3_V_4">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_4"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="cor_phaseClass3_V_3">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="cor_phaseClass3_V_2">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="cor_phaseClass3_V_1">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="cor_phaseClass3_V_0">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_0"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="cor_phaseClass4_V_14">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_14"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="cor_phaseClass4_V_15">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_15"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="cor_phaseClass4_V_13">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_13"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="cor_phaseClass4_V_12">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_12"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="cor_phaseClass4_V_11">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_11"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="cor_phaseClass4_V_10">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_10"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="cor_phaseClass4_V_9">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_9"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="cor_phaseClass4_V_8">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_8"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="cor_phaseClass4_V_7">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_7"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="cor_phaseClass4_V_6">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_6"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="cor_phaseClass4_V_5">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_5"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="cor_phaseClass4_V_4">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_4"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="cor_phaseClass4_V_3">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_3"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="cor_phaseClass4_V_2">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_2"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="cor_phaseClass4_V_1">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_1"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="cor_phaseClass4_V_0">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_0"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="cor_phaseClass5_V_14">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_14"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="cor_phaseClass5_V_15">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_15"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="cor_phaseClass5_V_13">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_13"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="cor_phaseClass5_V_12">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_12"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="cor_phaseClass5_V_11">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_11"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="cor_phaseClass5_V_10">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_10"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="cor_phaseClass5_V_9">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_9"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="cor_phaseClass5_V_8">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_8"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="cor_phaseClass5_V_7">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_7"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="cor_phaseClass5_V_6">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_6"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="cor_phaseClass5_V_5">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_5"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="cor_phaseClass5_V_4">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_4"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="cor_phaseClass5_V_3">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_3"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="cor_phaseClass5_V_2">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_2"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="cor_phaseClass5_V_1">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_1"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="cor_phaseClass5_V_0">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_0"/></StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="cor_phaseClass6_V_14">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_14"/></StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="cor_phaseClass6_V_15">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_15"/></StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="cor_phaseClass6_V_13">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_13"/></StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="cor_phaseClass6_V_12">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_12"/></StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="cor_phaseClass6_V_11">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_11"/></StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="cor_phaseClass6_V_10">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_10"/></StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="cor_phaseClass6_V_9">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_9"/></StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="cor_phaseClass6_V_8">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_8"/></StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="cor_phaseClass6_V_7">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_7"/></StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="cor_phaseClass6_V_6">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_6"/></StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="cor_phaseClass6_V_5">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_5"/></StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="cor_phaseClass6_V_4">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_4"/></StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="cor_phaseClass6_V_3">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_3"/></StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="cor_phaseClass6_V_2">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_2"/></StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="cor_phaseClass6_V_1">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_1"/></StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="cor_phaseClass6_V_0">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_0"/></StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="cor_phaseClass7_V_14">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_14"/></StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="cor_phaseClass7_V_15">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_15"/></StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="cor_phaseClass7_V_13">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_13"/></StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="cor_phaseClass7_V_12">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_12"/></StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="cor_phaseClass7_V_11">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_11"/></StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="cor_phaseClass7_V_10">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_10"/></StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="cor_phaseClass7_V_9">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_9"/></StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="cor_phaseClass7_V_8">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_8"/></StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="cor_phaseClass7_V_7">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_7"/></StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="cor_phaseClass7_V_6">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_6"/></StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="cor_phaseClass7_V_5">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_5"/></StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="cor_phaseClass7_V_4">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_4"/></StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="cor_phaseClass7_V_3">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_3"/></StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="cor_phaseClass7_V_2">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_2"/></StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="cor_phaseClass7_V_1">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_1"/></StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="cor_phaseClass7_V_0">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_0"/></StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="cor_phaseClass8_V_14">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_14"/></StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="cor_phaseClass8_V_15">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_15"/></StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="cor_phaseClass8_V_13">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_13"/></StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="cor_phaseClass8_V_12">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_12"/></StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="cor_phaseClass8_V_11">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_11"/></StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="cor_phaseClass8_V_10">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_10"/></StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="cor_phaseClass8_V_9">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_9"/></StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="cor_phaseClass8_V_8">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_8"/></StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="cor_phaseClass8_V_7">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_7"/></StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="cor_phaseClass8_V_6">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_6"/></StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="cor_phaseClass8_V_5">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_5"/></StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="cor_phaseClass8_V_4">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_4"/></StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="cor_phaseClass8_V_3">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_3"/></StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="cor_phaseClass8_V_2">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_2"/></StgValue>
</bind>
</comp>

<comp id="304" class="1000" name="cor_phaseClass8_V_1">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_1"/></StgValue>
</bind>
</comp>

<comp id="306" class="1000" name="cor_phaseClass8_V_0">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_0"/></StgValue>
</bind>
</comp>

<comp id="308" class="1000" name="cor_phaseClass9_V_14">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_14"/></StgValue>
</bind>
</comp>

<comp id="310" class="1000" name="cor_phaseClass9_V_15">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_15"/></StgValue>
</bind>
</comp>

<comp id="312" class="1000" name="cor_phaseClass9_V_13">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_13"/></StgValue>
</bind>
</comp>

<comp id="314" class="1000" name="cor_phaseClass9_V_12">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_12"/></StgValue>
</bind>
</comp>

<comp id="316" class="1000" name="cor_phaseClass9_V_11">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_11"/></StgValue>
</bind>
</comp>

<comp id="318" class="1000" name="cor_phaseClass9_V_10">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_10"/></StgValue>
</bind>
</comp>

<comp id="320" class="1000" name="cor_phaseClass9_V_9">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_9"/></StgValue>
</bind>
</comp>

<comp id="322" class="1000" name="cor_phaseClass9_V_8">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_8"/></StgValue>
</bind>
</comp>

<comp id="324" class="1000" name="cor_phaseClass9_V_7">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_7"/></StgValue>
</bind>
</comp>

<comp id="326" class="1000" name="cor_phaseClass9_V_6">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_6"/></StgValue>
</bind>
</comp>

<comp id="328" class="1000" name="cor_phaseClass9_V_5">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_5"/></StgValue>
</bind>
</comp>

<comp id="330" class="1000" name="cor_phaseClass9_V_4">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_4"/></StgValue>
</bind>
</comp>

<comp id="332" class="1000" name="cor_phaseClass9_V_3">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_3"/></StgValue>
</bind>
</comp>

<comp id="334" class="1000" name="cor_phaseClass9_V_2">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_2"/></StgValue>
</bind>
</comp>

<comp id="336" class="1000" name="cor_phaseClass9_V_1">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_1"/></StgValue>
</bind>
</comp>

<comp id="338" class="1000" name="cor_phaseClass9_V_0">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_0"/></StgValue>
</bind>
</comp>

<comp id="340" class="1000" name="cor_phaseClass10_V_14">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_14"/></StgValue>
</bind>
</comp>

<comp id="342" class="1000" name="cor_phaseClass10_V_15">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_15"/></StgValue>
</bind>
</comp>

<comp id="344" class="1000" name="cor_phaseClass10_V_13">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_13"/></StgValue>
</bind>
</comp>

<comp id="346" class="1000" name="cor_phaseClass10_V_12">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_12"/></StgValue>
</bind>
</comp>

<comp id="348" class="1000" name="cor_phaseClass10_V_11">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_11"/></StgValue>
</bind>
</comp>

<comp id="350" class="1000" name="cor_phaseClass10_V_10">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_10"/></StgValue>
</bind>
</comp>

<comp id="352" class="1000" name="cor_phaseClass10_V_9">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_9"/></StgValue>
</bind>
</comp>

<comp id="354" class="1000" name="cor_phaseClass10_V_8">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_8"/></StgValue>
</bind>
</comp>

<comp id="356" class="1000" name="cor_phaseClass10_V_7">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_7"/></StgValue>
</bind>
</comp>

<comp id="358" class="1000" name="cor_phaseClass10_V_6">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_6"/></StgValue>
</bind>
</comp>

<comp id="360" class="1000" name="cor_phaseClass10_V_5">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_5"/></StgValue>
</bind>
</comp>

<comp id="362" class="1000" name="cor_phaseClass10_V_4">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_4"/></StgValue>
</bind>
</comp>

<comp id="364" class="1000" name="cor_phaseClass10_V_3">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_3"/></StgValue>
</bind>
</comp>

<comp id="366" class="1000" name="cor_phaseClass10_V_2">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_2"/></StgValue>
</bind>
</comp>

<comp id="368" class="1000" name="cor_phaseClass10_V_1">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_1"/></StgValue>
</bind>
</comp>

<comp id="370" class="1000" name="cor_phaseClass10_V_0">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_0"/></StgValue>
</bind>
</comp>

<comp id="372" class="1000" name="cor_phaseClass11_V_14">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_14"/></StgValue>
</bind>
</comp>

<comp id="374" class="1000" name="cor_phaseClass11_V_15">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_15"/></StgValue>
</bind>
</comp>

<comp id="376" class="1000" name="cor_phaseClass11_V_13">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_13"/></StgValue>
</bind>
</comp>

<comp id="378" class="1000" name="cor_phaseClass11_V_12">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_12"/></StgValue>
</bind>
</comp>

<comp id="380" class="1000" name="cor_phaseClass11_V_11">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_11"/></StgValue>
</bind>
</comp>

<comp id="382" class="1000" name="cor_phaseClass11_V_10">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_10"/></StgValue>
</bind>
</comp>

<comp id="384" class="1000" name="cor_phaseClass11_V_9">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_9"/></StgValue>
</bind>
</comp>

<comp id="386" class="1000" name="cor_phaseClass11_V_8">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_8"/></StgValue>
</bind>
</comp>

<comp id="388" class="1000" name="cor_phaseClass11_V_7">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_7"/></StgValue>
</bind>
</comp>

<comp id="390" class="1000" name="cor_phaseClass11_V_6">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_6"/></StgValue>
</bind>
</comp>

<comp id="392" class="1000" name="cor_phaseClass11_V_5">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_5"/></StgValue>
</bind>
</comp>

<comp id="394" class="1000" name="cor_phaseClass11_V_4">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_4"/></StgValue>
</bind>
</comp>

<comp id="396" class="1000" name="cor_phaseClass11_V_3">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_3"/></StgValue>
</bind>
</comp>

<comp id="398" class="1000" name="cor_phaseClass11_V_2">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_2"/></StgValue>
</bind>
</comp>

<comp id="400" class="1000" name="cor_phaseClass11_V_1">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_1"/></StgValue>
</bind>
</comp>

<comp id="402" class="1000" name="cor_phaseClass11_V_0">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_0"/></StgValue>
</bind>
</comp>

<comp id="404" class="1000" name="cor_phaseClass12_V_14">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_14"/></StgValue>
</bind>
</comp>

<comp id="406" class="1000" name="cor_phaseClass12_V_15">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_15"/></StgValue>
</bind>
</comp>

<comp id="408" class="1000" name="cor_phaseClass12_V_13">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_13"/></StgValue>
</bind>
</comp>

<comp id="410" class="1000" name="cor_phaseClass12_V_12">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_12"/></StgValue>
</bind>
</comp>

<comp id="412" class="1000" name="cor_phaseClass12_V_11">
<pin_list>
<pin id="413" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_11"/></StgValue>
</bind>
</comp>

<comp id="414" class="1000" name="cor_phaseClass12_V_10">
<pin_list>
<pin id="415" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_10"/></StgValue>
</bind>
</comp>

<comp id="416" class="1000" name="cor_phaseClass12_V_9">
<pin_list>
<pin id="417" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_9"/></StgValue>
</bind>
</comp>

<comp id="418" class="1000" name="cor_phaseClass12_V_8">
<pin_list>
<pin id="419" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_8"/></StgValue>
</bind>
</comp>

<comp id="420" class="1000" name="cor_phaseClass12_V_7">
<pin_list>
<pin id="421" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_7"/></StgValue>
</bind>
</comp>

<comp id="422" class="1000" name="cor_phaseClass12_V_6">
<pin_list>
<pin id="423" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_6"/></StgValue>
</bind>
</comp>

<comp id="424" class="1000" name="cor_phaseClass12_V_5">
<pin_list>
<pin id="425" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_5"/></StgValue>
</bind>
</comp>

<comp id="426" class="1000" name="cor_phaseClass12_V_4">
<pin_list>
<pin id="427" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_4"/></StgValue>
</bind>
</comp>

<comp id="428" class="1000" name="cor_phaseClass12_V_3">
<pin_list>
<pin id="429" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_3"/></StgValue>
</bind>
</comp>

<comp id="430" class="1000" name="cor_phaseClass12_V_2">
<pin_list>
<pin id="431" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_2"/></StgValue>
</bind>
</comp>

<comp id="432" class="1000" name="cor_phaseClass12_V_1">
<pin_list>
<pin id="433" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_1"/></StgValue>
</bind>
</comp>

<comp id="434" class="1000" name="cor_phaseClass12_V_0">
<pin_list>
<pin id="435" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_0"/></StgValue>
</bind>
</comp>

<comp id="436" class="1000" name="cor_phaseClass13_V_14">
<pin_list>
<pin id="437" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_14"/></StgValue>
</bind>
</comp>

<comp id="438" class="1000" name="cor_phaseClass13_V_15">
<pin_list>
<pin id="439" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_15"/></StgValue>
</bind>
</comp>

<comp id="440" class="1000" name="cor_phaseClass13_V_13">
<pin_list>
<pin id="441" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_13"/></StgValue>
</bind>
</comp>

<comp id="442" class="1000" name="cor_phaseClass13_V_12">
<pin_list>
<pin id="443" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_12"/></StgValue>
</bind>
</comp>

<comp id="444" class="1000" name="cor_phaseClass13_V_11">
<pin_list>
<pin id="445" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_11"/></StgValue>
</bind>
</comp>

<comp id="446" class="1000" name="cor_phaseClass13_V_10">
<pin_list>
<pin id="447" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_10"/></StgValue>
</bind>
</comp>

<comp id="448" class="1000" name="cor_phaseClass13_V_9">
<pin_list>
<pin id="449" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_9"/></StgValue>
</bind>
</comp>

<comp id="450" class="1000" name="cor_phaseClass13_V_8">
<pin_list>
<pin id="451" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_8"/></StgValue>
</bind>
</comp>

<comp id="452" class="1000" name="cor_phaseClass13_V_7">
<pin_list>
<pin id="453" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_7"/></StgValue>
</bind>
</comp>

<comp id="454" class="1000" name="cor_phaseClass13_V_6">
<pin_list>
<pin id="455" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_6"/></StgValue>
</bind>
</comp>

<comp id="456" class="1000" name="cor_phaseClass13_V_5">
<pin_list>
<pin id="457" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_5"/></StgValue>
</bind>
</comp>

<comp id="458" class="1000" name="cor_phaseClass13_V_4">
<pin_list>
<pin id="459" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_4"/></StgValue>
</bind>
</comp>

<comp id="460" class="1000" name="cor_phaseClass13_V_3">
<pin_list>
<pin id="461" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_3"/></StgValue>
</bind>
</comp>

<comp id="462" class="1000" name="cor_phaseClass13_V_2">
<pin_list>
<pin id="463" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_2"/></StgValue>
</bind>
</comp>

<comp id="464" class="1000" name="cor_phaseClass13_V_1">
<pin_list>
<pin id="465" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_1"/></StgValue>
</bind>
</comp>

<comp id="466" class="1000" name="cor_phaseClass13_V_0">
<pin_list>
<pin id="467" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_0"/></StgValue>
</bind>
</comp>

<comp id="468" class="1000" name="cor_phaseClass14_V_14">
<pin_list>
<pin id="469" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_14"/></StgValue>
</bind>
</comp>

<comp id="470" class="1000" name="cor_phaseClass14_V_15">
<pin_list>
<pin id="471" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_15"/></StgValue>
</bind>
</comp>

<comp id="472" class="1000" name="cor_phaseClass14_V_13">
<pin_list>
<pin id="473" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_13"/></StgValue>
</bind>
</comp>

<comp id="474" class="1000" name="cor_phaseClass14_V_12">
<pin_list>
<pin id="475" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_12"/></StgValue>
</bind>
</comp>

<comp id="476" class="1000" name="cor_phaseClass14_V_11">
<pin_list>
<pin id="477" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_11"/></StgValue>
</bind>
</comp>

<comp id="478" class="1000" name="cor_phaseClass14_V_10">
<pin_list>
<pin id="479" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_10"/></StgValue>
</bind>
</comp>

<comp id="480" class="1000" name="cor_phaseClass14_V_9">
<pin_list>
<pin id="481" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_9"/></StgValue>
</bind>
</comp>

<comp id="482" class="1000" name="cor_phaseClass14_V_8">
<pin_list>
<pin id="483" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_8"/></StgValue>
</bind>
</comp>

<comp id="484" class="1000" name="cor_phaseClass14_V_7">
<pin_list>
<pin id="485" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_7"/></StgValue>
</bind>
</comp>

<comp id="486" class="1000" name="cor_phaseClass14_V_6">
<pin_list>
<pin id="487" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_6"/></StgValue>
</bind>
</comp>

<comp id="488" class="1000" name="cor_phaseClass14_V_5">
<pin_list>
<pin id="489" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_5"/></StgValue>
</bind>
</comp>

<comp id="490" class="1000" name="cor_phaseClass14_V_4">
<pin_list>
<pin id="491" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_4"/></StgValue>
</bind>
</comp>

<comp id="492" class="1000" name="cor_phaseClass14_V_3">
<pin_list>
<pin id="493" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_3"/></StgValue>
</bind>
</comp>

<comp id="494" class="1000" name="cor_phaseClass14_V_2">
<pin_list>
<pin id="495" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_2"/></StgValue>
</bind>
</comp>

<comp id="496" class="1000" name="cor_phaseClass14_V_1">
<pin_list>
<pin id="497" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_1"/></StgValue>
</bind>
</comp>

<comp id="498" class="1000" name="cor_phaseClass14_V_0">
<pin_list>
<pin id="499" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_0"/></StgValue>
</bind>
</comp>

<comp id="500" class="1000" name="cor_phaseClass15_V_14">
<pin_list>
<pin id="501" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_14"/></StgValue>
</bind>
</comp>

<comp id="502" class="1000" name="cor_phaseClass15_V_15">
<pin_list>
<pin id="503" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_15"/></StgValue>
</bind>
</comp>

<comp id="504" class="1000" name="cor_phaseClass15_V_13">
<pin_list>
<pin id="505" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_13"/></StgValue>
</bind>
</comp>

<comp id="506" class="1000" name="cor_phaseClass15_V_12">
<pin_list>
<pin id="507" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_12"/></StgValue>
</bind>
</comp>

<comp id="508" class="1000" name="cor_phaseClass15_V_11">
<pin_list>
<pin id="509" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_11"/></StgValue>
</bind>
</comp>

<comp id="510" class="1000" name="cor_phaseClass15_V_10">
<pin_list>
<pin id="511" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_10"/></StgValue>
</bind>
</comp>

<comp id="512" class="1000" name="cor_phaseClass15_V_9">
<pin_list>
<pin id="513" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_9"/></StgValue>
</bind>
</comp>

<comp id="514" class="1000" name="cor_phaseClass15_V_8">
<pin_list>
<pin id="515" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_8"/></StgValue>
</bind>
</comp>

<comp id="516" class="1000" name="cor_phaseClass15_V_7">
<pin_list>
<pin id="517" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_7"/></StgValue>
</bind>
</comp>

<comp id="518" class="1000" name="cor_phaseClass15_V_6">
<pin_list>
<pin id="519" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_6"/></StgValue>
</bind>
</comp>

<comp id="520" class="1000" name="cor_phaseClass15_V_5">
<pin_list>
<pin id="521" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_5"/></StgValue>
</bind>
</comp>

<comp id="522" class="1000" name="cor_phaseClass15_V_4">
<pin_list>
<pin id="523" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_4"/></StgValue>
</bind>
</comp>

<comp id="524" class="1000" name="cor_phaseClass15_V_3">
<pin_list>
<pin id="525" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_3"/></StgValue>
</bind>
</comp>

<comp id="526" class="1000" name="cor_phaseClass15_V_2">
<pin_list>
<pin id="527" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_2"/></StgValue>
</bind>
</comp>

<comp id="528" class="1000" name="cor_phaseClass15_V_1">
<pin_list>
<pin id="529" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_1"/></StgValue>
</bind>
</comp>

<comp id="530" class="1000" name="cor_phaseClass15_V_0">
<pin_list>
<pin id="531" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_0"/></StgValue>
</bind>
</comp>

<comp id="532" class="1001" name="const_532">
<pin_list>
<pin id="533" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="534" class="1001" name="const_534">
<pin_list>
<pin id="535" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="536" class="1001" name="const_536">
<pin_list>
<pin id="537" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="538" class="1001" name="const_538">
<pin_list>
<pin id="539" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="540" class="1001" name="const_540">
<pin_list>
<pin id="541" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shiftPhaseClass"/></StgValue>
</bind>
</comp>

<comp id="542" class="1001" name="const_542">
<pin_list>
<pin id="543" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator"/></StgValue>
</bind>
</comp>

<comp id="544" class="1001" name="const_544">
<pin_list>
<pin id="545" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="546" class="1001" name="const_546">
<pin_list>
<pin id="547" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="548" class="1001" name="const_548">
<pin_list>
<pin id="549" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="550" class="1001" name="const_550">
<pin_list>
<pin id="551" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="552" class="1001" name="const_552">
<pin_list>
<pin id="553" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="554" class="1001" name="const_554">
<pin_list>
<pin id="555" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="556" class="1001" name="const_556">
<pin_list>
<pin id="557" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="558" class="1001" name="const_558">
<pin_list>
<pin id="559" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="560" class="1001" name="const_560">
<pin_list>
<pin id="561" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="562" class="1001" name="const_562">
<pin_list>
<pin id="563" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="564" class="1001" name="const_564">
<pin_list>
<pin id="565" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="566" class="1001" name="const_566">
<pin_list>
<pin id="567" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="568" class="1001" name="const_568">
<pin_list>
<pin id="569" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="570" class="1001" name="const_570">
<pin_list>
<pin id="571" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlateTop_str"/></StgValue>
</bind>
</comp>

<comp id="572" class="1001" name="const_572">
<pin_list>
<pin id="573" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="574" class="1001" name="const_574">
<pin_list>
<pin id="575" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="576" class="1001" name="const_576">
<pin_list>
<pin id="577" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="578" class="1001" name="const_578">
<pin_list>
<pin id="579" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="580" class="1001" name="const_580">
<pin_list>
<pin id="581" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="582" class="1001" name="const_582">
<pin_list>
<pin id="583" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="584" class="1001" name="const_584">
<pin_list>
<pin id="585" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="586" class="1001" name="const_586">
<pin_list>
<pin id="587" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="588" class="1004" name="grp_read_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="33" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="start_V_read_read_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_write_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="0" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="0" index="3" bw="22" slack="0"/>
<pin id="607" dir="0" index="4" bw="1" slack="11"/>
<pin id="608" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/14 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_correlator_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="4" slack="1"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="0" index="3" bw="32" slack="0"/>
<pin id="617" dir="0" index="4" bw="32" slack="0"/>
<pin id="618" dir="0" index="5" bw="32" slack="0"/>
<pin id="619" dir="0" index="6" bw="32" slack="0"/>
<pin id="620" dir="0" index="7" bw="32" slack="0"/>
<pin id="621" dir="0" index="8" bw="32" slack="0"/>
<pin id="622" dir="0" index="9" bw="32" slack="0"/>
<pin id="623" dir="0" index="10" bw="32" slack="0"/>
<pin id="624" dir="0" index="11" bw="32" slack="0"/>
<pin id="625" dir="0" index="12" bw="32" slack="0"/>
<pin id="626" dir="0" index="13" bw="32" slack="0"/>
<pin id="627" dir="0" index="14" bw="21" slack="0"/>
<pin id="628" dir="0" index="15" bw="21" slack="0"/>
<pin id="629" dir="0" index="16" bw="21" slack="0"/>
<pin id="630" dir="0" index="17" bw="21" slack="0"/>
<pin id="631" dir="0" index="18" bw="32" slack="0"/>
<pin id="632" dir="0" index="19" bw="32" slack="0"/>
<pin id="633" dir="0" index="20" bw="32" slack="0"/>
<pin id="634" dir="0" index="21" bw="32" slack="0"/>
<pin id="635" dir="0" index="22" bw="32" slack="0"/>
<pin id="636" dir="0" index="23" bw="32" slack="0"/>
<pin id="637" dir="0" index="24" bw="32" slack="0"/>
<pin id="638" dir="0" index="25" bw="32" slack="0"/>
<pin id="639" dir="0" index="26" bw="32" slack="0"/>
<pin id="640" dir="0" index="27" bw="32" slack="0"/>
<pin id="641" dir="0" index="28" bw="32" slack="0"/>
<pin id="642" dir="0" index="29" bw="32" slack="0"/>
<pin id="643" dir="0" index="30" bw="21" slack="0"/>
<pin id="644" dir="0" index="31" bw="21" slack="0"/>
<pin id="645" dir="0" index="32" bw="21" slack="0"/>
<pin id="646" dir="0" index="33" bw="21" slack="0"/>
<pin id="647" dir="0" index="34" bw="32" slack="0"/>
<pin id="648" dir="0" index="35" bw="32" slack="0"/>
<pin id="649" dir="0" index="36" bw="32" slack="0"/>
<pin id="650" dir="0" index="37" bw="32" slack="0"/>
<pin id="651" dir="0" index="38" bw="32" slack="0"/>
<pin id="652" dir="0" index="39" bw="32" slack="0"/>
<pin id="653" dir="0" index="40" bw="32" slack="0"/>
<pin id="654" dir="0" index="41" bw="32" slack="0"/>
<pin id="655" dir="0" index="42" bw="32" slack="0"/>
<pin id="656" dir="0" index="43" bw="32" slack="0"/>
<pin id="657" dir="0" index="44" bw="32" slack="0"/>
<pin id="658" dir="0" index="45" bw="32" slack="0"/>
<pin id="659" dir="0" index="46" bw="21" slack="0"/>
<pin id="660" dir="0" index="47" bw="21" slack="0"/>
<pin id="661" dir="0" index="48" bw="21" slack="0"/>
<pin id="662" dir="0" index="49" bw="21" slack="0"/>
<pin id="663" dir="0" index="50" bw="32" slack="0"/>
<pin id="664" dir="0" index="51" bw="32" slack="0"/>
<pin id="665" dir="0" index="52" bw="32" slack="0"/>
<pin id="666" dir="0" index="53" bw="32" slack="0"/>
<pin id="667" dir="0" index="54" bw="32" slack="0"/>
<pin id="668" dir="0" index="55" bw="32" slack="0"/>
<pin id="669" dir="0" index="56" bw="32" slack="0"/>
<pin id="670" dir="0" index="57" bw="32" slack="0"/>
<pin id="671" dir="0" index="58" bw="32" slack="0"/>
<pin id="672" dir="0" index="59" bw="32" slack="0"/>
<pin id="673" dir="0" index="60" bw="32" slack="0"/>
<pin id="674" dir="0" index="61" bw="32" slack="0"/>
<pin id="675" dir="0" index="62" bw="21" slack="0"/>
<pin id="676" dir="0" index="63" bw="21" slack="0"/>
<pin id="677" dir="0" index="64" bw="21" slack="0"/>
<pin id="678" dir="0" index="65" bw="21" slack="0"/>
<pin id="679" dir="0" index="66" bw="32" slack="0"/>
<pin id="680" dir="0" index="67" bw="32" slack="0"/>
<pin id="681" dir="0" index="68" bw="32" slack="0"/>
<pin id="682" dir="0" index="69" bw="32" slack="0"/>
<pin id="683" dir="0" index="70" bw="32" slack="0"/>
<pin id="684" dir="0" index="71" bw="32" slack="0"/>
<pin id="685" dir="0" index="72" bw="32" slack="0"/>
<pin id="686" dir="0" index="73" bw="32" slack="0"/>
<pin id="687" dir="0" index="74" bw="32" slack="0"/>
<pin id="688" dir="0" index="75" bw="32" slack="0"/>
<pin id="689" dir="0" index="76" bw="32" slack="0"/>
<pin id="690" dir="0" index="77" bw="32" slack="0"/>
<pin id="691" dir="0" index="78" bw="21" slack="0"/>
<pin id="692" dir="0" index="79" bw="21" slack="0"/>
<pin id="693" dir="0" index="80" bw="21" slack="0"/>
<pin id="694" dir="0" index="81" bw="21" slack="0"/>
<pin id="695" dir="0" index="82" bw="32" slack="0"/>
<pin id="696" dir="0" index="83" bw="32" slack="0"/>
<pin id="697" dir="0" index="84" bw="32" slack="0"/>
<pin id="698" dir="0" index="85" bw="32" slack="0"/>
<pin id="699" dir="0" index="86" bw="32" slack="0"/>
<pin id="700" dir="0" index="87" bw="32" slack="0"/>
<pin id="701" dir="0" index="88" bw="32" slack="0"/>
<pin id="702" dir="0" index="89" bw="32" slack="0"/>
<pin id="703" dir="0" index="90" bw="32" slack="0"/>
<pin id="704" dir="0" index="91" bw="32" slack="0"/>
<pin id="705" dir="0" index="92" bw="32" slack="0"/>
<pin id="706" dir="0" index="93" bw="32" slack="0"/>
<pin id="707" dir="0" index="94" bw="21" slack="0"/>
<pin id="708" dir="0" index="95" bw="21" slack="0"/>
<pin id="709" dir="0" index="96" bw="21" slack="0"/>
<pin id="710" dir="0" index="97" bw="21" slack="0"/>
<pin id="711" dir="0" index="98" bw="32" slack="0"/>
<pin id="712" dir="0" index="99" bw="32" slack="0"/>
<pin id="713" dir="0" index="100" bw="32" slack="0"/>
<pin id="714" dir="0" index="101" bw="32" slack="0"/>
<pin id="715" dir="0" index="102" bw="32" slack="0"/>
<pin id="716" dir="0" index="103" bw="32" slack="0"/>
<pin id="717" dir="0" index="104" bw="32" slack="0"/>
<pin id="718" dir="0" index="105" bw="32" slack="0"/>
<pin id="719" dir="0" index="106" bw="32" slack="0"/>
<pin id="720" dir="0" index="107" bw="32" slack="0"/>
<pin id="721" dir="0" index="108" bw="32" slack="0"/>
<pin id="722" dir="0" index="109" bw="32" slack="0"/>
<pin id="723" dir="0" index="110" bw="21" slack="0"/>
<pin id="724" dir="0" index="111" bw="21" slack="0"/>
<pin id="725" dir="0" index="112" bw="21" slack="0"/>
<pin id="726" dir="0" index="113" bw="21" slack="0"/>
<pin id="727" dir="0" index="114" bw="32" slack="0"/>
<pin id="728" dir="0" index="115" bw="32" slack="0"/>
<pin id="729" dir="0" index="116" bw="32" slack="0"/>
<pin id="730" dir="0" index="117" bw="32" slack="0"/>
<pin id="731" dir="0" index="118" bw="32" slack="0"/>
<pin id="732" dir="0" index="119" bw="32" slack="0"/>
<pin id="733" dir="0" index="120" bw="32" slack="0"/>
<pin id="734" dir="0" index="121" bw="32" slack="0"/>
<pin id="735" dir="0" index="122" bw="32" slack="0"/>
<pin id="736" dir="0" index="123" bw="32" slack="0"/>
<pin id="737" dir="0" index="124" bw="32" slack="0"/>
<pin id="738" dir="0" index="125" bw="32" slack="0"/>
<pin id="739" dir="0" index="126" bw="21" slack="0"/>
<pin id="740" dir="0" index="127" bw="21" slack="0"/>
<pin id="741" dir="0" index="128" bw="21" slack="0"/>
<pin id="742" dir="0" index="129" bw="21" slack="0"/>
<pin id="743" dir="0" index="130" bw="32" slack="0"/>
<pin id="744" dir="0" index="131" bw="32" slack="0"/>
<pin id="745" dir="0" index="132" bw="32" slack="0"/>
<pin id="746" dir="0" index="133" bw="32" slack="0"/>
<pin id="747" dir="0" index="134" bw="32" slack="0"/>
<pin id="748" dir="0" index="135" bw="32" slack="0"/>
<pin id="749" dir="0" index="136" bw="32" slack="0"/>
<pin id="750" dir="0" index="137" bw="32" slack="0"/>
<pin id="751" dir="0" index="138" bw="32" slack="0"/>
<pin id="752" dir="0" index="139" bw="32" slack="0"/>
<pin id="753" dir="0" index="140" bw="32" slack="0"/>
<pin id="754" dir="0" index="141" bw="32" slack="0"/>
<pin id="755" dir="0" index="142" bw="21" slack="0"/>
<pin id="756" dir="0" index="143" bw="21" slack="0"/>
<pin id="757" dir="0" index="144" bw="21" slack="0"/>
<pin id="758" dir="0" index="145" bw="21" slack="0"/>
<pin id="759" dir="0" index="146" bw="32" slack="0"/>
<pin id="760" dir="0" index="147" bw="32" slack="0"/>
<pin id="761" dir="0" index="148" bw="32" slack="0"/>
<pin id="762" dir="0" index="149" bw="32" slack="0"/>
<pin id="763" dir="0" index="150" bw="32" slack="0"/>
<pin id="764" dir="0" index="151" bw="32" slack="0"/>
<pin id="765" dir="0" index="152" bw="32" slack="0"/>
<pin id="766" dir="0" index="153" bw="32" slack="0"/>
<pin id="767" dir="0" index="154" bw="32" slack="0"/>
<pin id="768" dir="0" index="155" bw="32" slack="0"/>
<pin id="769" dir="0" index="156" bw="32" slack="0"/>
<pin id="770" dir="0" index="157" bw="32" slack="0"/>
<pin id="771" dir="0" index="158" bw="21" slack="0"/>
<pin id="772" dir="0" index="159" bw="21" slack="0"/>
<pin id="773" dir="0" index="160" bw="21" slack="0"/>
<pin id="774" dir="0" index="161" bw="21" slack="0"/>
<pin id="775" dir="0" index="162" bw="32" slack="0"/>
<pin id="776" dir="0" index="163" bw="32" slack="0"/>
<pin id="777" dir="0" index="164" bw="32" slack="0"/>
<pin id="778" dir="0" index="165" bw="32" slack="0"/>
<pin id="779" dir="0" index="166" bw="32" slack="0"/>
<pin id="780" dir="0" index="167" bw="32" slack="0"/>
<pin id="781" dir="0" index="168" bw="32" slack="0"/>
<pin id="782" dir="0" index="169" bw="32" slack="0"/>
<pin id="783" dir="0" index="170" bw="32" slack="0"/>
<pin id="784" dir="0" index="171" bw="32" slack="0"/>
<pin id="785" dir="0" index="172" bw="32" slack="0"/>
<pin id="786" dir="0" index="173" bw="32" slack="0"/>
<pin id="787" dir="0" index="174" bw="21" slack="0"/>
<pin id="788" dir="0" index="175" bw="21" slack="0"/>
<pin id="789" dir="0" index="176" bw="21" slack="0"/>
<pin id="790" dir="0" index="177" bw="21" slack="0"/>
<pin id="791" dir="0" index="178" bw="32" slack="0"/>
<pin id="792" dir="0" index="179" bw="32" slack="0"/>
<pin id="793" dir="0" index="180" bw="32" slack="0"/>
<pin id="794" dir="0" index="181" bw="32" slack="0"/>
<pin id="795" dir="0" index="182" bw="32" slack="0"/>
<pin id="796" dir="0" index="183" bw="32" slack="0"/>
<pin id="797" dir="0" index="184" bw="32" slack="0"/>
<pin id="798" dir="0" index="185" bw="32" slack="0"/>
<pin id="799" dir="0" index="186" bw="32" slack="0"/>
<pin id="800" dir="0" index="187" bw="32" slack="0"/>
<pin id="801" dir="0" index="188" bw="32" slack="0"/>
<pin id="802" dir="0" index="189" bw="32" slack="0"/>
<pin id="803" dir="0" index="190" bw="21" slack="0"/>
<pin id="804" dir="0" index="191" bw="21" slack="0"/>
<pin id="805" dir="0" index="192" bw="21" slack="0"/>
<pin id="806" dir="0" index="193" bw="21" slack="0"/>
<pin id="807" dir="0" index="194" bw="32" slack="0"/>
<pin id="808" dir="0" index="195" bw="32" slack="0"/>
<pin id="809" dir="0" index="196" bw="32" slack="0"/>
<pin id="810" dir="0" index="197" bw="32" slack="0"/>
<pin id="811" dir="0" index="198" bw="32" slack="0"/>
<pin id="812" dir="0" index="199" bw="32" slack="0"/>
<pin id="813" dir="0" index="200" bw="32" slack="0"/>
<pin id="814" dir="0" index="201" bw="32" slack="0"/>
<pin id="815" dir="0" index="202" bw="32" slack="0"/>
<pin id="816" dir="0" index="203" bw="32" slack="0"/>
<pin id="817" dir="0" index="204" bw="32" slack="0"/>
<pin id="818" dir="0" index="205" bw="32" slack="0"/>
<pin id="819" dir="0" index="206" bw="21" slack="0"/>
<pin id="820" dir="0" index="207" bw="21" slack="0"/>
<pin id="821" dir="0" index="208" bw="21" slack="0"/>
<pin id="822" dir="0" index="209" bw="21" slack="0"/>
<pin id="823" dir="0" index="210" bw="32" slack="0"/>
<pin id="824" dir="0" index="211" bw="32" slack="0"/>
<pin id="825" dir="0" index="212" bw="32" slack="0"/>
<pin id="826" dir="0" index="213" bw="32" slack="0"/>
<pin id="827" dir="0" index="214" bw="32" slack="0"/>
<pin id="828" dir="0" index="215" bw="32" slack="0"/>
<pin id="829" dir="0" index="216" bw="32" slack="0"/>
<pin id="830" dir="0" index="217" bw="32" slack="0"/>
<pin id="831" dir="0" index="218" bw="32" slack="0"/>
<pin id="832" dir="0" index="219" bw="32" slack="0"/>
<pin id="833" dir="0" index="220" bw="32" slack="0"/>
<pin id="834" dir="0" index="221" bw="32" slack="0"/>
<pin id="835" dir="0" index="222" bw="21" slack="0"/>
<pin id="836" dir="0" index="223" bw="21" slack="0"/>
<pin id="837" dir="0" index="224" bw="21" slack="0"/>
<pin id="838" dir="0" index="225" bw="21" slack="0"/>
<pin id="839" dir="0" index="226" bw="32" slack="0"/>
<pin id="840" dir="0" index="227" bw="32" slack="0"/>
<pin id="841" dir="0" index="228" bw="32" slack="0"/>
<pin id="842" dir="0" index="229" bw="32" slack="0"/>
<pin id="843" dir="0" index="230" bw="32" slack="0"/>
<pin id="844" dir="0" index="231" bw="32" slack="0"/>
<pin id="845" dir="0" index="232" bw="32" slack="0"/>
<pin id="846" dir="0" index="233" bw="32" slack="0"/>
<pin id="847" dir="0" index="234" bw="32" slack="0"/>
<pin id="848" dir="0" index="235" bw="32" slack="0"/>
<pin id="849" dir="0" index="236" bw="32" slack="0"/>
<pin id="850" dir="0" index="237" bw="32" slack="0"/>
<pin id="851" dir="0" index="238" bw="21" slack="0"/>
<pin id="852" dir="0" index="239" bw="21" slack="0"/>
<pin id="853" dir="0" index="240" bw="21" slack="0"/>
<pin id="854" dir="0" index="241" bw="21" slack="0"/>
<pin id="855" dir="0" index="242" bw="32" slack="0"/>
<pin id="856" dir="0" index="243" bw="32" slack="0"/>
<pin id="857" dir="0" index="244" bw="32" slack="0"/>
<pin id="858" dir="0" index="245" bw="32" slack="0"/>
<pin id="859" dir="0" index="246" bw="32" slack="0"/>
<pin id="860" dir="0" index="247" bw="32" slack="0"/>
<pin id="861" dir="0" index="248" bw="32" slack="0"/>
<pin id="862" dir="0" index="249" bw="32" slack="0"/>
<pin id="863" dir="0" index="250" bw="32" slack="0"/>
<pin id="864" dir="0" index="251" bw="32" slack="0"/>
<pin id="865" dir="0" index="252" bw="32" slack="0"/>
<pin id="866" dir="0" index="253" bw="32" slack="0"/>
<pin id="867" dir="0" index="254" bw="21" slack="0"/>
<pin id="868" dir="0" index="255" bw="21" slack="0"/>
<pin id="869" dir="0" index="256" bw="21" slack="0"/>
<pin id="870" dir="0" index="257" bw="21" slack="0"/>
<pin id="871" dir="1" index="258" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="StgValue_28_shiftPhaseClass_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="0" slack="0"/>
<pin id="1131" dir="0" index="1" bw="21" slack="0"/>
<pin id="1132" dir="0" index="2" bw="4" slack="0"/>
<pin id="1133" dir="0" index="3" bw="32" slack="0"/>
<pin id="1134" dir="0" index="4" bw="32" slack="0"/>
<pin id="1135" dir="0" index="5" bw="32" slack="0"/>
<pin id="1136" dir="0" index="6" bw="32" slack="0"/>
<pin id="1137" dir="0" index="7" bw="32" slack="0"/>
<pin id="1138" dir="0" index="8" bw="32" slack="0"/>
<pin id="1139" dir="0" index="9" bw="32" slack="0"/>
<pin id="1140" dir="0" index="10" bw="32" slack="0"/>
<pin id="1141" dir="0" index="11" bw="32" slack="0"/>
<pin id="1142" dir="0" index="12" bw="32" slack="0"/>
<pin id="1143" dir="0" index="13" bw="32" slack="0"/>
<pin id="1144" dir="0" index="14" bw="32" slack="0"/>
<pin id="1145" dir="0" index="15" bw="21" slack="0"/>
<pin id="1146" dir="0" index="16" bw="21" slack="0"/>
<pin id="1147" dir="0" index="17" bw="21" slack="0"/>
<pin id="1148" dir="0" index="18" bw="21" slack="0"/>
<pin id="1149" dir="0" index="19" bw="32" slack="0"/>
<pin id="1150" dir="0" index="20" bw="32" slack="0"/>
<pin id="1151" dir="0" index="21" bw="32" slack="0"/>
<pin id="1152" dir="0" index="22" bw="32" slack="0"/>
<pin id="1153" dir="0" index="23" bw="32" slack="0"/>
<pin id="1154" dir="0" index="24" bw="32" slack="0"/>
<pin id="1155" dir="0" index="25" bw="32" slack="0"/>
<pin id="1156" dir="0" index="26" bw="32" slack="0"/>
<pin id="1157" dir="0" index="27" bw="32" slack="0"/>
<pin id="1158" dir="0" index="28" bw="32" slack="0"/>
<pin id="1159" dir="0" index="29" bw="32" slack="0"/>
<pin id="1160" dir="0" index="30" bw="32" slack="0"/>
<pin id="1161" dir="0" index="31" bw="21" slack="0"/>
<pin id="1162" dir="0" index="32" bw="21" slack="0"/>
<pin id="1163" dir="0" index="33" bw="21" slack="0"/>
<pin id="1164" dir="0" index="34" bw="21" slack="0"/>
<pin id="1165" dir="0" index="35" bw="32" slack="0"/>
<pin id="1166" dir="0" index="36" bw="32" slack="0"/>
<pin id="1167" dir="0" index="37" bw="32" slack="0"/>
<pin id="1168" dir="0" index="38" bw="32" slack="0"/>
<pin id="1169" dir="0" index="39" bw="32" slack="0"/>
<pin id="1170" dir="0" index="40" bw="32" slack="0"/>
<pin id="1171" dir="0" index="41" bw="32" slack="0"/>
<pin id="1172" dir="0" index="42" bw="32" slack="0"/>
<pin id="1173" dir="0" index="43" bw="32" slack="0"/>
<pin id="1174" dir="0" index="44" bw="32" slack="0"/>
<pin id="1175" dir="0" index="45" bw="32" slack="0"/>
<pin id="1176" dir="0" index="46" bw="32" slack="0"/>
<pin id="1177" dir="0" index="47" bw="21" slack="0"/>
<pin id="1178" dir="0" index="48" bw="21" slack="0"/>
<pin id="1179" dir="0" index="49" bw="21" slack="0"/>
<pin id="1180" dir="0" index="50" bw="21" slack="0"/>
<pin id="1181" dir="0" index="51" bw="32" slack="0"/>
<pin id="1182" dir="0" index="52" bw="32" slack="0"/>
<pin id="1183" dir="0" index="53" bw="32" slack="0"/>
<pin id="1184" dir="0" index="54" bw="32" slack="0"/>
<pin id="1185" dir="0" index="55" bw="32" slack="0"/>
<pin id="1186" dir="0" index="56" bw="32" slack="0"/>
<pin id="1187" dir="0" index="57" bw="32" slack="0"/>
<pin id="1188" dir="0" index="58" bw="32" slack="0"/>
<pin id="1189" dir="0" index="59" bw="32" slack="0"/>
<pin id="1190" dir="0" index="60" bw="32" slack="0"/>
<pin id="1191" dir="0" index="61" bw="32" slack="0"/>
<pin id="1192" dir="0" index="62" bw="32" slack="0"/>
<pin id="1193" dir="0" index="63" bw="21" slack="0"/>
<pin id="1194" dir="0" index="64" bw="21" slack="0"/>
<pin id="1195" dir="0" index="65" bw="21" slack="0"/>
<pin id="1196" dir="0" index="66" bw="21" slack="0"/>
<pin id="1197" dir="0" index="67" bw="32" slack="0"/>
<pin id="1198" dir="0" index="68" bw="32" slack="0"/>
<pin id="1199" dir="0" index="69" bw="32" slack="0"/>
<pin id="1200" dir="0" index="70" bw="32" slack="0"/>
<pin id="1201" dir="0" index="71" bw="32" slack="0"/>
<pin id="1202" dir="0" index="72" bw="32" slack="0"/>
<pin id="1203" dir="0" index="73" bw="32" slack="0"/>
<pin id="1204" dir="0" index="74" bw="32" slack="0"/>
<pin id="1205" dir="0" index="75" bw="32" slack="0"/>
<pin id="1206" dir="0" index="76" bw="32" slack="0"/>
<pin id="1207" dir="0" index="77" bw="32" slack="0"/>
<pin id="1208" dir="0" index="78" bw="32" slack="0"/>
<pin id="1209" dir="0" index="79" bw="21" slack="0"/>
<pin id="1210" dir="0" index="80" bw="21" slack="0"/>
<pin id="1211" dir="0" index="81" bw="21" slack="0"/>
<pin id="1212" dir="0" index="82" bw="21" slack="0"/>
<pin id="1213" dir="0" index="83" bw="32" slack="0"/>
<pin id="1214" dir="0" index="84" bw="32" slack="0"/>
<pin id="1215" dir="0" index="85" bw="32" slack="0"/>
<pin id="1216" dir="0" index="86" bw="32" slack="0"/>
<pin id="1217" dir="0" index="87" bw="32" slack="0"/>
<pin id="1218" dir="0" index="88" bw="32" slack="0"/>
<pin id="1219" dir="0" index="89" bw="32" slack="0"/>
<pin id="1220" dir="0" index="90" bw="32" slack="0"/>
<pin id="1221" dir="0" index="91" bw="32" slack="0"/>
<pin id="1222" dir="0" index="92" bw="32" slack="0"/>
<pin id="1223" dir="0" index="93" bw="32" slack="0"/>
<pin id="1224" dir="0" index="94" bw="32" slack="0"/>
<pin id="1225" dir="0" index="95" bw="21" slack="0"/>
<pin id="1226" dir="0" index="96" bw="21" slack="0"/>
<pin id="1227" dir="0" index="97" bw="21" slack="0"/>
<pin id="1228" dir="0" index="98" bw="21" slack="0"/>
<pin id="1229" dir="0" index="99" bw="32" slack="0"/>
<pin id="1230" dir="0" index="100" bw="32" slack="0"/>
<pin id="1231" dir="0" index="101" bw="32" slack="0"/>
<pin id="1232" dir="0" index="102" bw="32" slack="0"/>
<pin id="1233" dir="0" index="103" bw="32" slack="0"/>
<pin id="1234" dir="0" index="104" bw="32" slack="0"/>
<pin id="1235" dir="0" index="105" bw="32" slack="0"/>
<pin id="1236" dir="0" index="106" bw="32" slack="0"/>
<pin id="1237" dir="0" index="107" bw="32" slack="0"/>
<pin id="1238" dir="0" index="108" bw="32" slack="0"/>
<pin id="1239" dir="0" index="109" bw="32" slack="0"/>
<pin id="1240" dir="0" index="110" bw="32" slack="0"/>
<pin id="1241" dir="0" index="111" bw="21" slack="0"/>
<pin id="1242" dir="0" index="112" bw="21" slack="0"/>
<pin id="1243" dir="0" index="113" bw="21" slack="0"/>
<pin id="1244" dir="0" index="114" bw="21" slack="0"/>
<pin id="1245" dir="0" index="115" bw="32" slack="0"/>
<pin id="1246" dir="0" index="116" bw="32" slack="0"/>
<pin id="1247" dir="0" index="117" bw="32" slack="0"/>
<pin id="1248" dir="0" index="118" bw="32" slack="0"/>
<pin id="1249" dir="0" index="119" bw="32" slack="0"/>
<pin id="1250" dir="0" index="120" bw="32" slack="0"/>
<pin id="1251" dir="0" index="121" bw="32" slack="0"/>
<pin id="1252" dir="0" index="122" bw="32" slack="0"/>
<pin id="1253" dir="0" index="123" bw="32" slack="0"/>
<pin id="1254" dir="0" index="124" bw="32" slack="0"/>
<pin id="1255" dir="0" index="125" bw="32" slack="0"/>
<pin id="1256" dir="0" index="126" bw="32" slack="0"/>
<pin id="1257" dir="0" index="127" bw="21" slack="0"/>
<pin id="1258" dir="0" index="128" bw="21" slack="0"/>
<pin id="1259" dir="0" index="129" bw="21" slack="0"/>
<pin id="1260" dir="0" index="130" bw="21" slack="0"/>
<pin id="1261" dir="0" index="131" bw="32" slack="0"/>
<pin id="1262" dir="0" index="132" bw="32" slack="0"/>
<pin id="1263" dir="0" index="133" bw="32" slack="0"/>
<pin id="1264" dir="0" index="134" bw="32" slack="0"/>
<pin id="1265" dir="0" index="135" bw="32" slack="0"/>
<pin id="1266" dir="0" index="136" bw="32" slack="0"/>
<pin id="1267" dir="0" index="137" bw="32" slack="0"/>
<pin id="1268" dir="0" index="138" bw="32" slack="0"/>
<pin id="1269" dir="0" index="139" bw="32" slack="0"/>
<pin id="1270" dir="0" index="140" bw="32" slack="0"/>
<pin id="1271" dir="0" index="141" bw="32" slack="0"/>
<pin id="1272" dir="0" index="142" bw="32" slack="0"/>
<pin id="1273" dir="0" index="143" bw="21" slack="0"/>
<pin id="1274" dir="0" index="144" bw="21" slack="0"/>
<pin id="1275" dir="0" index="145" bw="21" slack="0"/>
<pin id="1276" dir="0" index="146" bw="21" slack="0"/>
<pin id="1277" dir="0" index="147" bw="32" slack="0"/>
<pin id="1278" dir="0" index="148" bw="32" slack="0"/>
<pin id="1279" dir="0" index="149" bw="32" slack="0"/>
<pin id="1280" dir="0" index="150" bw="32" slack="0"/>
<pin id="1281" dir="0" index="151" bw="32" slack="0"/>
<pin id="1282" dir="0" index="152" bw="32" slack="0"/>
<pin id="1283" dir="0" index="153" bw="32" slack="0"/>
<pin id="1284" dir="0" index="154" bw="32" slack="0"/>
<pin id="1285" dir="0" index="155" bw="32" slack="0"/>
<pin id="1286" dir="0" index="156" bw="32" slack="0"/>
<pin id="1287" dir="0" index="157" bw="32" slack="0"/>
<pin id="1288" dir="0" index="158" bw="32" slack="0"/>
<pin id="1289" dir="0" index="159" bw="21" slack="0"/>
<pin id="1290" dir="0" index="160" bw="21" slack="0"/>
<pin id="1291" dir="0" index="161" bw="21" slack="0"/>
<pin id="1292" dir="0" index="162" bw="21" slack="0"/>
<pin id="1293" dir="0" index="163" bw="32" slack="0"/>
<pin id="1294" dir="0" index="164" bw="32" slack="0"/>
<pin id="1295" dir="0" index="165" bw="32" slack="0"/>
<pin id="1296" dir="0" index="166" bw="32" slack="0"/>
<pin id="1297" dir="0" index="167" bw="32" slack="0"/>
<pin id="1298" dir="0" index="168" bw="32" slack="0"/>
<pin id="1299" dir="0" index="169" bw="32" slack="0"/>
<pin id="1300" dir="0" index="170" bw="32" slack="0"/>
<pin id="1301" dir="0" index="171" bw="32" slack="0"/>
<pin id="1302" dir="0" index="172" bw="32" slack="0"/>
<pin id="1303" dir="0" index="173" bw="32" slack="0"/>
<pin id="1304" dir="0" index="174" bw="32" slack="0"/>
<pin id="1305" dir="0" index="175" bw="21" slack="0"/>
<pin id="1306" dir="0" index="176" bw="21" slack="0"/>
<pin id="1307" dir="0" index="177" bw="21" slack="0"/>
<pin id="1308" dir="0" index="178" bw="21" slack="0"/>
<pin id="1309" dir="0" index="179" bw="32" slack="0"/>
<pin id="1310" dir="0" index="180" bw="32" slack="0"/>
<pin id="1311" dir="0" index="181" bw="32" slack="0"/>
<pin id="1312" dir="0" index="182" bw="32" slack="0"/>
<pin id="1313" dir="0" index="183" bw="32" slack="0"/>
<pin id="1314" dir="0" index="184" bw="32" slack="0"/>
<pin id="1315" dir="0" index="185" bw="32" slack="0"/>
<pin id="1316" dir="0" index="186" bw="32" slack="0"/>
<pin id="1317" dir="0" index="187" bw="32" slack="0"/>
<pin id="1318" dir="0" index="188" bw="32" slack="0"/>
<pin id="1319" dir="0" index="189" bw="32" slack="0"/>
<pin id="1320" dir="0" index="190" bw="32" slack="0"/>
<pin id="1321" dir="0" index="191" bw="21" slack="0"/>
<pin id="1322" dir="0" index="192" bw="21" slack="0"/>
<pin id="1323" dir="0" index="193" bw="21" slack="0"/>
<pin id="1324" dir="0" index="194" bw="21" slack="0"/>
<pin id="1325" dir="0" index="195" bw="32" slack="0"/>
<pin id="1326" dir="0" index="196" bw="32" slack="0"/>
<pin id="1327" dir="0" index="197" bw="32" slack="0"/>
<pin id="1328" dir="0" index="198" bw="32" slack="0"/>
<pin id="1329" dir="0" index="199" bw="32" slack="0"/>
<pin id="1330" dir="0" index="200" bw="32" slack="0"/>
<pin id="1331" dir="0" index="201" bw="32" slack="0"/>
<pin id="1332" dir="0" index="202" bw="32" slack="0"/>
<pin id="1333" dir="0" index="203" bw="32" slack="0"/>
<pin id="1334" dir="0" index="204" bw="32" slack="0"/>
<pin id="1335" dir="0" index="205" bw="32" slack="0"/>
<pin id="1336" dir="0" index="206" bw="32" slack="0"/>
<pin id="1337" dir="0" index="207" bw="21" slack="0"/>
<pin id="1338" dir="0" index="208" bw="21" slack="0"/>
<pin id="1339" dir="0" index="209" bw="21" slack="0"/>
<pin id="1340" dir="0" index="210" bw="21" slack="0"/>
<pin id="1341" dir="0" index="211" bw="32" slack="0"/>
<pin id="1342" dir="0" index="212" bw="32" slack="0"/>
<pin id="1343" dir="0" index="213" bw="32" slack="0"/>
<pin id="1344" dir="0" index="214" bw="32" slack="0"/>
<pin id="1345" dir="0" index="215" bw="32" slack="0"/>
<pin id="1346" dir="0" index="216" bw="32" slack="0"/>
<pin id="1347" dir="0" index="217" bw="32" slack="0"/>
<pin id="1348" dir="0" index="218" bw="32" slack="0"/>
<pin id="1349" dir="0" index="219" bw="32" slack="0"/>
<pin id="1350" dir="0" index="220" bw="32" slack="0"/>
<pin id="1351" dir="0" index="221" bw="32" slack="0"/>
<pin id="1352" dir="0" index="222" bw="32" slack="0"/>
<pin id="1353" dir="0" index="223" bw="21" slack="0"/>
<pin id="1354" dir="0" index="224" bw="21" slack="0"/>
<pin id="1355" dir="0" index="225" bw="21" slack="0"/>
<pin id="1356" dir="0" index="226" bw="21" slack="0"/>
<pin id="1357" dir="0" index="227" bw="32" slack="0"/>
<pin id="1358" dir="0" index="228" bw="32" slack="0"/>
<pin id="1359" dir="0" index="229" bw="32" slack="0"/>
<pin id="1360" dir="0" index="230" bw="32" slack="0"/>
<pin id="1361" dir="0" index="231" bw="32" slack="0"/>
<pin id="1362" dir="0" index="232" bw="32" slack="0"/>
<pin id="1363" dir="0" index="233" bw="32" slack="0"/>
<pin id="1364" dir="0" index="234" bw="32" slack="0"/>
<pin id="1365" dir="0" index="235" bw="32" slack="0"/>
<pin id="1366" dir="0" index="236" bw="32" slack="0"/>
<pin id="1367" dir="0" index="237" bw="32" slack="0"/>
<pin id="1368" dir="0" index="238" bw="32" slack="0"/>
<pin id="1369" dir="0" index="239" bw="21" slack="0"/>
<pin id="1370" dir="0" index="240" bw="21" slack="0"/>
<pin id="1371" dir="0" index="241" bw="21" slack="0"/>
<pin id="1372" dir="0" index="242" bw="21" slack="0"/>
<pin id="1373" dir="0" index="243" bw="32" slack="0"/>
<pin id="1374" dir="0" index="244" bw="32" slack="0"/>
<pin id="1375" dir="0" index="245" bw="32" slack="0"/>
<pin id="1376" dir="0" index="246" bw="32" slack="0"/>
<pin id="1377" dir="0" index="247" bw="32" slack="0"/>
<pin id="1378" dir="0" index="248" bw="32" slack="0"/>
<pin id="1379" dir="0" index="249" bw="32" slack="0"/>
<pin id="1380" dir="0" index="250" bw="32" slack="0"/>
<pin id="1381" dir="0" index="251" bw="32" slack="0"/>
<pin id="1382" dir="0" index="252" bw="32" slack="0"/>
<pin id="1383" dir="0" index="253" bw="32" slack="0"/>
<pin id="1384" dir="0" index="254" bw="32" slack="0"/>
<pin id="1385" dir="0" index="255" bw="21" slack="0"/>
<pin id="1386" dir="0" index="256" bw="21" slack="0"/>
<pin id="1387" dir="0" index="257" bw="21" slack="0"/>
<pin id="1388" dir="0" index="258" bw="21" slack="0"/>
<pin id="1389" dir="1" index="259" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/3 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="grp_store_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="1" slack="0"/>
<pin id="1649" dir="0" index="1" bw="1" slack="0"/>
<pin id="1650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/2 StgValue_36/5 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="currentState_load_load_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="1" slack="0"/>
<pin id="1655" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="phaseClass_V_load_load_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="4" slack="0"/>
<pin id="1659" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass_V_load/3 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="p_Val2_s_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="33" slack="0"/>
<pin id="1664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="i_data_last_V_tmp_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="33" slack="0"/>
<pin id="1668" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="i_data_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="p_Val2_4_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="0"/>
<pin id="1672" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="StgValue_25_store_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="16" slack="0"/>
<pin id="1676" dir="0" index="1" bw="16" slack="0"/>
<pin id="1677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/3 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="p_0_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="21" slack="0"/>
<pin id="1682" dir="0" index="1" bw="16" slack="0"/>
<pin id="1683" dir="0" index="2" bw="1" slack="0"/>
<pin id="1684" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="StgValue_27_store_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="21" slack="0"/>
<pin id="1691" dir="0" index="1" bw="21" slack="0"/>
<pin id="1692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/3 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="tmp_6_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="1" slack="0"/>
<pin id="1697" dir="0" index="1" bw="4" slack="1"/>
<pin id="1698" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="StgValue_31_store_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="4" slack="0"/>
<pin id="1702" dir="0" index="1" bw="4" slack="0"/>
<pin id="1703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/4 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="StgValue_34_store_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="1" slack="0"/>
<pin id="1708" dir="0" index="1" bw="32" slack="0"/>
<pin id="1709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/5 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="StgValue_35_store_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="1" slack="0"/>
<pin id="1714" dir="0" index="1" bw="4" slack="0"/>
<pin id="1715" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/5 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="ret_V_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="22" slack="0"/>
<pin id="1720" dir="0" index="1" bw="32" slack="0"/>
<pin id="1721" dir="0" index="2" bw="5" slack="0"/>
<pin id="1722" dir="0" index="3" bw="6" slack="0"/>
<pin id="1723" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/13 "/>
</bind>
</comp>

<comp id="1728" class="1004" name="tmp_192_fu_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="32" slack="0"/>
<pin id="1730" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_192/13 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="tmp_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="0"/>
<pin id="1734" dir="0" index="1" bw="32" slack="1"/>
<pin id="1735" dir="0" index="2" bw="6" slack="0"/>
<pin id="1736" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="tmp_s_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="10" slack="1"/>
<pin id="1741" dir="0" index="1" bw="10" slack="0"/>
<pin id="1742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="ret_V_1_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="1" slack="0"/>
<pin id="1746" dir="0" index="1" bw="22" slack="1"/>
<pin id="1747" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/14 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="p_s_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="1" slack="0"/>
<pin id="1751" dir="0" index="1" bw="22" slack="1"/>
<pin id="1752" dir="0" index="2" bw="22" slack="0"/>
<pin id="1753" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/14 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="p_1_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="1" slack="0"/>
<pin id="1758" dir="0" index="1" bw="22" slack="0"/>
<pin id="1759" dir="0" index="2" bw="22" slack="1"/>
<pin id="1760" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/14 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="o_data_data_V_tmp_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="22" slack="0"/>
<pin id="1765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="o_data_data_V_tmp/14 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="loadCount_V_load_load_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="32" slack="0"/>
<pin id="1770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loadCount_V_load/15 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="tmp_4_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="0"/>
<pin id="1774" dir="0" index="1" bw="32" slack="0"/>
<pin id="1775" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/15 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="StgValue_76_store_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="32" slack="0"/>
<pin id="1780" dir="0" index="1" bw="32" slack="0"/>
<pin id="1781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/15 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="currentState_load_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="1" slack="1"/>
<pin id="1786" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="1788" class="1005" name="phaseClass_V_load_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="4" slack="1"/>
<pin id="1790" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phaseClass_V_load "/>
</bind>
</comp>

<comp id="1794" class="1005" name="i_data_last_V_tmp_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="1" slack="11"/>
<pin id="1796" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="i_data_last_V_tmp "/>
</bind>
</comp>

<comp id="1799" class="1005" name="start_V_read_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="1" slack="10"/>
<pin id="1801" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="1803" class="1005" name="p_Val2_2_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="32" slack="1"/>
<pin id="1805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="ret_V_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="22" slack="1"/>
<pin id="1810" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1815" class="1005" name="tmp_192_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="10" slack="1"/>
<pin id="1817" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_192 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="o_data_data_V_tmp_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="32" slack="1"/>
<pin id="1822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_data_data_V_tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="593"><net_src comp="532" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="0" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="2" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="546" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="8" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="609"><net_src comp="564" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="4" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="6" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="872"><net_src comp="542" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="873"><net_src comp="502" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="874"><net_src comp="500" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="875"><net_src comp="504" pin="0"/><net_sink comp="612" pin=4"/></net>

<net id="876"><net_src comp="506" pin="0"/><net_sink comp="612" pin=5"/></net>

<net id="877"><net_src comp="508" pin="0"/><net_sink comp="612" pin=6"/></net>

<net id="878"><net_src comp="510" pin="0"/><net_sink comp="612" pin=7"/></net>

<net id="879"><net_src comp="512" pin="0"/><net_sink comp="612" pin=8"/></net>

<net id="880"><net_src comp="514" pin="0"/><net_sink comp="612" pin=9"/></net>

<net id="881"><net_src comp="516" pin="0"/><net_sink comp="612" pin=10"/></net>

<net id="882"><net_src comp="518" pin="0"/><net_sink comp="612" pin=11"/></net>

<net id="883"><net_src comp="520" pin="0"/><net_sink comp="612" pin=12"/></net>

<net id="884"><net_src comp="522" pin="0"/><net_sink comp="612" pin=13"/></net>

<net id="885"><net_src comp="524" pin="0"/><net_sink comp="612" pin=14"/></net>

<net id="886"><net_src comp="526" pin="0"/><net_sink comp="612" pin=15"/></net>

<net id="887"><net_src comp="528" pin="0"/><net_sink comp="612" pin=16"/></net>

<net id="888"><net_src comp="530" pin="0"/><net_sink comp="612" pin=17"/></net>

<net id="889"><net_src comp="470" pin="0"/><net_sink comp="612" pin=18"/></net>

<net id="890"><net_src comp="468" pin="0"/><net_sink comp="612" pin=19"/></net>

<net id="891"><net_src comp="472" pin="0"/><net_sink comp="612" pin=20"/></net>

<net id="892"><net_src comp="474" pin="0"/><net_sink comp="612" pin=21"/></net>

<net id="893"><net_src comp="476" pin="0"/><net_sink comp="612" pin=22"/></net>

<net id="894"><net_src comp="478" pin="0"/><net_sink comp="612" pin=23"/></net>

<net id="895"><net_src comp="480" pin="0"/><net_sink comp="612" pin=24"/></net>

<net id="896"><net_src comp="482" pin="0"/><net_sink comp="612" pin=25"/></net>

<net id="897"><net_src comp="484" pin="0"/><net_sink comp="612" pin=26"/></net>

<net id="898"><net_src comp="486" pin="0"/><net_sink comp="612" pin=27"/></net>

<net id="899"><net_src comp="488" pin="0"/><net_sink comp="612" pin=28"/></net>

<net id="900"><net_src comp="490" pin="0"/><net_sink comp="612" pin=29"/></net>

<net id="901"><net_src comp="492" pin="0"/><net_sink comp="612" pin=30"/></net>

<net id="902"><net_src comp="494" pin="0"/><net_sink comp="612" pin=31"/></net>

<net id="903"><net_src comp="496" pin="0"/><net_sink comp="612" pin=32"/></net>

<net id="904"><net_src comp="498" pin="0"/><net_sink comp="612" pin=33"/></net>

<net id="905"><net_src comp="438" pin="0"/><net_sink comp="612" pin=34"/></net>

<net id="906"><net_src comp="436" pin="0"/><net_sink comp="612" pin=35"/></net>

<net id="907"><net_src comp="440" pin="0"/><net_sink comp="612" pin=36"/></net>

<net id="908"><net_src comp="442" pin="0"/><net_sink comp="612" pin=37"/></net>

<net id="909"><net_src comp="444" pin="0"/><net_sink comp="612" pin=38"/></net>

<net id="910"><net_src comp="446" pin="0"/><net_sink comp="612" pin=39"/></net>

<net id="911"><net_src comp="448" pin="0"/><net_sink comp="612" pin=40"/></net>

<net id="912"><net_src comp="450" pin="0"/><net_sink comp="612" pin=41"/></net>

<net id="913"><net_src comp="452" pin="0"/><net_sink comp="612" pin=42"/></net>

<net id="914"><net_src comp="454" pin="0"/><net_sink comp="612" pin=43"/></net>

<net id="915"><net_src comp="456" pin="0"/><net_sink comp="612" pin=44"/></net>

<net id="916"><net_src comp="458" pin="0"/><net_sink comp="612" pin=45"/></net>

<net id="917"><net_src comp="460" pin="0"/><net_sink comp="612" pin=46"/></net>

<net id="918"><net_src comp="462" pin="0"/><net_sink comp="612" pin=47"/></net>

<net id="919"><net_src comp="464" pin="0"/><net_sink comp="612" pin=48"/></net>

<net id="920"><net_src comp="466" pin="0"/><net_sink comp="612" pin=49"/></net>

<net id="921"><net_src comp="406" pin="0"/><net_sink comp="612" pin=50"/></net>

<net id="922"><net_src comp="404" pin="0"/><net_sink comp="612" pin=51"/></net>

<net id="923"><net_src comp="408" pin="0"/><net_sink comp="612" pin=52"/></net>

<net id="924"><net_src comp="410" pin="0"/><net_sink comp="612" pin=53"/></net>

<net id="925"><net_src comp="412" pin="0"/><net_sink comp="612" pin=54"/></net>

<net id="926"><net_src comp="414" pin="0"/><net_sink comp="612" pin=55"/></net>

<net id="927"><net_src comp="416" pin="0"/><net_sink comp="612" pin=56"/></net>

<net id="928"><net_src comp="418" pin="0"/><net_sink comp="612" pin=57"/></net>

<net id="929"><net_src comp="420" pin="0"/><net_sink comp="612" pin=58"/></net>

<net id="930"><net_src comp="422" pin="0"/><net_sink comp="612" pin=59"/></net>

<net id="931"><net_src comp="424" pin="0"/><net_sink comp="612" pin=60"/></net>

<net id="932"><net_src comp="426" pin="0"/><net_sink comp="612" pin=61"/></net>

<net id="933"><net_src comp="428" pin="0"/><net_sink comp="612" pin=62"/></net>

<net id="934"><net_src comp="430" pin="0"/><net_sink comp="612" pin=63"/></net>

<net id="935"><net_src comp="432" pin="0"/><net_sink comp="612" pin=64"/></net>

<net id="936"><net_src comp="434" pin="0"/><net_sink comp="612" pin=65"/></net>

<net id="937"><net_src comp="374" pin="0"/><net_sink comp="612" pin=66"/></net>

<net id="938"><net_src comp="372" pin="0"/><net_sink comp="612" pin=67"/></net>

<net id="939"><net_src comp="376" pin="0"/><net_sink comp="612" pin=68"/></net>

<net id="940"><net_src comp="378" pin="0"/><net_sink comp="612" pin=69"/></net>

<net id="941"><net_src comp="380" pin="0"/><net_sink comp="612" pin=70"/></net>

<net id="942"><net_src comp="382" pin="0"/><net_sink comp="612" pin=71"/></net>

<net id="943"><net_src comp="384" pin="0"/><net_sink comp="612" pin=72"/></net>

<net id="944"><net_src comp="386" pin="0"/><net_sink comp="612" pin=73"/></net>

<net id="945"><net_src comp="388" pin="0"/><net_sink comp="612" pin=74"/></net>

<net id="946"><net_src comp="390" pin="0"/><net_sink comp="612" pin=75"/></net>

<net id="947"><net_src comp="392" pin="0"/><net_sink comp="612" pin=76"/></net>

<net id="948"><net_src comp="394" pin="0"/><net_sink comp="612" pin=77"/></net>

<net id="949"><net_src comp="396" pin="0"/><net_sink comp="612" pin=78"/></net>

<net id="950"><net_src comp="398" pin="0"/><net_sink comp="612" pin=79"/></net>

<net id="951"><net_src comp="400" pin="0"/><net_sink comp="612" pin=80"/></net>

<net id="952"><net_src comp="402" pin="0"/><net_sink comp="612" pin=81"/></net>

<net id="953"><net_src comp="342" pin="0"/><net_sink comp="612" pin=82"/></net>

<net id="954"><net_src comp="340" pin="0"/><net_sink comp="612" pin=83"/></net>

<net id="955"><net_src comp="344" pin="0"/><net_sink comp="612" pin=84"/></net>

<net id="956"><net_src comp="346" pin="0"/><net_sink comp="612" pin=85"/></net>

<net id="957"><net_src comp="348" pin="0"/><net_sink comp="612" pin=86"/></net>

<net id="958"><net_src comp="350" pin="0"/><net_sink comp="612" pin=87"/></net>

<net id="959"><net_src comp="352" pin="0"/><net_sink comp="612" pin=88"/></net>

<net id="960"><net_src comp="354" pin="0"/><net_sink comp="612" pin=89"/></net>

<net id="961"><net_src comp="356" pin="0"/><net_sink comp="612" pin=90"/></net>

<net id="962"><net_src comp="358" pin="0"/><net_sink comp="612" pin=91"/></net>

<net id="963"><net_src comp="360" pin="0"/><net_sink comp="612" pin=92"/></net>

<net id="964"><net_src comp="362" pin="0"/><net_sink comp="612" pin=93"/></net>

<net id="965"><net_src comp="364" pin="0"/><net_sink comp="612" pin=94"/></net>

<net id="966"><net_src comp="366" pin="0"/><net_sink comp="612" pin=95"/></net>

<net id="967"><net_src comp="368" pin="0"/><net_sink comp="612" pin=96"/></net>

<net id="968"><net_src comp="370" pin="0"/><net_sink comp="612" pin=97"/></net>

<net id="969"><net_src comp="310" pin="0"/><net_sink comp="612" pin=98"/></net>

<net id="970"><net_src comp="308" pin="0"/><net_sink comp="612" pin=99"/></net>

<net id="971"><net_src comp="312" pin="0"/><net_sink comp="612" pin=100"/></net>

<net id="972"><net_src comp="314" pin="0"/><net_sink comp="612" pin=101"/></net>

<net id="973"><net_src comp="316" pin="0"/><net_sink comp="612" pin=102"/></net>

<net id="974"><net_src comp="318" pin="0"/><net_sink comp="612" pin=103"/></net>

<net id="975"><net_src comp="320" pin="0"/><net_sink comp="612" pin=104"/></net>

<net id="976"><net_src comp="322" pin="0"/><net_sink comp="612" pin=105"/></net>

<net id="977"><net_src comp="324" pin="0"/><net_sink comp="612" pin=106"/></net>

<net id="978"><net_src comp="326" pin="0"/><net_sink comp="612" pin=107"/></net>

<net id="979"><net_src comp="328" pin="0"/><net_sink comp="612" pin=108"/></net>

<net id="980"><net_src comp="330" pin="0"/><net_sink comp="612" pin=109"/></net>

<net id="981"><net_src comp="332" pin="0"/><net_sink comp="612" pin=110"/></net>

<net id="982"><net_src comp="334" pin="0"/><net_sink comp="612" pin=111"/></net>

<net id="983"><net_src comp="336" pin="0"/><net_sink comp="612" pin=112"/></net>

<net id="984"><net_src comp="338" pin="0"/><net_sink comp="612" pin=113"/></net>

<net id="985"><net_src comp="278" pin="0"/><net_sink comp="612" pin=114"/></net>

<net id="986"><net_src comp="276" pin="0"/><net_sink comp="612" pin=115"/></net>

<net id="987"><net_src comp="280" pin="0"/><net_sink comp="612" pin=116"/></net>

<net id="988"><net_src comp="282" pin="0"/><net_sink comp="612" pin=117"/></net>

<net id="989"><net_src comp="284" pin="0"/><net_sink comp="612" pin=118"/></net>

<net id="990"><net_src comp="286" pin="0"/><net_sink comp="612" pin=119"/></net>

<net id="991"><net_src comp="288" pin="0"/><net_sink comp="612" pin=120"/></net>

<net id="992"><net_src comp="290" pin="0"/><net_sink comp="612" pin=121"/></net>

<net id="993"><net_src comp="292" pin="0"/><net_sink comp="612" pin=122"/></net>

<net id="994"><net_src comp="294" pin="0"/><net_sink comp="612" pin=123"/></net>

<net id="995"><net_src comp="296" pin="0"/><net_sink comp="612" pin=124"/></net>

<net id="996"><net_src comp="298" pin="0"/><net_sink comp="612" pin=125"/></net>

<net id="997"><net_src comp="300" pin="0"/><net_sink comp="612" pin=126"/></net>

<net id="998"><net_src comp="302" pin="0"/><net_sink comp="612" pin=127"/></net>

<net id="999"><net_src comp="304" pin="0"/><net_sink comp="612" pin=128"/></net>

<net id="1000"><net_src comp="306" pin="0"/><net_sink comp="612" pin=129"/></net>

<net id="1001"><net_src comp="246" pin="0"/><net_sink comp="612" pin=130"/></net>

<net id="1002"><net_src comp="244" pin="0"/><net_sink comp="612" pin=131"/></net>

<net id="1003"><net_src comp="248" pin="0"/><net_sink comp="612" pin=132"/></net>

<net id="1004"><net_src comp="250" pin="0"/><net_sink comp="612" pin=133"/></net>

<net id="1005"><net_src comp="252" pin="0"/><net_sink comp="612" pin=134"/></net>

<net id="1006"><net_src comp="254" pin="0"/><net_sink comp="612" pin=135"/></net>

<net id="1007"><net_src comp="256" pin="0"/><net_sink comp="612" pin=136"/></net>

<net id="1008"><net_src comp="258" pin="0"/><net_sink comp="612" pin=137"/></net>

<net id="1009"><net_src comp="260" pin="0"/><net_sink comp="612" pin=138"/></net>

<net id="1010"><net_src comp="262" pin="0"/><net_sink comp="612" pin=139"/></net>

<net id="1011"><net_src comp="264" pin="0"/><net_sink comp="612" pin=140"/></net>

<net id="1012"><net_src comp="266" pin="0"/><net_sink comp="612" pin=141"/></net>

<net id="1013"><net_src comp="268" pin="0"/><net_sink comp="612" pin=142"/></net>

<net id="1014"><net_src comp="270" pin="0"/><net_sink comp="612" pin=143"/></net>

<net id="1015"><net_src comp="272" pin="0"/><net_sink comp="612" pin=144"/></net>

<net id="1016"><net_src comp="274" pin="0"/><net_sink comp="612" pin=145"/></net>

<net id="1017"><net_src comp="214" pin="0"/><net_sink comp="612" pin=146"/></net>

<net id="1018"><net_src comp="212" pin="0"/><net_sink comp="612" pin=147"/></net>

<net id="1019"><net_src comp="216" pin="0"/><net_sink comp="612" pin=148"/></net>

<net id="1020"><net_src comp="218" pin="0"/><net_sink comp="612" pin=149"/></net>

<net id="1021"><net_src comp="220" pin="0"/><net_sink comp="612" pin=150"/></net>

<net id="1022"><net_src comp="222" pin="0"/><net_sink comp="612" pin=151"/></net>

<net id="1023"><net_src comp="224" pin="0"/><net_sink comp="612" pin=152"/></net>

<net id="1024"><net_src comp="226" pin="0"/><net_sink comp="612" pin=153"/></net>

<net id="1025"><net_src comp="228" pin="0"/><net_sink comp="612" pin=154"/></net>

<net id="1026"><net_src comp="230" pin="0"/><net_sink comp="612" pin=155"/></net>

<net id="1027"><net_src comp="232" pin="0"/><net_sink comp="612" pin=156"/></net>

<net id="1028"><net_src comp="234" pin="0"/><net_sink comp="612" pin=157"/></net>

<net id="1029"><net_src comp="236" pin="0"/><net_sink comp="612" pin=158"/></net>

<net id="1030"><net_src comp="238" pin="0"/><net_sink comp="612" pin=159"/></net>

<net id="1031"><net_src comp="240" pin="0"/><net_sink comp="612" pin=160"/></net>

<net id="1032"><net_src comp="242" pin="0"/><net_sink comp="612" pin=161"/></net>

<net id="1033"><net_src comp="182" pin="0"/><net_sink comp="612" pin=162"/></net>

<net id="1034"><net_src comp="180" pin="0"/><net_sink comp="612" pin=163"/></net>

<net id="1035"><net_src comp="184" pin="0"/><net_sink comp="612" pin=164"/></net>

<net id="1036"><net_src comp="186" pin="0"/><net_sink comp="612" pin=165"/></net>

<net id="1037"><net_src comp="188" pin="0"/><net_sink comp="612" pin=166"/></net>

<net id="1038"><net_src comp="190" pin="0"/><net_sink comp="612" pin=167"/></net>

<net id="1039"><net_src comp="192" pin="0"/><net_sink comp="612" pin=168"/></net>

<net id="1040"><net_src comp="194" pin="0"/><net_sink comp="612" pin=169"/></net>

<net id="1041"><net_src comp="196" pin="0"/><net_sink comp="612" pin=170"/></net>

<net id="1042"><net_src comp="198" pin="0"/><net_sink comp="612" pin=171"/></net>

<net id="1043"><net_src comp="200" pin="0"/><net_sink comp="612" pin=172"/></net>

<net id="1044"><net_src comp="202" pin="0"/><net_sink comp="612" pin=173"/></net>

<net id="1045"><net_src comp="204" pin="0"/><net_sink comp="612" pin=174"/></net>

<net id="1046"><net_src comp="206" pin="0"/><net_sink comp="612" pin=175"/></net>

<net id="1047"><net_src comp="208" pin="0"/><net_sink comp="612" pin=176"/></net>

<net id="1048"><net_src comp="210" pin="0"/><net_sink comp="612" pin=177"/></net>

<net id="1049"><net_src comp="150" pin="0"/><net_sink comp="612" pin=178"/></net>

<net id="1050"><net_src comp="148" pin="0"/><net_sink comp="612" pin=179"/></net>

<net id="1051"><net_src comp="152" pin="0"/><net_sink comp="612" pin=180"/></net>

<net id="1052"><net_src comp="154" pin="0"/><net_sink comp="612" pin=181"/></net>

<net id="1053"><net_src comp="156" pin="0"/><net_sink comp="612" pin=182"/></net>

<net id="1054"><net_src comp="158" pin="0"/><net_sink comp="612" pin=183"/></net>

<net id="1055"><net_src comp="160" pin="0"/><net_sink comp="612" pin=184"/></net>

<net id="1056"><net_src comp="162" pin="0"/><net_sink comp="612" pin=185"/></net>

<net id="1057"><net_src comp="164" pin="0"/><net_sink comp="612" pin=186"/></net>

<net id="1058"><net_src comp="166" pin="0"/><net_sink comp="612" pin=187"/></net>

<net id="1059"><net_src comp="168" pin="0"/><net_sink comp="612" pin=188"/></net>

<net id="1060"><net_src comp="170" pin="0"/><net_sink comp="612" pin=189"/></net>

<net id="1061"><net_src comp="172" pin="0"/><net_sink comp="612" pin=190"/></net>

<net id="1062"><net_src comp="174" pin="0"/><net_sink comp="612" pin=191"/></net>

<net id="1063"><net_src comp="176" pin="0"/><net_sink comp="612" pin=192"/></net>

<net id="1064"><net_src comp="178" pin="0"/><net_sink comp="612" pin=193"/></net>

<net id="1065"><net_src comp="118" pin="0"/><net_sink comp="612" pin=194"/></net>

<net id="1066"><net_src comp="116" pin="0"/><net_sink comp="612" pin=195"/></net>

<net id="1067"><net_src comp="120" pin="0"/><net_sink comp="612" pin=196"/></net>

<net id="1068"><net_src comp="122" pin="0"/><net_sink comp="612" pin=197"/></net>

<net id="1069"><net_src comp="124" pin="0"/><net_sink comp="612" pin=198"/></net>

<net id="1070"><net_src comp="126" pin="0"/><net_sink comp="612" pin=199"/></net>

<net id="1071"><net_src comp="128" pin="0"/><net_sink comp="612" pin=200"/></net>

<net id="1072"><net_src comp="130" pin="0"/><net_sink comp="612" pin=201"/></net>

<net id="1073"><net_src comp="132" pin="0"/><net_sink comp="612" pin=202"/></net>

<net id="1074"><net_src comp="134" pin="0"/><net_sink comp="612" pin=203"/></net>

<net id="1075"><net_src comp="136" pin="0"/><net_sink comp="612" pin=204"/></net>

<net id="1076"><net_src comp="138" pin="0"/><net_sink comp="612" pin=205"/></net>

<net id="1077"><net_src comp="140" pin="0"/><net_sink comp="612" pin=206"/></net>

<net id="1078"><net_src comp="142" pin="0"/><net_sink comp="612" pin=207"/></net>

<net id="1079"><net_src comp="144" pin="0"/><net_sink comp="612" pin=208"/></net>

<net id="1080"><net_src comp="146" pin="0"/><net_sink comp="612" pin=209"/></net>

<net id="1081"><net_src comp="86" pin="0"/><net_sink comp="612" pin=210"/></net>

<net id="1082"><net_src comp="84" pin="0"/><net_sink comp="612" pin=211"/></net>

<net id="1083"><net_src comp="88" pin="0"/><net_sink comp="612" pin=212"/></net>

<net id="1084"><net_src comp="90" pin="0"/><net_sink comp="612" pin=213"/></net>

<net id="1085"><net_src comp="92" pin="0"/><net_sink comp="612" pin=214"/></net>

<net id="1086"><net_src comp="94" pin="0"/><net_sink comp="612" pin=215"/></net>

<net id="1087"><net_src comp="96" pin="0"/><net_sink comp="612" pin=216"/></net>

<net id="1088"><net_src comp="98" pin="0"/><net_sink comp="612" pin=217"/></net>

<net id="1089"><net_src comp="100" pin="0"/><net_sink comp="612" pin=218"/></net>

<net id="1090"><net_src comp="102" pin="0"/><net_sink comp="612" pin=219"/></net>

<net id="1091"><net_src comp="104" pin="0"/><net_sink comp="612" pin=220"/></net>

<net id="1092"><net_src comp="106" pin="0"/><net_sink comp="612" pin=221"/></net>

<net id="1093"><net_src comp="108" pin="0"/><net_sink comp="612" pin=222"/></net>

<net id="1094"><net_src comp="110" pin="0"/><net_sink comp="612" pin=223"/></net>

<net id="1095"><net_src comp="112" pin="0"/><net_sink comp="612" pin=224"/></net>

<net id="1096"><net_src comp="114" pin="0"/><net_sink comp="612" pin=225"/></net>

<net id="1097"><net_src comp="54" pin="0"/><net_sink comp="612" pin=226"/></net>

<net id="1098"><net_src comp="52" pin="0"/><net_sink comp="612" pin=227"/></net>

<net id="1099"><net_src comp="56" pin="0"/><net_sink comp="612" pin=228"/></net>

<net id="1100"><net_src comp="58" pin="0"/><net_sink comp="612" pin=229"/></net>

<net id="1101"><net_src comp="60" pin="0"/><net_sink comp="612" pin=230"/></net>

<net id="1102"><net_src comp="62" pin="0"/><net_sink comp="612" pin=231"/></net>

<net id="1103"><net_src comp="64" pin="0"/><net_sink comp="612" pin=232"/></net>

<net id="1104"><net_src comp="66" pin="0"/><net_sink comp="612" pin=233"/></net>

<net id="1105"><net_src comp="68" pin="0"/><net_sink comp="612" pin=234"/></net>

<net id="1106"><net_src comp="70" pin="0"/><net_sink comp="612" pin=235"/></net>

<net id="1107"><net_src comp="72" pin="0"/><net_sink comp="612" pin=236"/></net>

<net id="1108"><net_src comp="74" pin="0"/><net_sink comp="612" pin=237"/></net>

<net id="1109"><net_src comp="76" pin="0"/><net_sink comp="612" pin=238"/></net>

<net id="1110"><net_src comp="78" pin="0"/><net_sink comp="612" pin=239"/></net>

<net id="1111"><net_src comp="80" pin="0"/><net_sink comp="612" pin=240"/></net>

<net id="1112"><net_src comp="82" pin="0"/><net_sink comp="612" pin=241"/></net>

<net id="1113"><net_src comp="22" pin="0"/><net_sink comp="612" pin=242"/></net>

<net id="1114"><net_src comp="20" pin="0"/><net_sink comp="612" pin=243"/></net>

<net id="1115"><net_src comp="24" pin="0"/><net_sink comp="612" pin=244"/></net>

<net id="1116"><net_src comp="26" pin="0"/><net_sink comp="612" pin=245"/></net>

<net id="1117"><net_src comp="28" pin="0"/><net_sink comp="612" pin=246"/></net>

<net id="1118"><net_src comp="30" pin="0"/><net_sink comp="612" pin=247"/></net>

<net id="1119"><net_src comp="32" pin="0"/><net_sink comp="612" pin=248"/></net>

<net id="1120"><net_src comp="34" pin="0"/><net_sink comp="612" pin=249"/></net>

<net id="1121"><net_src comp="36" pin="0"/><net_sink comp="612" pin=250"/></net>

<net id="1122"><net_src comp="38" pin="0"/><net_sink comp="612" pin=251"/></net>

<net id="1123"><net_src comp="40" pin="0"/><net_sink comp="612" pin=252"/></net>

<net id="1124"><net_src comp="42" pin="0"/><net_sink comp="612" pin=253"/></net>

<net id="1125"><net_src comp="44" pin="0"/><net_sink comp="612" pin=254"/></net>

<net id="1126"><net_src comp="46" pin="0"/><net_sink comp="612" pin=255"/></net>

<net id="1127"><net_src comp="48" pin="0"/><net_sink comp="612" pin=256"/></net>

<net id="1128"><net_src comp="50" pin="0"/><net_sink comp="612" pin=257"/></net>

<net id="1390"><net_src comp="540" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1391"><net_src comp="20" pin="0"/><net_sink comp="1129" pin=3"/></net>

<net id="1392"><net_src comp="22" pin="0"/><net_sink comp="1129" pin=4"/></net>

<net id="1393"><net_src comp="24" pin="0"/><net_sink comp="1129" pin=5"/></net>

<net id="1394"><net_src comp="26" pin="0"/><net_sink comp="1129" pin=6"/></net>

<net id="1395"><net_src comp="28" pin="0"/><net_sink comp="1129" pin=7"/></net>

<net id="1396"><net_src comp="30" pin="0"/><net_sink comp="1129" pin=8"/></net>

<net id="1397"><net_src comp="32" pin="0"/><net_sink comp="1129" pin=9"/></net>

<net id="1398"><net_src comp="34" pin="0"/><net_sink comp="1129" pin=10"/></net>

<net id="1399"><net_src comp="36" pin="0"/><net_sink comp="1129" pin=11"/></net>

<net id="1400"><net_src comp="38" pin="0"/><net_sink comp="1129" pin=12"/></net>

<net id="1401"><net_src comp="40" pin="0"/><net_sink comp="1129" pin=13"/></net>

<net id="1402"><net_src comp="42" pin="0"/><net_sink comp="1129" pin=14"/></net>

<net id="1403"><net_src comp="44" pin="0"/><net_sink comp="1129" pin=15"/></net>

<net id="1404"><net_src comp="46" pin="0"/><net_sink comp="1129" pin=16"/></net>

<net id="1405"><net_src comp="48" pin="0"/><net_sink comp="1129" pin=17"/></net>

<net id="1406"><net_src comp="50" pin="0"/><net_sink comp="1129" pin=18"/></net>

<net id="1407"><net_src comp="52" pin="0"/><net_sink comp="1129" pin=19"/></net>

<net id="1408"><net_src comp="54" pin="0"/><net_sink comp="1129" pin=20"/></net>

<net id="1409"><net_src comp="56" pin="0"/><net_sink comp="1129" pin=21"/></net>

<net id="1410"><net_src comp="58" pin="0"/><net_sink comp="1129" pin=22"/></net>

<net id="1411"><net_src comp="60" pin="0"/><net_sink comp="1129" pin=23"/></net>

<net id="1412"><net_src comp="62" pin="0"/><net_sink comp="1129" pin=24"/></net>

<net id="1413"><net_src comp="64" pin="0"/><net_sink comp="1129" pin=25"/></net>

<net id="1414"><net_src comp="66" pin="0"/><net_sink comp="1129" pin=26"/></net>

<net id="1415"><net_src comp="68" pin="0"/><net_sink comp="1129" pin=27"/></net>

<net id="1416"><net_src comp="70" pin="0"/><net_sink comp="1129" pin=28"/></net>

<net id="1417"><net_src comp="72" pin="0"/><net_sink comp="1129" pin=29"/></net>

<net id="1418"><net_src comp="74" pin="0"/><net_sink comp="1129" pin=30"/></net>

<net id="1419"><net_src comp="76" pin="0"/><net_sink comp="1129" pin=31"/></net>

<net id="1420"><net_src comp="78" pin="0"/><net_sink comp="1129" pin=32"/></net>

<net id="1421"><net_src comp="80" pin="0"/><net_sink comp="1129" pin=33"/></net>

<net id="1422"><net_src comp="82" pin="0"/><net_sink comp="1129" pin=34"/></net>

<net id="1423"><net_src comp="84" pin="0"/><net_sink comp="1129" pin=35"/></net>

<net id="1424"><net_src comp="86" pin="0"/><net_sink comp="1129" pin=36"/></net>

<net id="1425"><net_src comp="88" pin="0"/><net_sink comp="1129" pin=37"/></net>

<net id="1426"><net_src comp="90" pin="0"/><net_sink comp="1129" pin=38"/></net>

<net id="1427"><net_src comp="92" pin="0"/><net_sink comp="1129" pin=39"/></net>

<net id="1428"><net_src comp="94" pin="0"/><net_sink comp="1129" pin=40"/></net>

<net id="1429"><net_src comp="96" pin="0"/><net_sink comp="1129" pin=41"/></net>

<net id="1430"><net_src comp="98" pin="0"/><net_sink comp="1129" pin=42"/></net>

<net id="1431"><net_src comp="100" pin="0"/><net_sink comp="1129" pin=43"/></net>

<net id="1432"><net_src comp="102" pin="0"/><net_sink comp="1129" pin=44"/></net>

<net id="1433"><net_src comp="104" pin="0"/><net_sink comp="1129" pin=45"/></net>

<net id="1434"><net_src comp="106" pin="0"/><net_sink comp="1129" pin=46"/></net>

<net id="1435"><net_src comp="108" pin="0"/><net_sink comp="1129" pin=47"/></net>

<net id="1436"><net_src comp="110" pin="0"/><net_sink comp="1129" pin=48"/></net>

<net id="1437"><net_src comp="112" pin="0"/><net_sink comp="1129" pin=49"/></net>

<net id="1438"><net_src comp="114" pin="0"/><net_sink comp="1129" pin=50"/></net>

<net id="1439"><net_src comp="116" pin="0"/><net_sink comp="1129" pin=51"/></net>

<net id="1440"><net_src comp="118" pin="0"/><net_sink comp="1129" pin=52"/></net>

<net id="1441"><net_src comp="120" pin="0"/><net_sink comp="1129" pin=53"/></net>

<net id="1442"><net_src comp="122" pin="0"/><net_sink comp="1129" pin=54"/></net>

<net id="1443"><net_src comp="124" pin="0"/><net_sink comp="1129" pin=55"/></net>

<net id="1444"><net_src comp="126" pin="0"/><net_sink comp="1129" pin=56"/></net>

<net id="1445"><net_src comp="128" pin="0"/><net_sink comp="1129" pin=57"/></net>

<net id="1446"><net_src comp="130" pin="0"/><net_sink comp="1129" pin=58"/></net>

<net id="1447"><net_src comp="132" pin="0"/><net_sink comp="1129" pin=59"/></net>

<net id="1448"><net_src comp="134" pin="0"/><net_sink comp="1129" pin=60"/></net>

<net id="1449"><net_src comp="136" pin="0"/><net_sink comp="1129" pin=61"/></net>

<net id="1450"><net_src comp="138" pin="0"/><net_sink comp="1129" pin=62"/></net>

<net id="1451"><net_src comp="140" pin="0"/><net_sink comp="1129" pin=63"/></net>

<net id="1452"><net_src comp="142" pin="0"/><net_sink comp="1129" pin=64"/></net>

<net id="1453"><net_src comp="144" pin="0"/><net_sink comp="1129" pin=65"/></net>

<net id="1454"><net_src comp="146" pin="0"/><net_sink comp="1129" pin=66"/></net>

<net id="1455"><net_src comp="148" pin="0"/><net_sink comp="1129" pin=67"/></net>

<net id="1456"><net_src comp="150" pin="0"/><net_sink comp="1129" pin=68"/></net>

<net id="1457"><net_src comp="152" pin="0"/><net_sink comp="1129" pin=69"/></net>

<net id="1458"><net_src comp="154" pin="0"/><net_sink comp="1129" pin=70"/></net>

<net id="1459"><net_src comp="156" pin="0"/><net_sink comp="1129" pin=71"/></net>

<net id="1460"><net_src comp="158" pin="0"/><net_sink comp="1129" pin=72"/></net>

<net id="1461"><net_src comp="160" pin="0"/><net_sink comp="1129" pin=73"/></net>

<net id="1462"><net_src comp="162" pin="0"/><net_sink comp="1129" pin=74"/></net>

<net id="1463"><net_src comp="164" pin="0"/><net_sink comp="1129" pin=75"/></net>

<net id="1464"><net_src comp="166" pin="0"/><net_sink comp="1129" pin=76"/></net>

<net id="1465"><net_src comp="168" pin="0"/><net_sink comp="1129" pin=77"/></net>

<net id="1466"><net_src comp="170" pin="0"/><net_sink comp="1129" pin=78"/></net>

<net id="1467"><net_src comp="172" pin="0"/><net_sink comp="1129" pin=79"/></net>

<net id="1468"><net_src comp="174" pin="0"/><net_sink comp="1129" pin=80"/></net>

<net id="1469"><net_src comp="176" pin="0"/><net_sink comp="1129" pin=81"/></net>

<net id="1470"><net_src comp="178" pin="0"/><net_sink comp="1129" pin=82"/></net>

<net id="1471"><net_src comp="180" pin="0"/><net_sink comp="1129" pin=83"/></net>

<net id="1472"><net_src comp="182" pin="0"/><net_sink comp="1129" pin=84"/></net>

<net id="1473"><net_src comp="184" pin="0"/><net_sink comp="1129" pin=85"/></net>

<net id="1474"><net_src comp="186" pin="0"/><net_sink comp="1129" pin=86"/></net>

<net id="1475"><net_src comp="188" pin="0"/><net_sink comp="1129" pin=87"/></net>

<net id="1476"><net_src comp="190" pin="0"/><net_sink comp="1129" pin=88"/></net>

<net id="1477"><net_src comp="192" pin="0"/><net_sink comp="1129" pin=89"/></net>

<net id="1478"><net_src comp="194" pin="0"/><net_sink comp="1129" pin=90"/></net>

<net id="1479"><net_src comp="196" pin="0"/><net_sink comp="1129" pin=91"/></net>

<net id="1480"><net_src comp="198" pin="0"/><net_sink comp="1129" pin=92"/></net>

<net id="1481"><net_src comp="200" pin="0"/><net_sink comp="1129" pin=93"/></net>

<net id="1482"><net_src comp="202" pin="0"/><net_sink comp="1129" pin=94"/></net>

<net id="1483"><net_src comp="204" pin="0"/><net_sink comp="1129" pin=95"/></net>

<net id="1484"><net_src comp="206" pin="0"/><net_sink comp="1129" pin=96"/></net>

<net id="1485"><net_src comp="208" pin="0"/><net_sink comp="1129" pin=97"/></net>

<net id="1486"><net_src comp="210" pin="0"/><net_sink comp="1129" pin=98"/></net>

<net id="1487"><net_src comp="212" pin="0"/><net_sink comp="1129" pin=99"/></net>

<net id="1488"><net_src comp="214" pin="0"/><net_sink comp="1129" pin=100"/></net>

<net id="1489"><net_src comp="216" pin="0"/><net_sink comp="1129" pin=101"/></net>

<net id="1490"><net_src comp="218" pin="0"/><net_sink comp="1129" pin=102"/></net>

<net id="1491"><net_src comp="220" pin="0"/><net_sink comp="1129" pin=103"/></net>

<net id="1492"><net_src comp="222" pin="0"/><net_sink comp="1129" pin=104"/></net>

<net id="1493"><net_src comp="224" pin="0"/><net_sink comp="1129" pin=105"/></net>

<net id="1494"><net_src comp="226" pin="0"/><net_sink comp="1129" pin=106"/></net>

<net id="1495"><net_src comp="228" pin="0"/><net_sink comp="1129" pin=107"/></net>

<net id="1496"><net_src comp="230" pin="0"/><net_sink comp="1129" pin=108"/></net>

<net id="1497"><net_src comp="232" pin="0"/><net_sink comp="1129" pin=109"/></net>

<net id="1498"><net_src comp="234" pin="0"/><net_sink comp="1129" pin=110"/></net>

<net id="1499"><net_src comp="236" pin="0"/><net_sink comp="1129" pin=111"/></net>

<net id="1500"><net_src comp="238" pin="0"/><net_sink comp="1129" pin=112"/></net>

<net id="1501"><net_src comp="240" pin="0"/><net_sink comp="1129" pin=113"/></net>

<net id="1502"><net_src comp="242" pin="0"/><net_sink comp="1129" pin=114"/></net>

<net id="1503"><net_src comp="244" pin="0"/><net_sink comp="1129" pin=115"/></net>

<net id="1504"><net_src comp="246" pin="0"/><net_sink comp="1129" pin=116"/></net>

<net id="1505"><net_src comp="248" pin="0"/><net_sink comp="1129" pin=117"/></net>

<net id="1506"><net_src comp="250" pin="0"/><net_sink comp="1129" pin=118"/></net>

<net id="1507"><net_src comp="252" pin="0"/><net_sink comp="1129" pin=119"/></net>

<net id="1508"><net_src comp="254" pin="0"/><net_sink comp="1129" pin=120"/></net>

<net id="1509"><net_src comp="256" pin="0"/><net_sink comp="1129" pin=121"/></net>

<net id="1510"><net_src comp="258" pin="0"/><net_sink comp="1129" pin=122"/></net>

<net id="1511"><net_src comp="260" pin="0"/><net_sink comp="1129" pin=123"/></net>

<net id="1512"><net_src comp="262" pin="0"/><net_sink comp="1129" pin=124"/></net>

<net id="1513"><net_src comp="264" pin="0"/><net_sink comp="1129" pin=125"/></net>

<net id="1514"><net_src comp="266" pin="0"/><net_sink comp="1129" pin=126"/></net>

<net id="1515"><net_src comp="268" pin="0"/><net_sink comp="1129" pin=127"/></net>

<net id="1516"><net_src comp="270" pin="0"/><net_sink comp="1129" pin=128"/></net>

<net id="1517"><net_src comp="272" pin="0"/><net_sink comp="1129" pin=129"/></net>

<net id="1518"><net_src comp="274" pin="0"/><net_sink comp="1129" pin=130"/></net>

<net id="1519"><net_src comp="276" pin="0"/><net_sink comp="1129" pin=131"/></net>

<net id="1520"><net_src comp="278" pin="0"/><net_sink comp="1129" pin=132"/></net>

<net id="1521"><net_src comp="280" pin="0"/><net_sink comp="1129" pin=133"/></net>

<net id="1522"><net_src comp="282" pin="0"/><net_sink comp="1129" pin=134"/></net>

<net id="1523"><net_src comp="284" pin="0"/><net_sink comp="1129" pin=135"/></net>

<net id="1524"><net_src comp="286" pin="0"/><net_sink comp="1129" pin=136"/></net>

<net id="1525"><net_src comp="288" pin="0"/><net_sink comp="1129" pin=137"/></net>

<net id="1526"><net_src comp="290" pin="0"/><net_sink comp="1129" pin=138"/></net>

<net id="1527"><net_src comp="292" pin="0"/><net_sink comp="1129" pin=139"/></net>

<net id="1528"><net_src comp="294" pin="0"/><net_sink comp="1129" pin=140"/></net>

<net id="1529"><net_src comp="296" pin="0"/><net_sink comp="1129" pin=141"/></net>

<net id="1530"><net_src comp="298" pin="0"/><net_sink comp="1129" pin=142"/></net>

<net id="1531"><net_src comp="300" pin="0"/><net_sink comp="1129" pin=143"/></net>

<net id="1532"><net_src comp="302" pin="0"/><net_sink comp="1129" pin=144"/></net>

<net id="1533"><net_src comp="304" pin="0"/><net_sink comp="1129" pin=145"/></net>

<net id="1534"><net_src comp="306" pin="0"/><net_sink comp="1129" pin=146"/></net>

<net id="1535"><net_src comp="308" pin="0"/><net_sink comp="1129" pin=147"/></net>

<net id="1536"><net_src comp="310" pin="0"/><net_sink comp="1129" pin=148"/></net>

<net id="1537"><net_src comp="312" pin="0"/><net_sink comp="1129" pin=149"/></net>

<net id="1538"><net_src comp="314" pin="0"/><net_sink comp="1129" pin=150"/></net>

<net id="1539"><net_src comp="316" pin="0"/><net_sink comp="1129" pin=151"/></net>

<net id="1540"><net_src comp="318" pin="0"/><net_sink comp="1129" pin=152"/></net>

<net id="1541"><net_src comp="320" pin="0"/><net_sink comp="1129" pin=153"/></net>

<net id="1542"><net_src comp="322" pin="0"/><net_sink comp="1129" pin=154"/></net>

<net id="1543"><net_src comp="324" pin="0"/><net_sink comp="1129" pin=155"/></net>

<net id="1544"><net_src comp="326" pin="0"/><net_sink comp="1129" pin=156"/></net>

<net id="1545"><net_src comp="328" pin="0"/><net_sink comp="1129" pin=157"/></net>

<net id="1546"><net_src comp="330" pin="0"/><net_sink comp="1129" pin=158"/></net>

<net id="1547"><net_src comp="332" pin="0"/><net_sink comp="1129" pin=159"/></net>

<net id="1548"><net_src comp="334" pin="0"/><net_sink comp="1129" pin=160"/></net>

<net id="1549"><net_src comp="336" pin="0"/><net_sink comp="1129" pin=161"/></net>

<net id="1550"><net_src comp="338" pin="0"/><net_sink comp="1129" pin=162"/></net>

<net id="1551"><net_src comp="340" pin="0"/><net_sink comp="1129" pin=163"/></net>

<net id="1552"><net_src comp="342" pin="0"/><net_sink comp="1129" pin=164"/></net>

<net id="1553"><net_src comp="344" pin="0"/><net_sink comp="1129" pin=165"/></net>

<net id="1554"><net_src comp="346" pin="0"/><net_sink comp="1129" pin=166"/></net>

<net id="1555"><net_src comp="348" pin="0"/><net_sink comp="1129" pin=167"/></net>

<net id="1556"><net_src comp="350" pin="0"/><net_sink comp="1129" pin=168"/></net>

<net id="1557"><net_src comp="352" pin="0"/><net_sink comp="1129" pin=169"/></net>

<net id="1558"><net_src comp="354" pin="0"/><net_sink comp="1129" pin=170"/></net>

<net id="1559"><net_src comp="356" pin="0"/><net_sink comp="1129" pin=171"/></net>

<net id="1560"><net_src comp="358" pin="0"/><net_sink comp="1129" pin=172"/></net>

<net id="1561"><net_src comp="360" pin="0"/><net_sink comp="1129" pin=173"/></net>

<net id="1562"><net_src comp="362" pin="0"/><net_sink comp="1129" pin=174"/></net>

<net id="1563"><net_src comp="364" pin="0"/><net_sink comp="1129" pin=175"/></net>

<net id="1564"><net_src comp="366" pin="0"/><net_sink comp="1129" pin=176"/></net>

<net id="1565"><net_src comp="368" pin="0"/><net_sink comp="1129" pin=177"/></net>

<net id="1566"><net_src comp="370" pin="0"/><net_sink comp="1129" pin=178"/></net>

<net id="1567"><net_src comp="372" pin="0"/><net_sink comp="1129" pin=179"/></net>

<net id="1568"><net_src comp="374" pin="0"/><net_sink comp="1129" pin=180"/></net>

<net id="1569"><net_src comp="376" pin="0"/><net_sink comp="1129" pin=181"/></net>

<net id="1570"><net_src comp="378" pin="0"/><net_sink comp="1129" pin=182"/></net>

<net id="1571"><net_src comp="380" pin="0"/><net_sink comp="1129" pin=183"/></net>

<net id="1572"><net_src comp="382" pin="0"/><net_sink comp="1129" pin=184"/></net>

<net id="1573"><net_src comp="384" pin="0"/><net_sink comp="1129" pin=185"/></net>

<net id="1574"><net_src comp="386" pin="0"/><net_sink comp="1129" pin=186"/></net>

<net id="1575"><net_src comp="388" pin="0"/><net_sink comp="1129" pin=187"/></net>

<net id="1576"><net_src comp="390" pin="0"/><net_sink comp="1129" pin=188"/></net>

<net id="1577"><net_src comp="392" pin="0"/><net_sink comp="1129" pin=189"/></net>

<net id="1578"><net_src comp="394" pin="0"/><net_sink comp="1129" pin=190"/></net>

<net id="1579"><net_src comp="396" pin="0"/><net_sink comp="1129" pin=191"/></net>

<net id="1580"><net_src comp="398" pin="0"/><net_sink comp="1129" pin=192"/></net>

<net id="1581"><net_src comp="400" pin="0"/><net_sink comp="1129" pin=193"/></net>

<net id="1582"><net_src comp="402" pin="0"/><net_sink comp="1129" pin=194"/></net>

<net id="1583"><net_src comp="404" pin="0"/><net_sink comp="1129" pin=195"/></net>

<net id="1584"><net_src comp="406" pin="0"/><net_sink comp="1129" pin=196"/></net>

<net id="1585"><net_src comp="408" pin="0"/><net_sink comp="1129" pin=197"/></net>

<net id="1586"><net_src comp="410" pin="0"/><net_sink comp="1129" pin=198"/></net>

<net id="1587"><net_src comp="412" pin="0"/><net_sink comp="1129" pin=199"/></net>

<net id="1588"><net_src comp="414" pin="0"/><net_sink comp="1129" pin=200"/></net>

<net id="1589"><net_src comp="416" pin="0"/><net_sink comp="1129" pin=201"/></net>

<net id="1590"><net_src comp="418" pin="0"/><net_sink comp="1129" pin=202"/></net>

<net id="1591"><net_src comp="420" pin="0"/><net_sink comp="1129" pin=203"/></net>

<net id="1592"><net_src comp="422" pin="0"/><net_sink comp="1129" pin=204"/></net>

<net id="1593"><net_src comp="424" pin="0"/><net_sink comp="1129" pin=205"/></net>

<net id="1594"><net_src comp="426" pin="0"/><net_sink comp="1129" pin=206"/></net>

<net id="1595"><net_src comp="428" pin="0"/><net_sink comp="1129" pin=207"/></net>

<net id="1596"><net_src comp="430" pin="0"/><net_sink comp="1129" pin=208"/></net>

<net id="1597"><net_src comp="432" pin="0"/><net_sink comp="1129" pin=209"/></net>

<net id="1598"><net_src comp="434" pin="0"/><net_sink comp="1129" pin=210"/></net>

<net id="1599"><net_src comp="436" pin="0"/><net_sink comp="1129" pin=211"/></net>

<net id="1600"><net_src comp="438" pin="0"/><net_sink comp="1129" pin=212"/></net>

<net id="1601"><net_src comp="440" pin="0"/><net_sink comp="1129" pin=213"/></net>

<net id="1602"><net_src comp="442" pin="0"/><net_sink comp="1129" pin=214"/></net>

<net id="1603"><net_src comp="444" pin="0"/><net_sink comp="1129" pin=215"/></net>

<net id="1604"><net_src comp="446" pin="0"/><net_sink comp="1129" pin=216"/></net>

<net id="1605"><net_src comp="448" pin="0"/><net_sink comp="1129" pin=217"/></net>

<net id="1606"><net_src comp="450" pin="0"/><net_sink comp="1129" pin=218"/></net>

<net id="1607"><net_src comp="452" pin="0"/><net_sink comp="1129" pin=219"/></net>

<net id="1608"><net_src comp="454" pin="0"/><net_sink comp="1129" pin=220"/></net>

<net id="1609"><net_src comp="456" pin="0"/><net_sink comp="1129" pin=221"/></net>

<net id="1610"><net_src comp="458" pin="0"/><net_sink comp="1129" pin=222"/></net>

<net id="1611"><net_src comp="460" pin="0"/><net_sink comp="1129" pin=223"/></net>

<net id="1612"><net_src comp="462" pin="0"/><net_sink comp="1129" pin=224"/></net>

<net id="1613"><net_src comp="464" pin="0"/><net_sink comp="1129" pin=225"/></net>

<net id="1614"><net_src comp="466" pin="0"/><net_sink comp="1129" pin=226"/></net>

<net id="1615"><net_src comp="468" pin="0"/><net_sink comp="1129" pin=227"/></net>

<net id="1616"><net_src comp="470" pin="0"/><net_sink comp="1129" pin=228"/></net>

<net id="1617"><net_src comp="472" pin="0"/><net_sink comp="1129" pin=229"/></net>

<net id="1618"><net_src comp="474" pin="0"/><net_sink comp="1129" pin=230"/></net>

<net id="1619"><net_src comp="476" pin="0"/><net_sink comp="1129" pin=231"/></net>

<net id="1620"><net_src comp="478" pin="0"/><net_sink comp="1129" pin=232"/></net>

<net id="1621"><net_src comp="480" pin="0"/><net_sink comp="1129" pin=233"/></net>

<net id="1622"><net_src comp="482" pin="0"/><net_sink comp="1129" pin=234"/></net>

<net id="1623"><net_src comp="484" pin="0"/><net_sink comp="1129" pin=235"/></net>

<net id="1624"><net_src comp="486" pin="0"/><net_sink comp="1129" pin=236"/></net>

<net id="1625"><net_src comp="488" pin="0"/><net_sink comp="1129" pin=237"/></net>

<net id="1626"><net_src comp="490" pin="0"/><net_sink comp="1129" pin=238"/></net>

<net id="1627"><net_src comp="492" pin="0"/><net_sink comp="1129" pin=239"/></net>

<net id="1628"><net_src comp="494" pin="0"/><net_sink comp="1129" pin=240"/></net>

<net id="1629"><net_src comp="496" pin="0"/><net_sink comp="1129" pin=241"/></net>

<net id="1630"><net_src comp="498" pin="0"/><net_sink comp="1129" pin=242"/></net>

<net id="1631"><net_src comp="500" pin="0"/><net_sink comp="1129" pin=243"/></net>

<net id="1632"><net_src comp="502" pin="0"/><net_sink comp="1129" pin=244"/></net>

<net id="1633"><net_src comp="504" pin="0"/><net_sink comp="1129" pin=245"/></net>

<net id="1634"><net_src comp="506" pin="0"/><net_sink comp="1129" pin=246"/></net>

<net id="1635"><net_src comp="508" pin="0"/><net_sink comp="1129" pin=247"/></net>

<net id="1636"><net_src comp="510" pin="0"/><net_sink comp="1129" pin=248"/></net>

<net id="1637"><net_src comp="512" pin="0"/><net_sink comp="1129" pin=249"/></net>

<net id="1638"><net_src comp="514" pin="0"/><net_sink comp="1129" pin=250"/></net>

<net id="1639"><net_src comp="516" pin="0"/><net_sink comp="1129" pin=251"/></net>

<net id="1640"><net_src comp="518" pin="0"/><net_sink comp="1129" pin=252"/></net>

<net id="1641"><net_src comp="520" pin="0"/><net_sink comp="1129" pin=253"/></net>

<net id="1642"><net_src comp="522" pin="0"/><net_sink comp="1129" pin=254"/></net>

<net id="1643"><net_src comp="524" pin="0"/><net_sink comp="1129" pin=255"/></net>

<net id="1644"><net_src comp="526" pin="0"/><net_sink comp="1129" pin=256"/></net>

<net id="1645"><net_src comp="528" pin="0"/><net_sink comp="1129" pin=257"/></net>

<net id="1646"><net_src comp="530" pin="0"/><net_sink comp="1129" pin=258"/></net>

<net id="1651"><net_src comp="534" pin="0"/><net_sink comp="1647" pin=0"/></net>

<net id="1652"><net_src comp="10" pin="0"/><net_sink comp="1647" pin=1"/></net>

<net id="1656"><net_src comp="10" pin="0"/><net_sink comp="1653" pin=0"/></net>

<net id="1660"><net_src comp="12" pin="0"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1129" pin=2"/></net>

<net id="1665"><net_src comp="588" pin="3"/><net_sink comp="1662" pin=0"/></net>

<net id="1669"><net_src comp="588" pin="3"/><net_sink comp="1666" pin=0"/></net>

<net id="1673"><net_src comp="1662" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="1678"><net_src comp="1670" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1679"><net_src comp="16" pin="0"/><net_sink comp="1674" pin=1"/></net>

<net id="1685"><net_src comp="536" pin="0"/><net_sink comp="1680" pin=0"/></net>

<net id="1686"><net_src comp="1670" pin="1"/><net_sink comp="1680" pin=1"/></net>

<net id="1687"><net_src comp="538" pin="0"/><net_sink comp="1680" pin=2"/></net>

<net id="1688"><net_src comp="1680" pin="3"/><net_sink comp="1129" pin=1"/></net>

<net id="1693"><net_src comp="1680" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1694"><net_src comp="18" pin="0"/><net_sink comp="1689" pin=1"/></net>

<net id="1699"><net_src comp="544" pin="0"/><net_sink comp="1695" pin=0"/></net>

<net id="1704"><net_src comp="1695" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1705"><net_src comp="12" pin="0"/><net_sink comp="1700" pin=1"/></net>

<net id="1710"><net_src comp="548" pin="0"/><net_sink comp="1706" pin=0"/></net>

<net id="1711"><net_src comp="14" pin="0"/><net_sink comp="1706" pin=1"/></net>

<net id="1716"><net_src comp="550" pin="0"/><net_sink comp="1712" pin=0"/></net>

<net id="1717"><net_src comp="12" pin="0"/><net_sink comp="1712" pin=1"/></net>

<net id="1724"><net_src comp="552" pin="0"/><net_sink comp="1718" pin=0"/></net>

<net id="1725"><net_src comp="612" pin="258"/><net_sink comp="1718" pin=1"/></net>

<net id="1726"><net_src comp="554" pin="0"/><net_sink comp="1718" pin=2"/></net>

<net id="1727"><net_src comp="556" pin="0"/><net_sink comp="1718" pin=3"/></net>

<net id="1731"><net_src comp="612" pin="258"/><net_sink comp="1728" pin=0"/></net>

<net id="1737"><net_src comp="558" pin="0"/><net_sink comp="1732" pin=0"/></net>

<net id="1738"><net_src comp="556" pin="0"/><net_sink comp="1732" pin=2"/></net>

<net id="1743"><net_src comp="560" pin="0"/><net_sink comp="1739" pin=1"/></net>

<net id="1748"><net_src comp="562" pin="0"/><net_sink comp="1744" pin=0"/></net>

<net id="1754"><net_src comp="1739" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1755"><net_src comp="1744" pin="2"/><net_sink comp="1749" pin=2"/></net>

<net id="1761"><net_src comp="1732" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1762"><net_src comp="1749" pin="3"/><net_sink comp="1756" pin=1"/></net>

<net id="1766"><net_src comp="1756" pin="3"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="602" pin=3"/></net>

<net id="1771"><net_src comp="14" pin="0"/><net_sink comp="1768" pin=0"/></net>

<net id="1776"><net_src comp="580" pin="0"/><net_sink comp="1772" pin=0"/></net>

<net id="1777"><net_src comp="1768" pin="1"/><net_sink comp="1772" pin=1"/></net>

<net id="1782"><net_src comp="1772" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1783"><net_src comp="14" pin="0"/><net_sink comp="1778" pin=1"/></net>

<net id="1787"><net_src comp="1653" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="1791"><net_src comp="1657" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1793"><net_src comp="1788" pin="1"/><net_sink comp="1695" pin=1"/></net>

<net id="1797"><net_src comp="1666" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="602" pin=4"/></net>

<net id="1802"><net_src comp="596" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1806"><net_src comp="612" pin="258"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1732" pin=1"/></net>

<net id="1811"><net_src comp="1718" pin="4"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1744" pin=1"/></net>

<net id="1813"><net_src comp="1808" pin="1"/><net_sink comp="1749" pin=1"/></net>

<net id="1814"><net_src comp="1808" pin="1"/><net_sink comp="1756" pin=2"/></net>

<net id="1818"><net_src comp="1728" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="1739" pin=0"/></net>

<net id="1823"><net_src comp="1763" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="602" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_data_V | {15 }
	Port: o_data_last_V | {15 }
	Port: currentState | {2 5 }
	Port: phaseClass_V | {4 5 }
	Port: loadCount_V | {5 15 }
	Port: unScalled_V | {3 }
	Port: newVal_V | {3 }
	Port: cor_phaseClass0_V_14 | {3 }
	Port: cor_phaseClass0_V_15 | {3 }
	Port: cor_phaseClass0_V_13 | {3 }
	Port: cor_phaseClass0_V_12 | {3 }
	Port: cor_phaseClass0_V_11 | {3 }
	Port: cor_phaseClass0_V_10 | {3 }
	Port: cor_phaseClass0_V_9 | {3 }
	Port: cor_phaseClass0_V_8 | {3 }
	Port: cor_phaseClass0_V_7 | {3 }
	Port: cor_phaseClass0_V_6 | {3 }
	Port: cor_phaseClass0_V_5 | {3 }
	Port: cor_phaseClass0_V_4 | {3 }
	Port: cor_phaseClass0_V_3 | {3 }
	Port: cor_phaseClass0_V_2 | {3 }
	Port: cor_phaseClass0_V_1 | {3 }
	Port: cor_phaseClass0_V_0 | {3 }
	Port: cor_phaseClass1_V_14 | {3 }
	Port: cor_phaseClass1_V_15 | {3 }
	Port: cor_phaseClass1_V_13 | {3 }
	Port: cor_phaseClass1_V_12 | {3 }
	Port: cor_phaseClass1_V_11 | {3 }
	Port: cor_phaseClass1_V_10 | {3 }
	Port: cor_phaseClass1_V_9 | {3 }
	Port: cor_phaseClass1_V_8 | {3 }
	Port: cor_phaseClass1_V_7 | {3 }
	Port: cor_phaseClass1_V_6 | {3 }
	Port: cor_phaseClass1_V_5 | {3 }
	Port: cor_phaseClass1_V_4 | {3 }
	Port: cor_phaseClass1_V_3 | {3 }
	Port: cor_phaseClass1_V_2 | {3 }
	Port: cor_phaseClass1_V_1 | {3 }
	Port: cor_phaseClass1_V_0 | {3 }
	Port: cor_phaseClass2_V_14 | {3 }
	Port: cor_phaseClass2_V_15 | {3 }
	Port: cor_phaseClass2_V_13 | {3 }
	Port: cor_phaseClass2_V_12 | {3 }
	Port: cor_phaseClass2_V_11 | {3 }
	Port: cor_phaseClass2_V_10 | {3 }
	Port: cor_phaseClass2_V_9 | {3 }
	Port: cor_phaseClass2_V_8 | {3 }
	Port: cor_phaseClass2_V_7 | {3 }
	Port: cor_phaseClass2_V_6 | {3 }
	Port: cor_phaseClass2_V_5 | {3 }
	Port: cor_phaseClass2_V_4 | {3 }
	Port: cor_phaseClass2_V_3 | {3 }
	Port: cor_phaseClass2_V_2 | {3 }
	Port: cor_phaseClass2_V_1 | {3 }
	Port: cor_phaseClass2_V_0 | {3 }
	Port: cor_phaseClass3_V_14 | {3 }
	Port: cor_phaseClass3_V_15 | {3 }
	Port: cor_phaseClass3_V_13 | {3 }
	Port: cor_phaseClass3_V_12 | {3 }
	Port: cor_phaseClass3_V_11 | {3 }
	Port: cor_phaseClass3_V_10 | {3 }
	Port: cor_phaseClass3_V_9 | {3 }
	Port: cor_phaseClass3_V_8 | {3 }
	Port: cor_phaseClass3_V_7 | {3 }
	Port: cor_phaseClass3_V_6 | {3 }
	Port: cor_phaseClass3_V_5 | {3 }
	Port: cor_phaseClass3_V_4 | {3 }
	Port: cor_phaseClass3_V_3 | {3 }
	Port: cor_phaseClass3_V_2 | {3 }
	Port: cor_phaseClass3_V_1 | {3 }
	Port: cor_phaseClass3_V_0 | {3 }
	Port: cor_phaseClass4_V_14 | {3 }
	Port: cor_phaseClass4_V_15 | {3 }
	Port: cor_phaseClass4_V_13 | {3 }
	Port: cor_phaseClass4_V_12 | {3 }
	Port: cor_phaseClass4_V_11 | {3 }
	Port: cor_phaseClass4_V_10 | {3 }
	Port: cor_phaseClass4_V_9 | {3 }
	Port: cor_phaseClass4_V_8 | {3 }
	Port: cor_phaseClass4_V_7 | {3 }
	Port: cor_phaseClass4_V_6 | {3 }
	Port: cor_phaseClass4_V_5 | {3 }
	Port: cor_phaseClass4_V_4 | {3 }
	Port: cor_phaseClass4_V_3 | {3 }
	Port: cor_phaseClass4_V_2 | {3 }
	Port: cor_phaseClass4_V_1 | {3 }
	Port: cor_phaseClass4_V_0 | {3 }
	Port: cor_phaseClass5_V_14 | {3 }
	Port: cor_phaseClass5_V_15 | {3 }
	Port: cor_phaseClass5_V_13 | {3 }
	Port: cor_phaseClass5_V_12 | {3 }
	Port: cor_phaseClass5_V_11 | {3 }
	Port: cor_phaseClass5_V_10 | {3 }
	Port: cor_phaseClass5_V_9 | {3 }
	Port: cor_phaseClass5_V_8 | {3 }
	Port: cor_phaseClass5_V_7 | {3 }
	Port: cor_phaseClass5_V_6 | {3 }
	Port: cor_phaseClass5_V_5 | {3 }
	Port: cor_phaseClass5_V_4 | {3 }
	Port: cor_phaseClass5_V_3 | {3 }
	Port: cor_phaseClass5_V_2 | {3 }
	Port: cor_phaseClass5_V_1 | {3 }
	Port: cor_phaseClass5_V_0 | {3 }
	Port: cor_phaseClass6_V_14 | {3 }
	Port: cor_phaseClass6_V_15 | {3 }
	Port: cor_phaseClass6_V_13 | {3 }
	Port: cor_phaseClass6_V_12 | {3 }
	Port: cor_phaseClass6_V_11 | {3 }
	Port: cor_phaseClass6_V_10 | {3 }
	Port: cor_phaseClass6_V_9 | {3 }
	Port: cor_phaseClass6_V_8 | {3 }
	Port: cor_phaseClass6_V_7 | {3 }
	Port: cor_phaseClass6_V_6 | {3 }
	Port: cor_phaseClass6_V_5 | {3 }
	Port: cor_phaseClass6_V_4 | {3 }
	Port: cor_phaseClass6_V_3 | {3 }
	Port: cor_phaseClass6_V_2 | {3 }
	Port: cor_phaseClass6_V_1 | {3 }
	Port: cor_phaseClass6_V_0 | {3 }
	Port: cor_phaseClass7_V_14 | {3 }
	Port: cor_phaseClass7_V_15 | {3 }
	Port: cor_phaseClass7_V_13 | {3 }
	Port: cor_phaseClass7_V_12 | {3 }
	Port: cor_phaseClass7_V_11 | {3 }
	Port: cor_phaseClass7_V_10 | {3 }
	Port: cor_phaseClass7_V_9 | {3 }
	Port: cor_phaseClass7_V_8 | {3 }
	Port: cor_phaseClass7_V_7 | {3 }
	Port: cor_phaseClass7_V_6 | {3 }
	Port: cor_phaseClass7_V_5 | {3 }
	Port: cor_phaseClass7_V_4 | {3 }
	Port: cor_phaseClass7_V_3 | {3 }
	Port: cor_phaseClass7_V_2 | {3 }
	Port: cor_phaseClass7_V_1 | {3 }
	Port: cor_phaseClass7_V_0 | {3 }
	Port: cor_phaseClass8_V_14 | {3 }
	Port: cor_phaseClass8_V_15 | {3 }
	Port: cor_phaseClass8_V_13 | {3 }
	Port: cor_phaseClass8_V_12 | {3 }
	Port: cor_phaseClass8_V_11 | {3 }
	Port: cor_phaseClass8_V_10 | {3 }
	Port: cor_phaseClass8_V_9 | {3 }
	Port: cor_phaseClass8_V_8 | {3 }
	Port: cor_phaseClass8_V_7 | {3 }
	Port: cor_phaseClass8_V_6 | {3 }
	Port: cor_phaseClass8_V_5 | {3 }
	Port: cor_phaseClass8_V_4 | {3 }
	Port: cor_phaseClass8_V_3 | {3 }
	Port: cor_phaseClass8_V_2 | {3 }
	Port: cor_phaseClass8_V_1 | {3 }
	Port: cor_phaseClass8_V_0 | {3 }
	Port: cor_phaseClass9_V_14 | {3 }
	Port: cor_phaseClass9_V_15 | {3 }
	Port: cor_phaseClass9_V_13 | {3 }
	Port: cor_phaseClass9_V_12 | {3 }
	Port: cor_phaseClass9_V_11 | {3 }
	Port: cor_phaseClass9_V_10 | {3 }
	Port: cor_phaseClass9_V_9 | {3 }
	Port: cor_phaseClass9_V_8 | {3 }
	Port: cor_phaseClass9_V_7 | {3 }
	Port: cor_phaseClass9_V_6 | {3 }
	Port: cor_phaseClass9_V_5 | {3 }
	Port: cor_phaseClass9_V_4 | {3 }
	Port: cor_phaseClass9_V_3 | {3 }
	Port: cor_phaseClass9_V_2 | {3 }
	Port: cor_phaseClass9_V_1 | {3 }
	Port: cor_phaseClass9_V_0 | {3 }
	Port: cor_phaseClass10_V_14 | {3 }
	Port: cor_phaseClass10_V_15 | {3 }
	Port: cor_phaseClass10_V_13 | {3 }
	Port: cor_phaseClass10_V_12 | {3 }
	Port: cor_phaseClass10_V_11 | {3 }
	Port: cor_phaseClass10_V_10 | {3 }
	Port: cor_phaseClass10_V_9 | {3 }
	Port: cor_phaseClass10_V_8 | {3 }
	Port: cor_phaseClass10_V_7 | {3 }
	Port: cor_phaseClass10_V_6 | {3 }
	Port: cor_phaseClass10_V_5 | {3 }
	Port: cor_phaseClass10_V_4 | {3 }
	Port: cor_phaseClass10_V_3 | {3 }
	Port: cor_phaseClass10_V_2 | {3 }
	Port: cor_phaseClass10_V_1 | {3 }
	Port: cor_phaseClass10_V_0 | {3 }
	Port: cor_phaseClass11_V_14 | {3 }
	Port: cor_phaseClass11_V_15 | {3 }
	Port: cor_phaseClass11_V_13 | {3 }
	Port: cor_phaseClass11_V_12 | {3 }
	Port: cor_phaseClass11_V_11 | {3 }
	Port: cor_phaseClass11_V_10 | {3 }
	Port: cor_phaseClass11_V_9 | {3 }
	Port: cor_phaseClass11_V_8 | {3 }
	Port: cor_phaseClass11_V_7 | {3 }
	Port: cor_phaseClass11_V_6 | {3 }
	Port: cor_phaseClass11_V_5 | {3 }
	Port: cor_phaseClass11_V_4 | {3 }
	Port: cor_phaseClass11_V_3 | {3 }
	Port: cor_phaseClass11_V_2 | {3 }
	Port: cor_phaseClass11_V_1 | {3 }
	Port: cor_phaseClass11_V_0 | {3 }
	Port: cor_phaseClass12_V_14 | {3 }
	Port: cor_phaseClass12_V_15 | {3 }
	Port: cor_phaseClass12_V_13 | {3 }
	Port: cor_phaseClass12_V_12 | {3 }
	Port: cor_phaseClass12_V_11 | {3 }
	Port: cor_phaseClass12_V_10 | {3 }
	Port: cor_phaseClass12_V_9 | {3 }
	Port: cor_phaseClass12_V_8 | {3 }
	Port: cor_phaseClass12_V_7 | {3 }
	Port: cor_phaseClass12_V_6 | {3 }
	Port: cor_phaseClass12_V_5 | {3 }
	Port: cor_phaseClass12_V_4 | {3 }
	Port: cor_phaseClass12_V_3 | {3 }
	Port: cor_phaseClass12_V_2 | {3 }
	Port: cor_phaseClass12_V_1 | {3 }
	Port: cor_phaseClass12_V_0 | {3 }
	Port: cor_phaseClass13_V_14 | {3 }
	Port: cor_phaseClass13_V_15 | {3 }
	Port: cor_phaseClass13_V_13 | {3 }
	Port: cor_phaseClass13_V_12 | {3 }
	Port: cor_phaseClass13_V_11 | {3 }
	Port: cor_phaseClass13_V_10 | {3 }
	Port: cor_phaseClass13_V_9 | {3 }
	Port: cor_phaseClass13_V_8 | {3 }
	Port: cor_phaseClass13_V_7 | {3 }
	Port: cor_phaseClass13_V_6 | {3 }
	Port: cor_phaseClass13_V_5 | {3 }
	Port: cor_phaseClass13_V_4 | {3 }
	Port: cor_phaseClass13_V_3 | {3 }
	Port: cor_phaseClass13_V_2 | {3 }
	Port: cor_phaseClass13_V_1 | {3 }
	Port: cor_phaseClass13_V_0 | {3 }
	Port: cor_phaseClass14_V_14 | {3 }
	Port: cor_phaseClass14_V_15 | {3 }
	Port: cor_phaseClass14_V_13 | {3 }
	Port: cor_phaseClass14_V_12 | {3 }
	Port: cor_phaseClass14_V_11 | {3 }
	Port: cor_phaseClass14_V_10 | {3 }
	Port: cor_phaseClass14_V_9 | {3 }
	Port: cor_phaseClass14_V_8 | {3 }
	Port: cor_phaseClass14_V_7 | {3 }
	Port: cor_phaseClass14_V_6 | {3 }
	Port: cor_phaseClass14_V_5 | {3 }
	Port: cor_phaseClass14_V_4 | {3 }
	Port: cor_phaseClass14_V_3 | {3 }
	Port: cor_phaseClass14_V_2 | {3 }
	Port: cor_phaseClass14_V_1 | {3 }
	Port: cor_phaseClass14_V_0 | {3 }
	Port: cor_phaseClass15_V_14 | {3 }
	Port: cor_phaseClass15_V_15 | {3 }
	Port: cor_phaseClass15_V_13 | {3 }
	Port: cor_phaseClass15_V_12 | {3 }
	Port: cor_phaseClass15_V_11 | {3 }
	Port: cor_phaseClass15_V_10 | {3 }
	Port: cor_phaseClass15_V_9 | {3 }
	Port: cor_phaseClass15_V_8 | {3 }
	Port: cor_phaseClass15_V_7 | {3 }
	Port: cor_phaseClass15_V_6 | {3 }
	Port: cor_phaseClass15_V_5 | {3 }
	Port: cor_phaseClass15_V_4 | {3 }
	Port: cor_phaseClass15_V_3 | {3 }
	Port: cor_phaseClass15_V_2 | {3 }
	Port: cor_phaseClass15_V_1 | {3 }
	Port: cor_phaseClass15_V_0 | {3 }
 - Input state : 
	Port: correlateTop : i_data_data_V | {2 }
	Port: correlateTop : i_data_last_V | {2 }
	Port: correlateTop : start_V | {5 }
	Port: correlateTop : currentState | {1 }
	Port: correlateTop : phaseClass_V | {3 }
	Port: correlateTop : loadCount_V | {15 }
	Port: correlateTop : cor_phaseClass0_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_15 | {4 }
	Port: correlateTop : cor_phaseClass0_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass0_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_15 | {4 }
	Port: correlateTop : cor_phaseClass1_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass1_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass1_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_15 | {4 }
	Port: correlateTop : cor_phaseClass2_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass2_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass2_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_15 | {4 }
	Port: correlateTop : cor_phaseClass3_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass3_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass3_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_15 | {4 }
	Port: correlateTop : cor_phaseClass4_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass4_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass4_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_15 | {4 }
	Port: correlateTop : cor_phaseClass5_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass5_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass5_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_15 | {4 }
	Port: correlateTop : cor_phaseClass6_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass6_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass6_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_15 | {4 }
	Port: correlateTop : cor_phaseClass7_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass7_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass7_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_15 | {4 }
	Port: correlateTop : cor_phaseClass8_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass8_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass8_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_15 | {4 }
	Port: correlateTop : cor_phaseClass9_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass9_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass9_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_15 | {4 }
	Port: correlateTop : cor_phaseClass10_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass10_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass10_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_15 | {4 }
	Port: correlateTop : cor_phaseClass11_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass11_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass11_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_15 | {4 }
	Port: correlateTop : cor_phaseClass12_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass12_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass12_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_15 | {4 }
	Port: correlateTop : cor_phaseClass13_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass13_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass13_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_15 | {4 }
	Port: correlateTop : cor_phaseClass14_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass14_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass14_V_0 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_14 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_15 | {4 }
	Port: correlateTop : cor_phaseClass15_V_13 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass15_V_11 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_10 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_9 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_8 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_7 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_6 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_5 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_4 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_3 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_2 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_1 | {3 5 }
	Port: correlateTop : cor_phaseClass15_V_0 | {3 5 }
  - Chain level:
	State 1
		StgValue_17 : 1
	State 2
	State 3
		p_Val2_4 : 1
		StgValue_25 : 2
		p_0 : 2
		StgValue_27 : 3
		StgValue_28 : 3
	State 4
		StgValue_31 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		ret_V : 1
		tmp_192 : 1
	State 14
		p_s : 1
		p_1 : 2
		o_data_data_V_tmp : 3
		StgValue_54 : 4
	State 15
		tmp_4 : 1
		StgValue_76 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   call   |        grp_correlator_fu_612        |    4    |  2.122  |   4821  |   7651  |
|          | StgValue_28_shiftPhaseClass_fu_1129 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |            tmp_6_fu_1695            |    0    |    0    |    0    |    13   |
|    add   |           ret_V_1_fu_1744           |    0    |    0    |    0    |    29   |
|          |            tmp_4_fu_1772            |    0    |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|---------|
|  select  |             p_s_fu_1749             |    0    |    0    |    0    |    22   |
|          |             p_1_fu_1756             |    0    |    0    |    0    |    22   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   icmp   |            tmp_s_fu_1739            |    0    |    0    |    0    |    13   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   read   |           grp_read_fu_588           |    0    |    0    |    0    |    0    |
|          |       start_V_read_read_fu_596      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   write  |           grp_write_fu_602          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|extractvalue|           p_Val2_s_fu_1662          |    0    |    0    |    0    |    0    |
|          |      i_data_last_V_tmp_fu_1666      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   trunc  |           p_Val2_4_fu_1670          |    0    |    0    |    0    |    0    |
|          |           tmp_192_fu_1728           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|bitconcatenate|             p_0_fu_1680             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|partselect|            ret_V_fu_1718            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
| bitselect|             tmp_fu_1732             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   sext   |      o_data_data_V_tmp_fu_1763      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    4    |  2.122  |   4821  |   7789  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|currentState_load_reg_1784|    1   |
|i_data_last_V_tmp_reg_1794|    1   |
|o_data_data_V_tmp_reg_1820|   32   |
|     p_Val2_2_reg_1803    |   32   |
|phaseClass_V_load_reg_1788|    4   |
|      ret_V_reg_1808      |   22   |
|   start_V_read_reg_1799  |    1   |
|     tmp_192_reg_1815     |   10   |
+--------------------------+--------+
|           Total          |   103  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_602 |  p3  |   2  |  22  |   44   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||  1.061  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    2   |  4821  |  7789  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |  4924  |  7798  |
+-----------+--------+--------+--------+--------+
