

================================================================
== Vivado HLS Report for 'monte_sim'
================================================================
* Date:           Thu Apr 30 20:02:28 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        monte_sim
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sqrt_fixed_32_16_s_fu_369  |sqrt_fixed_32_16_s  |       12|       12| 48.000 ns | 48.000 ns |    1|    1| function |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |        ?|        ?|         ?|          -|          -|     4|    no    |
        | + read1             |     1025|     1025|         3|          1|          1|  1024|    yes   |
        | + read2             |        ?|        ?|         3|          1|          1|     ?|    yes   |
        | + monte_sim_taylor  |     1063|     1063|        41|          1|          1|  1024|    yes   |
        | + write             |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     1226|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|     64|     6247|     7471|    -|
|Memory               |        6|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      438|    -|
|Register             |        8|      -|     2475|      196|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       16|     64|     8722|     9331|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      2|        1|        2|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-------+------+------+-----+
    |              Instance             |             Module            | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------+-------------------------------+---------+-------+------+------+-----+
    |monte_sim_control_s_axi_U          |monte_sim_control_s_axi        |        0|      0|   284|   488|    0|
    |monte_sim_gmem_m_axi_U             |monte_sim_gmem_m_axi           |        2|      0|   512|   580|    0|
    |monte_sim_mul_32s_11ns_43_4_1_U14  |monte_sim_mul_32s_11ns_43_4_1  |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_15ns_47_4_1_U12  |monte_sim_mul_32s_15ns_47_4_1  |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_16ns_48_4_1_U13  |monte_sim_mul_32s_16ns_48_4_1  |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U3    |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U6    |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U7    |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U8    |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U9    |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U10   |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U11   |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U17   |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_64_4_1_U2    |monte_sim_mul_32s_32s_64_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_64_4_1_U4    |monte_sim_mul_32s_32s_64_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_5ns_37_4_1_U16   |monte_sim_mul_32s_5ns_37_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_8ns_40_4_1_U15   |monte_sim_mul_32s_8ns_40_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_64s_24ns_64_5_1_U5   |monte_sim_mul_64s_24ns_64_5_1  |        0|      4|   441|   249|    0|
    |grp_sqrt_fixed_32_16_s_fu_369      |sqrt_fixed_32_16_s             |        0|      0|  1545|  5419|    0|
    +-----------------------------------+-------------------------------+---------+-------+------+------+-----+
    |Total                              |                               |        2|     64|  6247|  7471|    0|
    +-----------------------------------+-------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v1_buffer_V_U    |monte_sim_v1_buffer_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |vout_buffer_V_U  |monte_sim_v1_buffer_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v2_buffer_V_U    |monte_sim_v2_buffer_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                       |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +-----------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_1_fu_563_p2              |     +    |      0|  0|  64|          64|          64|
    |add_ln203_2_fu_1003_p2             |     +    |      0|  0|  64|          64|          64|
    |add_ln203_fu_532_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln46_fu_429_p2                 |     +    |      0|  0|  32|          32|          10|
    |add_ln700_1_fu_894_p2              |     +    |      0|  0|  48|          48|          48|
    |add_ln700_2_fu_904_p2              |     +    |      0|  0|  48|          48|          48|
    |add_ln700_3_fu_942_p2              |     +    |      0|  0|  48|          48|          48|
    |add_ln700_4_fu_951_p2              |     +    |      0|  0|  48|          48|          48|
    |add_ln700_5_fu_960_p2              |     +    |      0|  0|  48|          48|          48|
    |add_ln700_fu_877_p2                |     +    |      0|  0|  32|          32|          17|
    |i_fu_504_p2                        |     +    |      0|  0|  32|          32|          11|
    |j_1_fu_582_p2                      |     +    |      0|  0|  31|          31|           1|
    |j_2_fu_714_p2                      |     +    |      0|  0|  31|          31|           1|
    |j_3_fu_1022_p2                     |     +    |      0|  0|  31|          31|           1|
    |j_fu_552_p2                        |     +    |      0|  0|  31|          31|           1|
    |ret_V_1_fu_968_p2                  |     +    |      0|  0|  48|          48|          48|
    |ret_V_fu_741_p2                    |     +    |      0|  0|  64|          64|          64|
    |chunk_size_fu_515_p2               |     -    |      0|  0|  32|          32|          32|
    |sub_ln46_1_fu_459_p2               |     -    |      0|  0|  22|           1|          22|
    |sub_ln46_fu_443_p2                 |     -    |      0|  0|  32|          11|          32|
    |sub_ln709_1_fu_650_p2              |     -    |      0|  0|  32|           1|          32|
    |sub_ln709_fu_621_p2                |     -    |      0|  0|  32|           1|          32|
    |sub_ln728_fu_687_p2                |     -    |      0|  0|  48|          48|          48|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state80_io                |    and   |      0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n              |    and   |      0|  0|   2|           1|           1|
    |ap_ext_blocking_n                  |    and   |      0|  0|   2|           1|           1|
    |ap_int_blocking_n                  |    and   |      0|  0|   2|           1|           2|
    |ap_str_blocking_n                  |    and   |      0|  0|   2|           1|           2|
    |icmp_ln46_fu_499_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln50_fu_510_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln55_fu_547_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln62_fu_577_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln74_fu_709_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln97_fu_1017_p2               |   icmp   |      0|  0|  20|          32|          32|
    |select_ln46_1_fu_483_p3            |  select  |      0|  0|  22|           1|           1|
    |select_ln46_fu_475_p3              |  select  |      0|  0|  22|           1|          22|
    |select_ln50_fu_520_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln709_fu_659_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1226|        1076|        1087|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter40       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |    9|          2|    1|          2|
    |ap_phi_mux_j3_0_phi_fu_338_p4  |    9|          2|   31|         62|
    |ap_phi_mux_j4_0_phi_fu_350_p4  |    9|          2|   31|         62|
    |ap_phi_mux_j_0_phi_fu_326_p4   |    9|          2|   31|         62|
    |gmem_ARADDR                    |   15|          3|   64|        192|
    |gmem_blk_n_AR                  |    9|          2|    1|          2|
    |gmem_blk_n_AW                  |    9|          2|    1|          2|
    |gmem_blk_n_B                   |    9|          2|    1|          2|
    |gmem_blk_n_R                   |    9|          2|    1|          2|
    |gmem_blk_n_W                   |    9|          2|    1|          2|
    |i_0_reg_311                    |    9|          2|   32|         64|
    |j3_0_reg_334                   |    9|          2|   31|         62|
    |j4_0_reg_346                   |    9|          2|   31|         62|
    |j5_0_reg_358                   |    9|          2|   31|         62|
    |j_0_reg_322                    |    9|          2|   31|         62|
    |v1_buffer_V_address0           |   15|          3|   10|         30|
    |v2_buffer_V_address0           |   27|          5|   10|         50|
    |vout_buffer_V_address0         |   15|          3|   10|         30|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  438|         96|  357|        866|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln700_2_reg_1312              |  48|   0|   48|          0|
    |add_ln700_4_reg_1332              |  48|   0|   48|          0|
    |ap_CS_fsm                         |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter27          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter28          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter29          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter30          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter31          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter32          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter33          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter34          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter35          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter36          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter37          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter38          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter39          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter40          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg             |   1|   0|    1|          0|
    |ap_int_blocking_n_reg             |   1|   0|    1|          0|
    |ap_rst_n_inv                      |   1|   0|    1|          0|
    |ap_rst_reg_1                      |   1|   0|    1|          0|
    |ap_rst_reg_2                      |   1|   0|    1|          0|
    |ap_str_blocking_n_reg             |   1|   0|    1|          0|
    |empty_40_reg_1044                 |  62|   0|   64|          2|
    |empty_41_reg_1049                 |  62|   0|   64|          2|
    |empty_reg_1039                    |  62|   0|   64|          2|
    |gmem_addr_1_read_reg_1139         |  32|   0|   32|          0|
    |gmem_addr_1_reg_1124              |  64|   0|   64|          0|
    |gmem_addr_2_reg_1357              |  64|   0|   64|          0|
    |gmem_addr_read_reg_1119           |  32|   0|   32|          0|
    |gmem_addr_reg_1104                |  64|   0|   64|          0|
    |hls_sq_V_reg_1220                 |  24|   0|   24|          0|
    |i_0_reg_311                       |  32|   0|   32|          0|
    |i_reg_1082                        |  32|   0|   32|          0|
    |icmp_ln55_reg_1110                |   1|   0|    1|          0|
    |icmp_ln55_reg_1110_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln62_reg_1130                |   1|   0|    1|          0|
    |icmp_ln62_reg_1130_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln74_reg_1191                |   1|   0|    1|          0|
    |icmp_ln97_reg_1363                |   1|   0|    1|          0|
    |icmp_ln97_reg_1363_pp3_iter1_reg  |   1|   0|    1|          0|
    |j3_0_reg_334                      |  31|   0|   31|          0|
    |j3_0_reg_334_pp1_iter1_reg        |  31|   0|   31|          0|
    |j4_0_reg_346                      |  31|   0|   31|          0|
    |j5_0_reg_358                      |  31|   0|   31|          0|
    |j_0_reg_322                       |  31|   0|   31|          0|
    |j_0_reg_322_pp0_iter1_reg         |  31|   0|   31|          0|
    |j_1_reg_1134                      |  31|   0|   31|          0|
    |j_2_reg_1195                      |  31|   0|   31|          0|
    |j_reg_1114                        |  31|   0|   31|          0|
    |lhs_V_1_reg_1181                  |  48|   0|   64|         16|
    |lshr_ln709_1_reg_1156             |  31|   0|   31|          0|
    |mul_ln1192_reg_1235               |  64|   0|   64|          0|
    |r_V_2_reg_1144                    |  64|   0|   64|          0|
    |r_V_30_reg_1337                   |  40|   0|   40|          0|
    |r_V_31_reg_1342                   |  37|   0|   37|          0|
    |r_V_4_reg_1225                    |  64|   0|   64|          0|
    |reg_374                           |  32|   0|   32|          0|
    |s_V_reg_1352                      |  32|   0|   32|          0|
    |select_ln50_reg_1087              |  32|   0|   32|          0|
    |select_ln709_reg_1166             |  32|   0|   32|          0|
    |sext_ln1116_1_reg_1259            |  48|   0|   48|          0|
    |sext_ln1116_reg_1246              |  48|   0|   48|          0|
    |sext_ln1118_2_reg_1291            |  48|   0|   48|          0|
    |sext_ln58_reg_1098                |  64|   0|   64|          0|
    |sext_ln74_reg_1186                |  48|   0|   48|          0|
    |size_read_reg_1033                |  32|   0|   32|          0|
    |tmp_60_reg_1074                   |  22|   0|   32|         10|
    |tmp_61_reg_1151                   |   1|   0|    1|          0|
    |trunc_ln709_1_reg_1161            |  31|   0|   31|          0|
    |vout_buffer_V_load_reg_1377       |  32|   0|   32|          0|
    |x2_V_reg_1253                     |  32|   0|   32|          0|
    |x3_V_reg_1267                     |  32|   0|   32|          0|
    |x4_V_reg_1273                     |  32|   0|   32|          0|
    |x5_V_reg_1297                     |  32|   0|   32|          0|
    |x6_V_reg_1302                     |  32|   0|   32|          0|
    |x7_V_reg_1307                     |  32|   0|   32|          0|
    |x_V_reg_1210                      |  32|   0|   32|          0|
    |xo_V_reg_1240                     |  32|   0|   32|          0|
    |zext_ln78_reg_1200                |  31|   0|   64|         33|
    |add_ln700_2_reg_1312              |   2|   1|   48|          0|
    |icmp_ln74_reg_1191                |  64|  64|    1|          0|
    |j4_0_reg_346                      |  64|  32|   31|          0|
    |sext_ln1116_1_reg_1259            |   3|   1|   48|          0|
    |sext_ln1116_reg_1246              |   3|   1|   48|          0|
    |sext_ln1118_2_reg_1291            |   3|   1|   48|          0|
    |x2_V_reg_1253                     |  64|  32|   32|          0|
    |xo_V_reg_1240                     |  64|  32|   32|          0|
    |zext_ln78_reg_1200                |  64|  32|   64|         33|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2475| 196| 2561|         98|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |   monte_sim  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |   monte_sim  | return value |
|event_done             | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|interrupt              | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|event_start            | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_start_ext        | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_done_ext         | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_start_str        | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_done_str         | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_start_int        | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_done_int         | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

