

================================================================
== Vitis HLS Report for 'gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_571_9'
================================================================
* Date:           Tue Apr  4 19:45:40 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  27.872 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.660 us|  0.660 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_571_9  |        9|        9|         6|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      60|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       81|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       81|     128|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |ddiv_64ns_64ns_64_5_no_dsp_1_U570  |ddiv_64ns_64ns_64_5_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                              |                              |        0|   0|  0|   0|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln571_fu_140_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln574_1_fu_198_p2  |         +|   0|  0|  10|           5|           5|
    |add_ln574_2_fu_204_p2  |         +|   0|  0|  10|           5|           5|
    |add_ln574_fu_172_p2    |         +|   0|  0|  10|           5|           5|
    |sub_ln574_fu_166_p2    |         -|   0|  0|  10|           5|           5|
    |icmp_ln571_fu_134_p2   |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  60|          27|          26|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_12_fu_58               |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_12_fu_58                        |   3|   0|    3|          0|
    |i_reg_231                         |   3|   0|    3|          0|
    |i_reg_231                         |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  81|  32|   20|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_VITIS_LOOP_571_9|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_VITIS_LOOP_571_9|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_VITIS_LOOP_571_9|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_VITIS_LOOP_571_9|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_VITIS_LOOP_571_9|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_VITIS_LOOP_571_9|  return value|
|m              |   in|    3|     ap_none|                                                    m|        scalar|
|zext_ln527     |   in|    3|     ap_none|                                           zext_ln527|        scalar|
|matA_address0  |  out|    5|   ap_memory|                                                 matA|         array|
|matA_ce0       |  out|    1|   ap_memory|                                                 matA|         array|
|matA_q0        |   in|   64|   ap_memory|                                                 matA|         array|
|idxprom237     |   in|    5|     ap_none|                                           idxprom237|        scalar|
|matU_address0  |  out|    5|   ap_memory|                                                 matU|         array|
|matU_ce0       |  out|    1|   ap_memory|                                                 matU|         array|
|matU_we0       |  out|    1|   ap_memory|                                                 matU|         array|
|matU_d0        |  out|   64|   ap_memory|                                                 matU|         array|
|accu_s         |   in|   64|     ap_none|                                               accu_s|        scalar|
+---------------+-----+-----+------------+-----------------------------------------------------+--------------+

