INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mem_64x192/sim/mem_64x192.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_64x192
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/blk_mem_18x400/sim/blk_mem_18x400.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_18x400
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMU
WARNING: [VRFC 10-3380] identifier 'cur_state' is used before its declaration [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cache
