{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644560343794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644560343797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 01:18:55 2022 " "Processing started: Fri Feb 11 01:18:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644560343797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644560343797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topLevel -c topLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off topLevel -c topLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644560343798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1644560347720 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" topLevel.vhd(28) " "VHDL syntax error at topLevel.vhd(28) near text \":\";  expecting \";\", or \")\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350694 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(154) " "VHDL syntax error at topLevel.vhd(154) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 154 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350696 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(155) " "VHDL syntax error at topLevel.vhd(155) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 155 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350696 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(156) " "VHDL syntax error at topLevel.vhd(156) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 156 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350697 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(157) " "VHDL syntax error at topLevel.vhd(157) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 157 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350697 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(159) " "VHDL syntax error at topLevel.vhd(159) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 159 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350697 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(164) " "VHDL syntax error at topLevel.vhd(164) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 164 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350697 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(165) " "VHDL syntax error at topLevel.vhd(165) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 165 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350698 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(166) " "VHDL syntax error at topLevel.vhd(166) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 166 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350698 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(167) " "VHDL syntax error at topLevel.vhd(167) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 167 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350698 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(169) " "VHDL syntax error at topLevel.vhd(169) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 169 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350698 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(202) " "VHDL syntax error at topLevel.vhd(202) near text \";\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 202 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350699 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" topLevel.vhd(217) " "VHDL syntax error at topLevel.vhd(217) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 217 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350699 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement topLevel.vhd(253) " "VHDL syntax error at topLevel.vhd(253) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 253 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350700 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement topLevel.vhd(262) " "VHDL syntax error at topLevel.vhd(262) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 262 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350700 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" topLevel.vhd(264) " "VHDL syntax error at topLevel.vhd(264) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 264 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350700 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement topLevel.vhd(292) " "VHDL syntax error at topLevel.vhd(292) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 292 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350700 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" topLevel.vhd(294) " "VHDL syntax error at topLevel.vhd(294) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 294 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350701 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement topLevel.vhd(319) " "VHDL syntax error at topLevel.vhd(319) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 319 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644560350701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file toplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644560350705 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644560350936 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 11 01:19:10 2022 " "Processing ended: Fri Feb 11 01:19:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644560350936 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644560350936 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644560350936 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644560350936 ""}
