0.7
2020.2
May 22 2025
00:13:55
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/bus/wishbone_interconnect.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/tb/soc_top_tb.v,,wishbone_interconnect,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/cpu/VexRiscv.v,1763301436,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/adc_interface.v,,StreamFifo;StreamFifoLowLatency;VexRiscv,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/cpu/vexriscv_wrapper.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/bus/wishbone_interconnect.v,,vexriscv_wrapper,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/memory/ram_64kb.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/memory/rom_32kb.v,,ram_64kb,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/memory/rom_32kb.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/utils/sine_generator.v,,rom_32kb,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/adc_interface.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/utils/carrier_generator.v,,adc_interface,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/gpio.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/protection.v,,gpio,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/protection.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/pwm_accelerator.v,,protection,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/pwm_accelerator.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/utils/pwm_comparator.v,,pwm_accelerator,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/timer.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/uart.v,,timer,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/uart.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/cpu/vexriscv_wrapper.v,,uart,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/soc_top.v,1763302388,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/timer.v,,soc_top,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/utils/carrier_generator.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/peripherals/gpio.v,,carrier_generator,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/utils/pwm_comparator.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/memory/ram_64kb.v,,pwm_comparator,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/utils/sine_generator.v,1763300720,verilog,,C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/rtl/soc_top.v,,sine_generator,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/tb/soc_top_tb.v,1763317669,verilog,,,,soc_top_tb,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/furka/Documents/5level-inverter/02-embedded/riscv-soc/vivado_project/riscv_soc.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
