onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /risc_core_tb/clk
add wave -noupdate -color Cyan /risc_core_tb/riscv_core/FrontEnd/Fetch_stage/current_PC_rom
add wave -noupdate -color Cyan /risc_core_tb/riscv_core/FrontEnd/instruction
add wave -noupdate -group I_FETCH {/risc_core_tb/riscv_core/FrontEnd/Fetch_stage/IFQ_Block/Data_out[3]}
add wave -noupdate -group I_FETCH {/risc_core_tb/riscv_core/FrontEnd/Fetch_stage/IFQ_Block/Data_out[2]}
add wave -noupdate -group I_FETCH {/risc_core_tb/riscv_core/FrontEnd/Fetch_stage/IFQ_Block/Data_out[1]}
add wave -noupdate -group I_FETCH {/risc_core_tb/riscv_core/FrontEnd/Fetch_stage/IFQ_Block/Data_out[0]}
add wave -noupdate -group I_FETCH -color Cyan /risc_core_tb/riscv_core/FrontEnd/Fetch_stage/jump_branch_address
add wave -noupdate -group I_FETCH -color Cyan /risc_core_tb/riscv_core/FrontEnd/Fetch_stage/jump_branch_valid
add wave -noupdate -group I_FETCH -color {Medium Violet Red} /risc_core_tb/riscv_core/FrontEnd/Fetch_stage/I_Cache/Rd_en
add wave -noupdate -group I_FETCH -color Orange /risc_core_tb/riscv_core/FrontEnd/Fetch_stage/empty
add wave -noupdate -group I_FETCH -color Plum /risc_core_tb/riscv_core/FrontEnd/Fetch_stage/PC_out
add wave -noupdate -group I_FETCH -color Yellow /risc_core_tb/riscv_core/FrontEnd/Fetch_stage/IFQ_instruction
add wave -noupdate -color Yellow /risc_core_tb/riscv_core/FrontEnd/Decode_stage/Ins_type
add wave -noupdate -color Yellow /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_opcode
add wave -noupdate -group REG_FILE -radix hexadecimal -childformat {{{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[31]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[30]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[29]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[28]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[27]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[26]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[25]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[24]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[23]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[22]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[21]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[20]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[19]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[18]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[17]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[16]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[15]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[14]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[13]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[12]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[11]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[10]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[9]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[8]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[7]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[6]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[5]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[4]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[3]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[2]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[1]} -radix hexadecimal} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[0]} -radix hexadecimal}} -subitemconfig {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[31]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[30]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[29]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[28]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[27]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[26]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[25]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[24]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[23]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[22]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[21]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[20]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[19]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[18]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[17]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[16]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[15]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[14]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[13]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[12]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[11]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[10]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[9]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[8]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[7]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[6]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[5]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[4]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[3]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[2]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[1]} {-height 15 -radix hexadecimal} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable[0]} {-height 15 -radix hexadecimal}} /risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/write_enable
add wave -noupdate -group REG_FILE -childformat {{{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[31]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[30]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[29]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[28]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[27]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[26]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[25]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[24]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[23]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[22]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[21]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[20]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[19]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[18]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[17]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[16]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[15]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[14]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[13]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[12]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[11]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[10]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[9]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[8]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[7]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[6]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[5]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[4]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[3]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[2]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[1]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[0]} -radix unsigned}} -subitemconfig {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[31]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[30]} {-color Cyan -height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[29]} {-color Cyan -height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[28]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[27]} {-color Yellow -height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[26]} {-color Yellow -height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[25]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[24]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[23]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[22]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[21]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[20]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[19]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[18]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[17]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[16]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[15]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[14]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[13]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[12]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[11]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[10]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[9]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[8]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[7]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[6]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[5]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[4]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[3]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[2]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[1]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout[0]} {-height 15 -radix unsigned}} /risc_core_tb/riscv_core/FrontEnd/Decode_stage/Reg_File/Regs/Qout
add wave -noupdate -radix unsigned -childformat {{{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[5]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[4]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[3]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[2]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[1]} -radix unsigned} {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[0]} -radix unsigned}} -subitemconfig {{/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[5]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[4]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[3]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[2]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[1]} {-height 15 -radix unsigned} {/risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag[0]} {-height 15 -radix unsigned}} /risc_core_tb/riscv_core/FrontEnd/Decode_stage/current_tag
add wave -noupdate /risc_core_tb/riscv_core/FrontEnd/Decode_stage/stall
add wave -noupdate -height 18 -group BRANCH /risc_core_tb/riscv_core/FrontEnd/Decode_stage/Branch_Logic/cdb_branch
add wave -noupdate -height 18 -group BRANCH /risc_core_tb/riscv_core/FrontEnd/Decode_stage/Branch_Logic/Branch
add wave -noupdate -height 18 -group BRANCH /risc_core_tb/riscv_core/FrontEnd/Decode_stage/Branch_Logic/stall
add wave -noupdate -height 18 -group BRANCH /risc_core_tb/riscv_core/FrontEnd/Decode_stage/Branch_Logic/state
add wave -noupdate -group DISPATCH_0UT -color {Violet Red} /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_en_integer
add wave -noupdate -group DISPATCH_0UT -color {Violet Red} /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_en_ld_st
add wave -noupdate -group DISPATCH_0UT -color {Violet Red} /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_en_mul
add wave -noupdate -group DISPATCH_0UT -color {Violet Red} /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_en_div
add wave -noupdate -group DISPATCH_0UT -color Yellow -radix unsigned /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_rd_tag
add wave -noupdate -group DISPATCH_0UT -color {Green Yellow} /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_rs1_data
add wave -noupdate -group DISPATCH_0UT -color {Green Yellow} -radix unsigned /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_rs1_tag
add wave -noupdate -group DISPATCH_0UT -color {Green Yellow} /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_rs1_valid
add wave -noupdate -group DISPATCH_0UT -color Green /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_rs2_data
add wave -noupdate -group DISPATCH_0UT -color Green -radix unsigned /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_rs2_tag
add wave -noupdate -group DISPATCH_0UT -color Green /risc_core_tb/riscv_core/FrontEnd/Decode_stage/dispatch_rs2_valid
add wave -noupdate -color Goldenrod -radix unsigned /risc_core_tb/riscv_core/BackEnd/dispatch_rd_tag
add wave -noupdate -color {Medium Violet Red} /risc_core_tb/riscv_core/BackEnd/dispatch_rs1_data
add wave -noupdate -color {Medium Violet Red} /risc_core_tb/riscv_core/BackEnd/dispatch_rs1_tag
add wave -noupdate -color {Violet Red} /risc_core_tb/riscv_core/BackEnd/dispatch_rs1_valid
add wave -noupdate -color Pink /risc_core_tb/riscv_core/BackEnd/dispatch_rs2_data
add wave -noupdate -color Pink /risc_core_tb/riscv_core/BackEnd/dispatch_rs2_tag
add wave -noupdate -color Pink /risc_core_tb/riscv_core/BackEnd/dispatch_rs2_valid
add wave -noupdate /risc_core_tb/riscv_core/BackEnd/dispatch_en_integer
add wave -noupdate /risc_core_tb/riscv_core/BackEnd/dispatch_en_ld_st
add wave -noupdate /risc_core_tb/riscv_core/BackEnd/dispatch_en_mul
add wave -noupdate /risc_core_tb/riscv_core/BackEnd/dispatch_en_div
add wave -noupdate -group INT_ISSUE /risc_core_tb/riscv_core/BackEnd/issueque_full_integer
add wave -noupdate -group INT_ISSUE -color Yellow /risc_core_tb/riscv_core/BackEnd/issue_int
add wave -noupdate -group INT_ISSUE -color {Slate Blue} /risc_core_tb/riscv_core/BackEnd/ALU_rs/issueblk_done
add wave -noupdate -group MUL_ISSUE /risc_core_tb/riscv_core/BackEnd/Mult_rs/issueque_full
add wave -noupdate -group MUL_ISSUE -color {Slate Blue} /risc_core_tb/riscv_core/BackEnd/Mult_rs/issueque_ready
add wave -noupdate -group MUL_ISSUE -color Yellow /risc_core_tb/riscv_core/BackEnd/dispatch_en_mul
add wave -noupdate -group DIV_ISSUE /risc_core_tb/riscv_core/BackEnd/Div_rs/issueque_full
add wave -noupdate -group DIV_ISSUE -color {Slate Blue} /risc_core_tb/riscv_core/BackEnd/Div_rs/issueque_ready
add wave -noupdate -group DIV_ISSUE -color Gold /risc_core_tb/riscv_core/BackEnd/Div_rs/issueblk_done
add wave -noupdate -group LS_ISSUE /risc_core_tb/riscv_core/BackEnd/LS_rs/issueque_full
add wave -noupdate -group LS_ISSUE -color {Slate Blue} /risc_core_tb/riscv_core/BackEnd/LS_rs/issueque_ready
add wave -noupdate -group LS_ISSUE -color Gold /risc_core_tb/riscv_core/BackEnd/LS_rs/issueblk_done
add wave -noupdate -color Salmon /risc_core_tb/riscv_core/BackEnd/ALU_data
add wave -noupdate -color Salmon /risc_core_tb/riscv_core/BackEnd/ALU_tag
add wave -noupdate -color Yellow /risc_core_tb/riscv_core/BackEnd/Mult_data
add wave -noupdate -color Yellow /risc_core_tb/riscv_core/BackEnd/Mult_tag_in
add wave -noupdate -color Blue /risc_core_tb/riscv_core/BackEnd/Mem_tag_in
add wave -noupdate -color Blue /risc_core_tb/riscv_core/BackEnd/Mem_data_in
add wave -noupdate /risc_core_tb/riscv_core/BackEnd/Mem_tag_out
add wave -noupdate /risc_core_tb/riscv_core/BackEnd/Mem_data_out
add wave -noupdate -group CDB -color Cyan /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/ready_int
add wave -noupdate -group CDB -color Cyan /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/int_data
add wave -noupdate -group CDB -color Cyan -radix unsigned /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/int_tag
add wave -noupdate -group CDB -color Magenta /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/ready_mult
add wave -noupdate -group CDB -color Magenta /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/mult_data
add wave -noupdate -group CDB -color Magenta -radix unsigned /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/mult_tag
add wave -noupdate -group CDB /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/ready_div
add wave -noupdate -group CDB /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/div_data
add wave -noupdate -group CDB -radix unsigned /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/div_tag
add wave -noupdate -group CDB -color {Slate Blue} /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/ready_ld_buf
add wave -noupdate -group CDB -color {Slate Blue} /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/ld_buf_data
add wave -noupdate -group CDB -color {Slate Blue} -radix unsigned /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/ld_buf_tag
add wave -noupdate -group CDB -color Coral /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/CDB_data
add wave -noupdate -group CDB -color Coral -radix unsigned /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/CDB_tag
add wave -noupdate -group CDB -color Coral /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/CDB_valid
add wave -noupdate -group CDB -color Yellow /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/CDB_branch
add wave -noupdate -group CDB -color Yellow /risc_core_tb/riscv_core/BackEnd/CDB_ctrl/CDB_branch_taken
add wave -noupdate /risc_core_tb/riscv_core/CDB_branch
add wave -noupdate /risc_core_tb/riscv_core/CDB_branch_taken
add wave -noupdate -radix decimal /risc_core_tb/riscv_core/BackEnd/CDB_tag
add wave -noupdate /risc_core_tb/riscv_core/BackEnd/CDB_valid
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 2} {2955104 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 188
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {2949386 ps} {3002664 ps}
