

================================================================
== Vitis HLS Report for 'transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:43:03 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.878 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      104|      104|  0.416 us|  0.416 us|  104|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1                                    |      103|      103|        13|          -|          -|     8|        no|
        | + transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2  |        3|        3|         1|          1|          1|     4|       yes|
        | + transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3   |        5|        5|         3|          1|          1|     4|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 5 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftInStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0 = alloca i64 1"   --->   Operation 12 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_0' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 13 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1 = alloca i64 1"   --->   Operation 13 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_1' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 14 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2 = alloca i64 1"   --->   Operation 14 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_2' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 15 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3 = alloca i64 1"   --->   Operation 15 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4 = alloca i64 1"   --->   Operation 16 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_4' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 17 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5 = alloca i64 1"   --->   Operation 17 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_5' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6 = alloca i64 1"   --->   Operation 18 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_6' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 19 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7 = alloca i64 1"   --->   Operation 19 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_7' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0 = alloca i64 1"   --->   Operation 20 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_0' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1 = alloca i64 1"   --->   Operation 21 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_1' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2 = alloca i64 1"   --->   Operation 22 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_2' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 23 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3 = alloca i64 1"   --->   Operation 23 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 24 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4 = alloca i64 1"   --->   Operation 24 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_4' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5 = alloca i64 1"   --->   Operation 25 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_5' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6 = alloca i64 1"   --->   Operation 26 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_6' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7 = alloca i64 1"   --->   Operation 27 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_7' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln66 = specmemcore void @_ssdm_op_SpecMemCore, i22 %l_memWidePipoBuff_superSample_M_real_V_0, i22 %l_memWidePipoBuff_superSample_M_real_V_1, i22 %l_memWidePipoBuff_superSample_M_real_V_2, i22 %l_memWidePipoBuff_superSample_M_real_V_3, i22 %l_memWidePipoBuff_superSample_M_real_V_4, i22 %l_memWidePipoBuff_superSample_M_real_V_5, i22 %l_memWidePipoBuff_superSample_M_real_V_6, i22 %l_memWidePipoBuff_superSample_M_real_V_7, i64 666, i64 164, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:66]   --->   Operation 28 'specmemcore' 'specmemcore_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln66 = specmemcore void @_ssdm_op_SpecMemCore, i22 %l_memWidePipoBuff_superSample_M_imag_V_0, i22 %l_memWidePipoBuff_superSample_M_imag_V_1, i22 %l_memWidePipoBuff_superSample_M_imag_V_2, i22 %l_memWidePipoBuff_superSample_M_imag_V_3, i22 %l_memWidePipoBuff_superSample_M_imag_V_4, i22 %l_memWidePipoBuff_superSample_M_imag_V_5, i22 %l_memWidePipoBuff_superSample_M_imag_V_6, i22 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 666, i64 164, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:66]   --->   Operation 29 'specmemcore' 'specmemcore_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln71 = br void %.split8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71]   --->   Operation 30 'br' 'br_ln71' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%blk208 = phi i3 0, void %arrayctor.loop, i3 %blk, void"   --->   Operation 31 'phi' 'blk208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71]   --->   Operation 33 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.57ns)   --->   "%blk = add i3 %blk208, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71]   --->   Operation 34 'add' 'blk' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.split2"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%add_ln76207 = phi i2 1, void %.split8, i2 %add_ln76, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 36 'phi' 'add_ln76207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%icmp_ln77206 = phi i1 0, void %.split8, i1 %icmp_ln77, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:77]   --->   Operation 37 'phi' 'icmp_ln77206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c_2205 = phi i2 0, void %.split8, i2 %c, void %.split2"   --->   Operation 38 'phi' 'c_2205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%r204 = phi i2 0, void %.split8, i2 %r, void %.split2"   --->   Operation 39 'phi' 'r204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten203 = phi i2 0, void %.split8, i2 %add_ln76_2, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 40 'phi' 'indvar_flatten203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 42 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln76 = select i1 %icmp_ln77206, i2 0, i2 %c_2205" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 43 'select' 'select_ln76' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.27ns)   --->   "%r = select i1 %icmp_ln77206, i2 %add_ln76207, i2 %r204" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 44 'select' 'r' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln81)   --->   "%shl_ln76 = shl i2 %r, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 45 'shl' 'shl_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "%fftInStrm_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fftInStrm" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'fftInStrm_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 16> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i512 %fftInStrm_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 32, i32 53" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln145_15 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 64, i32 85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'trunc_ln145_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_16 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 96, i32 117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln145_17 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 128, i32 149" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'trunc_ln145_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145_18 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 160, i32 181" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'trunc_ln145_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145_19 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 192, i32 213" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_20 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 224, i32 245" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln145_21 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 256, i32 277" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'trunc_ln145_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln145_22 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 288, i32 309" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'trunc_ln145_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln145_23 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 320, i32 341" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'trunc_ln145_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln145_24 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 352, i32 373" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'trunc_ln145_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln145_25 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 384, i32 405" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'partselect' 'trunc_ln145_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln145_26 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 416, i32 437" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'partselect' 'trunc_ln145_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln145_27 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 448, i32 469" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'partselect' 'trunc_ln145_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln145_28 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 480, i32 501" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'partselect' 'trunc_ln145_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln81 = add i2 %select_ln76, i2 %shl_ln76" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 65 'add' 'add_ln81' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i2 %add_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 66 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_0, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 67 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145, i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 68 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_0, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 69 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_s, i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 70 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_1, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 71 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_15, i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 72 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_1, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 73 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_16, i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 74 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_2, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 75 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_17, i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 76 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_2, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 77 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_18, i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 78 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_3, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 79 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_19, i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 80 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_3, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 81 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_20, i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 82 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_4, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 83 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_21, i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 84 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_4, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 85 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_22, i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 86 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_5, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 87 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_23, i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 88 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_5, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 89 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_24, i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 90 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_6, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 91 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_25, i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 92 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_6, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 93 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_26, i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 94 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_7, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 95 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_27, i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 96 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 0, i64 %zext_ln81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 97 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.64ns)   --->   "%store_ln81 = store i22 %trunc_ln145_28, i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:81]   --->   Operation 98 'store' 'store_ln81' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_3 : Operation 99 [1/1] (0.43ns)   --->   "%c = add i2 %select_ln76, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:77]   --->   Operation 99 'add' 'c' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.43ns)   --->   "%add_ln76_2 = add i2 %indvar_flatten203, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 100 'add' 'add_ln76_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.34ns)   --->   "%icmp_ln77 = icmp_eq  i2 %c, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:77]   --->   Operation 101 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.43ns)   --->   "%add_ln76 = add i2 %r, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 102 'add' 'add_ln76' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.34ns)   --->   "%icmp_ln76 = icmp_eq  i2 %indvar_flatten203, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 103 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split2, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:76]   --->   Operation 104 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln89 = br void %.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 105 'br' 'br_ln89' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%add_ln89202 = phi i2 %add_ln89, void %.preheader, i2 1, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 106 'phi' 'add_ln89202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%icmp_ln90201 = phi i1 %icmp_ln90, void %.preheader, i1 0, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:90]   --->   Operation 107 'phi' 'icmp_ln90201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%r_16200 = phi i2 %r_17, void %.preheader, i2 0, void %.preheader.preheader"   --->   Operation 108 'phi' 'r_16200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%c199 = phi i2 %c_2, void %.preheader, i2 0, void %.preheader.preheader"   --->   Operation 109 'phi' 'c199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten7198 = phi i2 %add_ln89_2, void %.preheader, i2 0, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 110 'phi' 'indvar_flatten7198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.27ns)   --->   "%select_ln89 = select i1 %icmp_ln90201, i2 0, i2 %r_16200" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 111 'select' 'select_ln89' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.27ns)   --->   "%c_2 = select i1 %icmp_ln90201, i2 %add_ln89202, i2 %c199" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 112 'select' 'c_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln92)   --->   "%shl_ln92 = shl i2 %select_ln89, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 113 'shl' 'shl_ln92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln92 = add i2 %shl_ln92, i2 %c_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 114 'add' 'add_ln92' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i2 %add_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 115 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_0, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 116 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 117 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_0, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 118 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 119 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_1, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 120 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 121 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_1, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 122 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 123 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_2, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 124 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 125 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_2, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 126 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 127 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_3, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 128 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 129 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_3, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 130 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 131 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_4, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 132 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 133 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_4, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 134 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 135 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_5, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 136 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 137 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_5, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 138 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 139 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_6, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 140 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 141 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_6, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 142 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 143 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_7, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 144 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 145 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 0, i64 %zext_ln92" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 146 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 147 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_5 : Operation 148 [1/1] (0.43ns)   --->   "%r_17 = add i2 %select_ln89, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:90]   --->   Operation 148 'add' 'r_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.43ns)   --->   "%add_ln89_2 = add i2 %indvar_flatten7198, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 149 'add' 'add_ln89_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.34ns)   --->   "%icmp_ln90 = icmp_eq  i2 %r_17, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:90]   --->   Operation 150 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.43ns)   --->   "%add_ln89 = add i2 %c_2, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 151 'add' 'add_ln89' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.34ns)   --->   "%icmp_ln89 = icmp_eq  i2 %indvar_flatten7198, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 152 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.preheader, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:89]   --->   Operation 153 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 154 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 154 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 155 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 155 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 156 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 156 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 157 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 157 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 158 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 158 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 159 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 159 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 160 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 160 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 161 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 161 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 162 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 162 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 163 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 163 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 164 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 164 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 165 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 165 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 166 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 166 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 167 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 167 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 168 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 168 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_6 : Operation 169 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 169 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 2.79>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 171 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:90]   --->   Operation 172 'specpipeline' 'specpipeline_ln90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:90]   --->   Operation 173 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 174 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 175 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 175 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 176 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 176 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 177 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 177 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 178 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 178 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 179 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 179 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 180 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 180 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 181 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 181 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 182 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 182 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 183 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 183 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 184 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 184 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 185 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 185 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 186 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 186 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 187 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 187 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 188 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 188 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 189 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:92]   --->   Operation 189 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i502 @_ssdm_op_BitConcatenate.i502.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22, i22 %l_memWidePipoBuff_superSample_M_imag_V_7_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_7_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_6_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_6_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_5_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_5_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_4_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_4_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_3_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_3_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_2_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_2_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_1_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_1_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_0_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_0_load" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 190 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i502 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %l_transBlkMatrixStream, i512 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'write' 'write_ln174' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 0.49>
ST_8 : Operation 193 [1/1] (0.49ns)   --->   "%icmp_ln71 = icmp_eq  i3 %blk208, i3 7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71]   --->   Operation 193 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split8, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:71]   --->   Operation 194 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:101]   --->   Operation 195 'ret' 'ret_ln101' <Predicate = (icmp_ln71)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftInStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_transBlkMatrixStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 000000000]
specinterface_ln0                               (specinterface    ) [ 000000000]
specinterface_ln0                               (specinterface    ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_0        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_1        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_2        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_3        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_4        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_5        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_6        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_7        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_0        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_1        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_2        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_3        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_4        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_5        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_6        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_7        (alloca           ) [ 001111111]
specmemcore_ln66                                (specmemcore      ) [ 000000000]
specmemcore_ln66                                (specmemcore      ) [ 000000000]
br_ln71                                         (br               ) [ 011111111]
blk208                                          (phi              ) [ 001111111]
empty                                           (speclooptripcount) [ 000000000]
specloopname_ln71                               (specloopname     ) [ 000000000]
blk                                             (add              ) [ 011111111]
br_ln0                                          (br               ) [ 001111111]
add_ln76207                                     (phi              ) [ 000100000]
icmp_ln77206                                    (phi              ) [ 000100000]
c_2205                                          (phi              ) [ 000100000]
r204                                            (phi              ) [ 000100000]
indvar_flatten203                               (phi              ) [ 000100000]
specloopname_ln0                                (specloopname     ) [ 000000000]
empty_100                                       (speclooptripcount) [ 000000000]
select_ln76                                     (select           ) [ 000000000]
r                                               (select           ) [ 001111111]
shl_ln76                                        (shl              ) [ 000000000]
specpipeline_ln0                                (specpipeline     ) [ 000000000]
specloopname_ln0                                (specloopname     ) [ 000000000]
fftInStrm_read                                  (read             ) [ 000000000]
trunc_ln145                                     (trunc            ) [ 000000000]
trunc_ln145_s                                   (partselect       ) [ 000000000]
trunc_ln145_15                                  (partselect       ) [ 000000000]
trunc_ln145_16                                  (partselect       ) [ 000000000]
trunc_ln145_17                                  (partselect       ) [ 000000000]
trunc_ln145_18                                  (partselect       ) [ 000000000]
trunc_ln145_19                                  (partselect       ) [ 000000000]
trunc_ln145_20                                  (partselect       ) [ 000000000]
trunc_ln145_21                                  (partselect       ) [ 000000000]
trunc_ln145_22                                  (partselect       ) [ 000000000]
trunc_ln145_23                                  (partselect       ) [ 000000000]
trunc_ln145_24                                  (partselect       ) [ 000000000]
trunc_ln145_25                                  (partselect       ) [ 000000000]
trunc_ln145_26                                  (partselect       ) [ 000000000]
trunc_ln145_27                                  (partselect       ) [ 000000000]
trunc_ln145_28                                  (partselect       ) [ 000000000]
add_ln81                                        (add              ) [ 000000000]
zext_ln81                                       (zext             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_0_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_0_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_1_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_1_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_2_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_2_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_3_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_3_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_4_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_4_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_5_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_5_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_6_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_6_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_7_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_7_addr   (getelementptr    ) [ 000000000]
store_ln81                                      (store            ) [ 000000000]
c                                               (add              ) [ 001111111]
add_ln76_2                                      (add              ) [ 001111111]
icmp_ln77                                       (icmp             ) [ 001111111]
add_ln76                                        (add              ) [ 001111111]
icmp_ln76                                       (icmp             ) [ 001111111]
br_ln76                                         (br               ) [ 001111111]
br_ln89                                         (br               ) [ 001111111]
add_ln89202                                     (phi              ) [ 000001110]
icmp_ln90201                                    (phi              ) [ 000001110]
r_16200                                         (phi              ) [ 000001110]
c199                                            (phi              ) [ 000001110]
indvar_flatten7198                              (phi              ) [ 000001110]
select_ln89                                     (select           ) [ 000000000]
c_2                                             (select           ) [ 001111111]
shl_ln92                                        (shl              ) [ 000000000]
add_ln92                                        (add              ) [ 000000000]
zext_ln92                                       (zext             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_0_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_0_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_1_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_1_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_2_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_2_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_3_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_3_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_4_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_4_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_5_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_5_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_6_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_6_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_7_addr_2 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_7_addr_2 (getelementptr    ) [ 000001110]
r_17                                            (add              ) [ 001111111]
add_ln89_2                                      (add              ) [ 001111111]
icmp_ln90                                       (icmp             ) [ 001111111]
add_ln89                                        (add              ) [ 001111111]
icmp_ln89                                       (icmp             ) [ 001111111]
br_ln89                                         (br               ) [ 001111111]
specloopname_ln0                                (specloopname     ) [ 000000000]
empty_101                                       (speclooptripcount) [ 000000000]
specpipeline_ln90                               (specpipeline     ) [ 000000000]
specloopname_ln90                               (specloopname     ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_0_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_0_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_1_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_1_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_2_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_2_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_3_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_3_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_4_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_4_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_5_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_5_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_6_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_6_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_7_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_7_load   (load             ) [ 000000000]
tmp                                             (bitconcatenate   ) [ 000000000]
zext_ln174                                      (zext             ) [ 000000000]
write_ln174                                     (write            ) [ 000000000]
icmp_ln71                                       (icmp             ) [ 001111111]
br_ln71                                         (br               ) [ 011111111]
ret_ln101                                       (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftInStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_transBlkMatrixStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_transBlkMatrixStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i502.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_0_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_1_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_2_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_3_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_4_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_4/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_5_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_5/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_6_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_6/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_7_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_7/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_0_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_1_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_2_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_3_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_4_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_5_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_5/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_6_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_6/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_7_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_7/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="fftInStrm_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="512" slack="0"/>
<pin id="200" dir="0" index="1" bw="512" slack="0"/>
<pin id="201" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftInStrm_read/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln174_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="512" slack="0"/>
<pin id="207" dir="0" index="2" bw="502" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_0_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="2" slack="0"/>
<pin id="215" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_0_addr/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="22" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_real_V_0_load/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_0_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="2" slack="0"/>
<pin id="227" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_0_addr/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="0" index="1" bw="22" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_imag_V_0_load/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_1_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="2" slack="0"/>
<pin id="239" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_1_addr/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="22" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_real_V_1_load/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_1_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="2" slack="0"/>
<pin id="251" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_1_addr/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="22" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_imag_V_1_load/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_2_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="2" slack="0"/>
<pin id="263" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_2_addr/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="22" slack="0"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_real_V_2_load/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_2_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="2" slack="0"/>
<pin id="275" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_2_addr/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="22" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_imag_V_2_load/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_3_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="2" slack="0"/>
<pin id="287" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_3_addr/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="22" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_real_V_3_load/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_3_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="2" slack="0"/>
<pin id="299" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_3_addr/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="22" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_imag_V_3_load/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_4_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="2" slack="0"/>
<pin id="311" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_4_addr/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="22" slack="0"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_real_V_4_load/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_4_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="2" slack="0"/>
<pin id="323" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_4_addr/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="22" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_imag_V_4_load/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_5_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="2" slack="0"/>
<pin id="335" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_5_addr/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="22" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_real_V_5_load/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_5_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="2" slack="0"/>
<pin id="347" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_5_addr/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="22" slack="0"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_imag_V_5_load/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_6_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="2" slack="0"/>
<pin id="359" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_6_addr/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="22" slack="0"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_real_V_6_load/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_6_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="2" slack="0"/>
<pin id="371" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_6_addr/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="0" index="1" bw="22" slack="0"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_imag_V_6_load/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_7_addr_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="2" slack="0"/>
<pin id="383" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_7_addr/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="0" index="1" bw="22" slack="0"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_real_V_7_load/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_7_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="2" slack="0"/>
<pin id="395" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_7_addr/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="0" index="1" bw="22" slack="0"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/3 l_memWidePipoBuff_superSample_M_imag_V_7_load/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_0_addr_2_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="2" slack="0"/>
<pin id="407" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_0_addr_2/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_0_addr_2_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="2" slack="0"/>
<pin id="414" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_0_addr_2/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_1_addr_2_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="2" slack="0"/>
<pin id="421" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_1_addr_2/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_1_addr_2_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="2" slack="0"/>
<pin id="428" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_1_addr_2/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_2_addr_2_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="2" slack="0"/>
<pin id="435" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_2_addr_2/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_2_addr_2_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="2" slack="0"/>
<pin id="442" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_2_addr_2/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_3_addr_2_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="2" slack="0"/>
<pin id="449" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_3_addr_2/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_3_addr_2_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="2" slack="0"/>
<pin id="456" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_3_addr_2/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_4_addr_2_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="2" slack="0"/>
<pin id="463" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_4_addr_2/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_4_addr_2_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="2" slack="0"/>
<pin id="470" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_4_addr_2/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_5_addr_2_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="2" slack="0"/>
<pin id="477" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_5_addr_2/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_5_addr_2_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="2" slack="0"/>
<pin id="484" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_5_addr_2/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_6_addr_2_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="2" slack="0"/>
<pin id="491" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_6_addr_2/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_6_addr_2_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="2" slack="0"/>
<pin id="498" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_6_addr_2/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_7_addr_2_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="2" slack="0"/>
<pin id="505" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_7_addr_2/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_7_addr_2_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="2" slack="0"/>
<pin id="512" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_7_addr_2/5 "/>
</bind>
</comp>

<comp id="515" class="1005" name="blk208_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="1"/>
<pin id="517" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="blk208 (phireg) "/>
</bind>
</comp>

<comp id="519" class="1004" name="blk208_phi_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="3" slack="0"/>
<pin id="523" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="blk208/2 "/>
</bind>
</comp>

<comp id="527" class="1005" name="add_ln76207_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="1"/>
<pin id="529" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76207 (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln76207_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="2" slack="0"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_ln76207/3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln77206_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln77206 (phireg) "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln77206_phi_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln77206/3 "/>
</bind>
</comp>

<comp id="549" class="1005" name="c_2205_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="1"/>
<pin id="551" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_2205 (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="c_2205_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="2" slack="0"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_2205/3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="r204_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="1"/>
<pin id="562" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r204 (phireg) "/>
</bind>
</comp>

<comp id="564" class="1004" name="r204_phi_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="2" bw="2" slack="0"/>
<pin id="568" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="569" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r204/3 "/>
</bind>
</comp>

<comp id="571" class="1005" name="indvar_flatten203_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="1"/>
<pin id="573" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten203 (phireg) "/>
</bind>
</comp>

<comp id="575" class="1004" name="indvar_flatten203_phi_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="2" slack="0"/>
<pin id="579" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten203/3 "/>
</bind>
</comp>

<comp id="582" class="1005" name="add_ln89202_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="1"/>
<pin id="584" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89202 (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln89202_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="1" slack="1"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_ln89202/5 "/>
</bind>
</comp>

<comp id="593" class="1005" name="icmp_ln90201_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln90201 (phireg) "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln90201_phi_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="2" bw="1" slack="1"/>
<pin id="601" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln90201/5 "/>
</bind>
</comp>

<comp id="604" class="1005" name="r_16200_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="1"/>
<pin id="606" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_16200 (phireg) "/>
</bind>
</comp>

<comp id="608" class="1004" name="r_16200_phi_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="0"/>
<pin id="610" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="1" slack="1"/>
<pin id="612" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_16200/5 "/>
</bind>
</comp>

<comp id="615" class="1005" name="c199_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="1"/>
<pin id="617" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c199 (phireg) "/>
</bind>
</comp>

<comp id="619" class="1004" name="c199_phi_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="622" dir="0" index="2" bw="1" slack="1"/>
<pin id="623" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="624" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c199/5 "/>
</bind>
</comp>

<comp id="626" class="1005" name="indvar_flatten7198_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="1"/>
<pin id="628" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7198 (phireg) "/>
</bind>
</comp>

<comp id="630" class="1004" name="indvar_flatten7198_phi_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="0"/>
<pin id="632" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="633" dir="0" index="2" bw="1" slack="1"/>
<pin id="634" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="635" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7198/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="blk_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="blk/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln76_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="2" slack="0"/>
<pin id="647" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="r_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="2" slack="0"/>
<pin id="654" dir="0" index="2" bw="2" slack="0"/>
<pin id="655" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="shl_ln76_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln76/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln145_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="512" slack="0"/>
<pin id="667" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln145_s_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="22" slack="0"/>
<pin id="672" dir="0" index="1" bw="512" slack="0"/>
<pin id="673" dir="0" index="2" bw="7" slack="0"/>
<pin id="674" dir="0" index="3" bw="7" slack="0"/>
<pin id="675" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln145_15_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="22" slack="0"/>
<pin id="683" dir="0" index="1" bw="512" slack="0"/>
<pin id="684" dir="0" index="2" bw="8" slack="0"/>
<pin id="685" dir="0" index="3" bw="8" slack="0"/>
<pin id="686" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_15/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln145_16_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="22" slack="0"/>
<pin id="694" dir="0" index="1" bw="512" slack="0"/>
<pin id="695" dir="0" index="2" bw="8" slack="0"/>
<pin id="696" dir="0" index="3" bw="8" slack="0"/>
<pin id="697" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_16/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="trunc_ln145_17_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="22" slack="0"/>
<pin id="705" dir="0" index="1" bw="512" slack="0"/>
<pin id="706" dir="0" index="2" bw="9" slack="0"/>
<pin id="707" dir="0" index="3" bw="9" slack="0"/>
<pin id="708" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_17/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln145_18_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="22" slack="0"/>
<pin id="716" dir="0" index="1" bw="512" slack="0"/>
<pin id="717" dir="0" index="2" bw="9" slack="0"/>
<pin id="718" dir="0" index="3" bw="9" slack="0"/>
<pin id="719" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_18/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln145_19_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="22" slack="0"/>
<pin id="727" dir="0" index="1" bw="512" slack="0"/>
<pin id="728" dir="0" index="2" bw="9" slack="0"/>
<pin id="729" dir="0" index="3" bw="9" slack="0"/>
<pin id="730" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_19/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="trunc_ln145_20_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="22" slack="0"/>
<pin id="738" dir="0" index="1" bw="512" slack="0"/>
<pin id="739" dir="0" index="2" bw="9" slack="0"/>
<pin id="740" dir="0" index="3" bw="9" slack="0"/>
<pin id="741" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_20/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln145_21_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="22" slack="0"/>
<pin id="749" dir="0" index="1" bw="512" slack="0"/>
<pin id="750" dir="0" index="2" bw="10" slack="0"/>
<pin id="751" dir="0" index="3" bw="10" slack="0"/>
<pin id="752" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_21/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln145_22_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="22" slack="0"/>
<pin id="760" dir="0" index="1" bw="512" slack="0"/>
<pin id="761" dir="0" index="2" bw="10" slack="0"/>
<pin id="762" dir="0" index="3" bw="10" slack="0"/>
<pin id="763" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_22/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln145_23_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="22" slack="0"/>
<pin id="771" dir="0" index="1" bw="512" slack="0"/>
<pin id="772" dir="0" index="2" bw="10" slack="0"/>
<pin id="773" dir="0" index="3" bw="10" slack="0"/>
<pin id="774" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_23/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln145_24_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="22" slack="0"/>
<pin id="782" dir="0" index="1" bw="512" slack="0"/>
<pin id="783" dir="0" index="2" bw="10" slack="0"/>
<pin id="784" dir="0" index="3" bw="10" slack="0"/>
<pin id="785" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_24/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln145_25_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="22" slack="0"/>
<pin id="793" dir="0" index="1" bw="512" slack="0"/>
<pin id="794" dir="0" index="2" bw="10" slack="0"/>
<pin id="795" dir="0" index="3" bw="10" slack="0"/>
<pin id="796" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_25/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="trunc_ln145_26_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="22" slack="0"/>
<pin id="804" dir="0" index="1" bw="512" slack="0"/>
<pin id="805" dir="0" index="2" bw="10" slack="0"/>
<pin id="806" dir="0" index="3" bw="10" slack="0"/>
<pin id="807" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_26/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="trunc_ln145_27_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="22" slack="0"/>
<pin id="815" dir="0" index="1" bw="512" slack="0"/>
<pin id="816" dir="0" index="2" bw="10" slack="0"/>
<pin id="817" dir="0" index="3" bw="10" slack="0"/>
<pin id="818" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_27/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="trunc_ln145_28_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="22" slack="0"/>
<pin id="826" dir="0" index="1" bw="512" slack="0"/>
<pin id="827" dir="0" index="2" bw="10" slack="0"/>
<pin id="828" dir="0" index="3" bw="10" slack="0"/>
<pin id="829" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_28/3 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln81_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="2" slack="0"/>
<pin id="837" dir="0" index="1" bw="2" slack="0"/>
<pin id="838" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln81_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="2" slack="0"/>
<pin id="843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="c_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="2" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln76_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/3 "/>
</bind>
</comp>

<comp id="873" class="1004" name="icmp_ln77_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="2" slack="0"/>
<pin id="875" dir="0" index="1" bw="2" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln76_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/3 "/>
</bind>
</comp>

<comp id="885" class="1004" name="icmp_ln76_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/3 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln89_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="0" index="2" bw="2" slack="0"/>
<pin id="895" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="c_2_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="2" slack="0"/>
<pin id="902" dir="0" index="2" bw="2" slack="0"/>
<pin id="903" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_2/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="shl_ln92_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln92/5 "/>
</bind>
</comp>

<comp id="913" class="1004" name="add_ln92_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="2" slack="0"/>
<pin id="915" dir="0" index="1" bw="2" slack="0"/>
<pin id="916" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln92_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="2" slack="0"/>
<pin id="921" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/5 "/>
</bind>
</comp>

<comp id="939" class="1004" name="r_17_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="2" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_17/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="add_ln89_2_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="2" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="icmp_ln90_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="2" slack="0"/>
<pin id="953" dir="0" index="1" bw="2" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln89_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="2" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="icmp_ln89_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="2" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="502" slack="0"/>
<pin id="971" dir="0" index="1" bw="22" slack="0"/>
<pin id="972" dir="0" index="2" bw="1" slack="0"/>
<pin id="973" dir="0" index="3" bw="22" slack="0"/>
<pin id="974" dir="0" index="4" bw="1" slack="0"/>
<pin id="975" dir="0" index="5" bw="22" slack="0"/>
<pin id="976" dir="0" index="6" bw="1" slack="0"/>
<pin id="977" dir="0" index="7" bw="22" slack="0"/>
<pin id="978" dir="0" index="8" bw="1" slack="0"/>
<pin id="979" dir="0" index="9" bw="22" slack="0"/>
<pin id="980" dir="0" index="10" bw="1" slack="0"/>
<pin id="981" dir="0" index="11" bw="22" slack="0"/>
<pin id="982" dir="0" index="12" bw="1" slack="0"/>
<pin id="983" dir="0" index="13" bw="22" slack="0"/>
<pin id="984" dir="0" index="14" bw="1" slack="0"/>
<pin id="985" dir="0" index="15" bw="22" slack="0"/>
<pin id="986" dir="0" index="16" bw="1" slack="0"/>
<pin id="987" dir="0" index="17" bw="22" slack="0"/>
<pin id="988" dir="0" index="18" bw="1" slack="0"/>
<pin id="989" dir="0" index="19" bw="22" slack="0"/>
<pin id="990" dir="0" index="20" bw="1" slack="0"/>
<pin id="991" dir="0" index="21" bw="22" slack="0"/>
<pin id="992" dir="0" index="22" bw="1" slack="0"/>
<pin id="993" dir="0" index="23" bw="22" slack="0"/>
<pin id="994" dir="0" index="24" bw="1" slack="0"/>
<pin id="995" dir="0" index="25" bw="22" slack="0"/>
<pin id="996" dir="0" index="26" bw="1" slack="0"/>
<pin id="997" dir="0" index="27" bw="22" slack="0"/>
<pin id="998" dir="0" index="28" bw="1" slack="0"/>
<pin id="999" dir="0" index="29" bw="22" slack="0"/>
<pin id="1000" dir="0" index="30" bw="1" slack="0"/>
<pin id="1001" dir="0" index="31" bw="22" slack="0"/>
<pin id="1002" dir="1" index="32" bw="502" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="zext_ln174_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="502" slack="0"/>
<pin id="1037" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/7 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="icmp_ln71_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="3" slack="6"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/8 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="blk_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="0"/>
<pin id="1048" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="blk "/>
</bind>
</comp>

<comp id="1051" class="1005" name="r_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="2" slack="0"/>
<pin id="1053" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1056" class="1005" name="c_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="2" slack="0"/>
<pin id="1058" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1061" class="1005" name="add_ln76_2_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="2" slack="0"/>
<pin id="1063" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76_2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="icmp_ln77_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="add_ln76_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="2" slack="0"/>
<pin id="1073" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="c_2_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="2" slack="0"/>
<pin id="1081" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_0_addr_2_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="2" slack="1"/>
<pin id="1086" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_0_addr_2 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_0_addr_2_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="2" slack="1"/>
<pin id="1091" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_0_addr_2 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_1_addr_2_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="2" slack="1"/>
<pin id="1096" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_1_addr_2 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_1_addr_2_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="2" slack="1"/>
<pin id="1101" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_1_addr_2 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_2_addr_2_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="2" slack="1"/>
<pin id="1106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_2_addr_2 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_2_addr_2_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="2" slack="1"/>
<pin id="1111" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_2_addr_2 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_3_addr_2_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="2" slack="1"/>
<pin id="1116" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_3_addr_2 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_3_addr_2_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="2" slack="1"/>
<pin id="1121" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_3_addr_2 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_4_addr_2_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="2" slack="1"/>
<pin id="1126" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_4_addr_2 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_4_addr_2_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="2" slack="1"/>
<pin id="1131" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_4_addr_2 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_5_addr_2_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="2" slack="1"/>
<pin id="1136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_5_addr_2 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_5_addr_2_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="2" slack="1"/>
<pin id="1141" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_5_addr_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_6_addr_2_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="2" slack="1"/>
<pin id="1146" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_6_addr_2 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_6_addr_2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="2" slack="1"/>
<pin id="1151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_6_addr_2 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_7_addr_2_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="2" slack="1"/>
<pin id="1156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_7_addr_2 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_7_addr_2_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="2" slack="1"/>
<pin id="1161" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_7_addr_2 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="r_17_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="2" slack="0"/>
<pin id="1166" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r_17 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="add_ln89_2_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="2" slack="0"/>
<pin id="1171" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89_2 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="icmp_ln90_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="add_ln89_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="2" slack="0"/>
<pin id="1181" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="icmp_ln89_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="130" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="116" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="116" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="116" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="116" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="116" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="116" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="116" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="116" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="116" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="116" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="116" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="116" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="116" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="116" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="116" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="116" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="116" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="415"><net_src comp="116" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="410" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="422"><net_src comp="116" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="417" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="429"><net_src comp="116" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="424" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="436"><net_src comp="116" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="431" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="443"><net_src comp="116" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="438" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="450"><net_src comp="116" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="445" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="457"><net_src comp="116" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="458"><net_src comp="452" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="464"><net_src comp="116" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="459" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="471"><net_src comp="116" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="466" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="478"><net_src comp="116" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="473" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="485"><net_src comp="116" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="480" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="492"><net_src comp="116" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="487" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="499"><net_src comp="116" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="494" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="506"><net_src comp="116" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="501" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="513"><net_src comp="116" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="508" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="518"><net_src comp="24" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="519" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="530"><net_src comp="36" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="38" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="40" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="40" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="570"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="40" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="36" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="582" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="596"><net_src comp="38" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="593" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="607"><net_src comp="40" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="604" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="618"><net_src comp="40" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="625"><net_src comp="615" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="629"><net_src comp="40" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="636"><net_src comp="626" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="519" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="34" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="542" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="40" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="553" pin="4"/><net_sink comp="643" pin=2"/></net>

<net id="656"><net_src comp="542" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="531" pin="4"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="564" pin="4"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="651" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="36" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="198" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="676"><net_src comp="54" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="198" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="56" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="58" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="680"><net_src comp="670" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="687"><net_src comp="54" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="198" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="60" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="62" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="691"><net_src comp="681" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="698"><net_src comp="54" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="198" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="64" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="701"><net_src comp="66" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="702"><net_src comp="692" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="709"><net_src comp="54" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="198" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="68" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="70" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="713"><net_src comp="703" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="720"><net_src comp="54" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="198" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="72" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="74" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="724"><net_src comp="714" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="731"><net_src comp="54" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="198" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="76" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="78" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="735"><net_src comp="725" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="742"><net_src comp="54" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="198" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="80" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="82" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="746"><net_src comp="736" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="753"><net_src comp="54" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="198" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="84" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="86" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="757"><net_src comp="747" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="764"><net_src comp="54" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="198" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="88" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="90" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="768"><net_src comp="758" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="775"><net_src comp="54" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="198" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="92" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="94" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="779"><net_src comp="769" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="786"><net_src comp="54" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="198" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="96" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="98" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="790"><net_src comp="780" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="797"><net_src comp="54" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="198" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="100" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="102" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="801"><net_src comp="791" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="808"><net_src comp="54" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="198" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="104" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="811"><net_src comp="106" pin="0"/><net_sink comp="802" pin=3"/></net>

<net id="812"><net_src comp="802" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="819"><net_src comp="54" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="198" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="108" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="110" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="823"><net_src comp="813" pin="4"/><net_sink comp="385" pin=1"/></net>

<net id="830"><net_src comp="54" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="198" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="112" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="833"><net_src comp="114" pin="0"/><net_sink comp="824" pin=3"/></net>

<net id="834"><net_src comp="824" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="839"><net_src comp="643" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="659" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="844"><net_src comp="835" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="848"><net_src comp="841" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="849"><net_src comp="841" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="850"><net_src comp="841" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="851"><net_src comp="841" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="852"><net_src comp="841" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="853"><net_src comp="841" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="854"><net_src comp="841" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="855"><net_src comp="841" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="856"><net_src comp="841" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="857"><net_src comp="841" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="858"><net_src comp="841" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="859"><net_src comp="841" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="860"><net_src comp="841" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="865"><net_src comp="643" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="36" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="575" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="36" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="861" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="118" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="651" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="36" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="575" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="120" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="597" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="40" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="608" pin="4"/><net_sink comp="891" pin=2"/></net>

<net id="904"><net_src comp="597" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="586" pin="4"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="619" pin="4"/><net_sink comp="899" pin=2"/></net>

<net id="911"><net_src comp="891" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="36" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="907" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="899" pin="3"/><net_sink comp="913" pin=1"/></net>

<net id="922"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="926"><net_src comp="919" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="927"><net_src comp="919" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="928"><net_src comp="919" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="929"><net_src comp="919" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="930"><net_src comp="919" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="931"><net_src comp="919" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="932"><net_src comp="919" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="933"><net_src comp="919" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="934"><net_src comp="919" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="935"><net_src comp="919" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="936"><net_src comp="919" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="937"><net_src comp="919" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="938"><net_src comp="919" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="943"><net_src comp="891" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="36" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="630" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="36" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="939" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="118" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="899" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="36" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="630" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="120" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="1003"><net_src comp="126" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="1004"><net_src comp="397" pin="3"/><net_sink comp="969" pin=1"/></net>

<net id="1005"><net_src comp="128" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="1006"><net_src comp="385" pin="3"/><net_sink comp="969" pin=3"/></net>

<net id="1007"><net_src comp="128" pin="0"/><net_sink comp="969" pin=4"/></net>

<net id="1008"><net_src comp="373" pin="3"/><net_sink comp="969" pin=5"/></net>

<net id="1009"><net_src comp="128" pin="0"/><net_sink comp="969" pin=6"/></net>

<net id="1010"><net_src comp="361" pin="3"/><net_sink comp="969" pin=7"/></net>

<net id="1011"><net_src comp="128" pin="0"/><net_sink comp="969" pin=8"/></net>

<net id="1012"><net_src comp="349" pin="3"/><net_sink comp="969" pin=9"/></net>

<net id="1013"><net_src comp="128" pin="0"/><net_sink comp="969" pin=10"/></net>

<net id="1014"><net_src comp="337" pin="3"/><net_sink comp="969" pin=11"/></net>

<net id="1015"><net_src comp="128" pin="0"/><net_sink comp="969" pin=12"/></net>

<net id="1016"><net_src comp="325" pin="3"/><net_sink comp="969" pin=13"/></net>

<net id="1017"><net_src comp="128" pin="0"/><net_sink comp="969" pin=14"/></net>

<net id="1018"><net_src comp="313" pin="3"/><net_sink comp="969" pin=15"/></net>

<net id="1019"><net_src comp="128" pin="0"/><net_sink comp="969" pin=16"/></net>

<net id="1020"><net_src comp="301" pin="3"/><net_sink comp="969" pin=17"/></net>

<net id="1021"><net_src comp="128" pin="0"/><net_sink comp="969" pin=18"/></net>

<net id="1022"><net_src comp="289" pin="3"/><net_sink comp="969" pin=19"/></net>

<net id="1023"><net_src comp="128" pin="0"/><net_sink comp="969" pin=20"/></net>

<net id="1024"><net_src comp="277" pin="3"/><net_sink comp="969" pin=21"/></net>

<net id="1025"><net_src comp="128" pin="0"/><net_sink comp="969" pin=22"/></net>

<net id="1026"><net_src comp="265" pin="3"/><net_sink comp="969" pin=23"/></net>

<net id="1027"><net_src comp="128" pin="0"/><net_sink comp="969" pin=24"/></net>

<net id="1028"><net_src comp="253" pin="3"/><net_sink comp="969" pin=25"/></net>

<net id="1029"><net_src comp="128" pin="0"/><net_sink comp="969" pin=26"/></net>

<net id="1030"><net_src comp="241" pin="3"/><net_sink comp="969" pin=27"/></net>

<net id="1031"><net_src comp="128" pin="0"/><net_sink comp="969" pin=28"/></net>

<net id="1032"><net_src comp="229" pin="3"/><net_sink comp="969" pin=29"/></net>

<net id="1033"><net_src comp="128" pin="0"/><net_sink comp="969" pin=30"/></net>

<net id="1034"><net_src comp="217" pin="3"/><net_sink comp="969" pin=31"/></net>

<net id="1038"><net_src comp="969" pin="32"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1044"><net_src comp="515" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="132" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1049"><net_src comp="637" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="1054"><net_src comp="651" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1059"><net_src comp="861" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="1064"><net_src comp="867" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="1069"><net_src comp="873" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1074"><net_src comp="879" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1082"><net_src comp="899" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1087"><net_src comp="403" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1092"><net_src comp="410" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1097"><net_src comp="417" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1102"><net_src comp="424" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1107"><net_src comp="431" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1112"><net_src comp="438" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1117"><net_src comp="445" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1122"><net_src comp="452" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1127"><net_src comp="459" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1132"><net_src comp="466" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1137"><net_src comp="473" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1142"><net_src comp="480" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1147"><net_src comp="487" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1152"><net_src comp="494" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1157"><net_src comp="501" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1162"><net_src comp="508" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1167"><net_src comp="939" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1172"><net_src comp="945" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1177"><net_src comp="951" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1182"><net_src comp="957" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1187"><net_src comp="963" pin="2"/><net_sink comp="1184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_transBlkMatrixStream | {7 }
 - Input state : 
	Port: transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> > > : fftInStrm | {3 }
  - Chain level:
	State 1
		specmemcore_ln66 : 1
		specmemcore_ln66 : 1
	State 2
		blk : 1
	State 3
		select_ln76 : 1
		r : 1
		shl_ln76 : 2
		add_ln81 : 2
		zext_ln81 : 3
		l_memWidePipoBuff_superSample_M_real_V_0_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_imag_V_0_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_real_V_1_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_imag_V_1_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_real_V_2_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_imag_V_2_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_real_V_3_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_imag_V_3_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_real_V_4_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_imag_V_4_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_real_V_5_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_imag_V_5_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_real_V_6_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_imag_V_6_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_real_V_7_addr : 4
		store_ln81 : 5
		l_memWidePipoBuff_superSample_M_imag_V_7_addr : 4
		store_ln81 : 5
		c : 2
		add_ln76_2 : 1
		icmp_ln77 : 3
		add_ln76 : 2
		icmp_ln76 : 1
		br_ln76 : 2
	State 4
	State 5
		select_ln89 : 1
		c_2 : 1
		shl_ln92 : 2
		add_ln92 : 2
		zext_ln92 : 3
		l_memWidePipoBuff_superSample_M_real_V_0_addr_2 : 4
		l_memWidePipoBuff_superSample_M_real_V_0_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_0_addr_2 : 4
		l_memWidePipoBuff_superSample_M_imag_V_0_load : 5
		l_memWidePipoBuff_superSample_M_real_V_1_addr_2 : 4
		l_memWidePipoBuff_superSample_M_real_V_1_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_1_addr_2 : 4
		l_memWidePipoBuff_superSample_M_imag_V_1_load : 5
		l_memWidePipoBuff_superSample_M_real_V_2_addr_2 : 4
		l_memWidePipoBuff_superSample_M_real_V_2_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_2_addr_2 : 4
		l_memWidePipoBuff_superSample_M_imag_V_2_load : 5
		l_memWidePipoBuff_superSample_M_real_V_3_addr_2 : 4
		l_memWidePipoBuff_superSample_M_real_V_3_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_3_addr_2 : 4
		l_memWidePipoBuff_superSample_M_imag_V_3_load : 5
		l_memWidePipoBuff_superSample_M_real_V_4_addr_2 : 4
		l_memWidePipoBuff_superSample_M_real_V_4_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_4_addr_2 : 4
		l_memWidePipoBuff_superSample_M_imag_V_4_load : 5
		l_memWidePipoBuff_superSample_M_real_V_5_addr_2 : 4
		l_memWidePipoBuff_superSample_M_real_V_5_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_5_addr_2 : 4
		l_memWidePipoBuff_superSample_M_imag_V_5_load : 5
		l_memWidePipoBuff_superSample_M_real_V_6_addr_2 : 4
		l_memWidePipoBuff_superSample_M_real_V_6_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_6_addr_2 : 4
		l_memWidePipoBuff_superSample_M_imag_V_6_load : 5
		l_memWidePipoBuff_superSample_M_real_V_7_addr_2 : 4
		l_memWidePipoBuff_superSample_M_real_V_7_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_7_addr_2 : 4
		l_memWidePipoBuff_superSample_M_imag_V_7_load : 5
		r_17 : 2
		add_ln89_2 : 1
		icmp_ln90 : 3
		add_ln89 : 2
		icmp_ln89 : 1
		br_ln89 : 2
	State 6
	State 7
		tmp : 1
		zext_ln174 : 2
		write_ln174 : 3
	State 8
		br_ln71 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         blk_fu_637         |    0    |    10   |
|          |       add_ln81_fu_835      |    0    |    9    |
|          |          c_fu_861          |    0    |    9    |
|          |      add_ln76_2_fu_867     |    0    |    9    |
|    add   |       add_ln76_fu_879      |    0    |    9    |
|          |       add_ln92_fu_913      |    0    |    9    |
|          |         r_17_fu_939        |    0    |    9    |
|          |      add_ln89_2_fu_945     |    0    |    9    |
|          |       add_ln89_fu_957      |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |      icmp_ln77_fu_873      |    0    |    8    |
|          |      icmp_ln76_fu_885      |    0    |    8    |
|   icmp   |      icmp_ln90_fu_951      |    0    |    8    |
|          |      icmp_ln89_fu_963      |    0    |    8    |
|          |      icmp_ln71_fu_1040     |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |     select_ln76_fu_643     |    0    |    2    |
|  select  |          r_fu_651          |    0    |    2    |
|          |     select_ln89_fu_891     |    0    |    2    |
|          |         c_2_fu_899         |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | fftInStrm_read_read_fu_198 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln174_write_fu_204  |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |       shl_ln76_fu_659      |    0    |    0    |
|          |       shl_ln92_fu_907      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln145_fu_665     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    trunc_ln145_s_fu_670    |    0    |    0    |
|          |    trunc_ln145_15_fu_681   |    0    |    0    |
|          |    trunc_ln145_16_fu_692   |    0    |    0    |
|          |    trunc_ln145_17_fu_703   |    0    |    0    |
|          |    trunc_ln145_18_fu_714   |    0    |    0    |
|          |    trunc_ln145_19_fu_725   |    0    |    0    |
|          |    trunc_ln145_20_fu_736   |    0    |    0    |
|partselect|    trunc_ln145_21_fu_747   |    0    |    0    |
|          |    trunc_ln145_22_fu_758   |    0    |    0    |
|          |    trunc_ln145_23_fu_769   |    0    |    0    |
|          |    trunc_ln145_24_fu_780   |    0    |    0    |
|          |    trunc_ln145_25_fu_791   |    0    |    0    |
|          |    trunc_ln145_26_fu_802   |    0    |    0    |
|          |    trunc_ln145_27_fu_813   |    0    |    0    |
|          |    trunc_ln145_28_fu_824   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln81_fu_841      |    0    |    0    |
|   zext   |      zext_ln92_fu_919      |    0    |    0    |
|          |     zext_ln174_fu_1035     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_969         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   130   |
|----------|----------------------------|---------|---------|

Memories:
+----------------------------------------+--------+
|                                        |  URAM  |
+----------------------------------------+--------+
|l_memWidePipoBuff_superSample_M_imag_V_0|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_1|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_2|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_3|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_4|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_5|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_6|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_7|    1   |
|l_memWidePipoBuff_superSample_M_real_V_0|    1   |
|l_memWidePipoBuff_superSample_M_real_V_1|    1   |
|l_memWidePipoBuff_superSample_M_real_V_2|    1   |
|l_memWidePipoBuff_superSample_M_real_V_3|    1   |
|l_memWidePipoBuff_superSample_M_real_V_4|    1   |
|l_memWidePipoBuff_superSample_M_real_V_5|    1   |
|l_memWidePipoBuff_superSample_M_real_V_6|    1   |
|l_memWidePipoBuff_superSample_M_real_V_7|    1   |
+----------------------------------------+--------+
|                  Total                 |   16   |
+----------------------------------------+--------+

* Register list:
+--------------------------------------------------------+--------+
|                                                        |   FF   |
+--------------------------------------------------------+--------+
|                   add_ln76207_reg_527                  |    2   |
|                   add_ln76_2_reg_1061                  |    2   |
|                    add_ln76_reg_1071                   |    2   |
|                   add_ln89202_reg_582                  |    2   |
|                   add_ln89_2_reg_1169                  |    2   |
|                    add_ln89_reg_1179                   |    2   |
|                     blk208_reg_515                     |    3   |
|                      blk_reg_1046                      |    3   |
|                      c199_reg_615                      |    2   |
|                     c_2205_reg_549                     |    2   |
|                      c_2_reg_1079                      |    2   |
|                       c_reg_1056                       |    2   |
|                  icmp_ln77206_reg_538                  |    1   |
|                   icmp_ln77_reg_1066                   |    1   |
|                   icmp_ln89_reg_1184                   |    1   |
|                  icmp_ln90201_reg_593                  |    1   |
|                   icmp_ln90_reg_1174                   |    1   |
|                indvar_flatten203_reg_571               |    2   |
|               indvar_flatten7198_reg_626               |    2   |
|l_memWidePipoBuff_superSample_M_imag_V_0_addr_2_reg_1089|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_1_addr_2_reg_1099|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_2_addr_2_reg_1109|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_3_addr_2_reg_1119|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_4_addr_2_reg_1129|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_5_addr_2_reg_1139|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_6_addr_2_reg_1149|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_7_addr_2_reg_1159|    2   |
|l_memWidePipoBuff_superSample_M_real_V_0_addr_2_reg_1084|    2   |
|l_memWidePipoBuff_superSample_M_real_V_1_addr_2_reg_1094|    2   |
|l_memWidePipoBuff_superSample_M_real_V_2_addr_2_reg_1104|    2   |
|l_memWidePipoBuff_superSample_M_real_V_3_addr_2_reg_1114|    2   |
|l_memWidePipoBuff_superSample_M_real_V_4_addr_2_reg_1124|    2   |
|l_memWidePipoBuff_superSample_M_real_V_5_addr_2_reg_1134|    2   |
|l_memWidePipoBuff_superSample_M_real_V_6_addr_2_reg_1144|    2   |
|l_memWidePipoBuff_superSample_M_real_V_7_addr_2_reg_1154|    2   |
|                      r204_reg_560                      |    2   |
|                     r_16200_reg_604                    |    2   |
|                      r_17_reg_1164                     |    2   |
|                       r_reg_1051                       |    2   |
+--------------------------------------------------------+--------+
|                          Total                         |   75   |
+--------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_229 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_241 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_253 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_265 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_277 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_289 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_301 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_313 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_325 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_337 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_349 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_361 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_373 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_385 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_397 |  p0  |   3  |   2  |    6   ||    14   |
|   blk208_reg_515  |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   102  || 7.10471 ||   233   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   130  |    -   |
|   Memory  |    -   |    -   |    -   |   16   |
|Multiplexer|    7   |    -   |   233  |    -   |
|  Register |    -   |   75   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   75   |   363  |   16   |
+-----------+--------+--------+--------+--------+
