0.7
2020.2
Apr 18 2022
16:05:34
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/AESL_automem_imag_sample.v,1666263649,systemVerilog,,,,AESL_automem_imag_sample,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/AESL_automem_real_sample.v,1666263649,systemVerilog,,,,AESL_automem_real_sample,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/csv_file_dump.svh,1666263649,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dataflow_monitor.sv,1666263649,systemVerilog,D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/nodf_module_interface.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/seq_loop_interface.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/upc_loop_interface.svh,,D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dump_file_agent.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/csv_file_dump.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/sample_agent.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/loop_sample_agent.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/sample_manager.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/nodf_module_interface.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/nodf_module_monitor.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/seq_loop_interface.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/seq_loop_monitor.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/upc_loop_interface.svh;D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft.autotb.v,1666263649,systemVerilog,,,D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/fifo_para.vh,apatb_dft_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft.v,1666263365,systemVerilog,,,,dft,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_dft_Pipeline_VITIS_LOOP_12_1.v,1666263363,systemVerilog,,,,dft_dft_Pipeline_VITIS_LOOP_12_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_dft_Pipeline_VITIS_LOOP_20_3.v,1666263364,systemVerilog,,,,dft_dft_Pipeline_VITIS_LOOP_20_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_dft_Pipeline_VITIS_LOOP_31_4.v,1666263364,systemVerilog,,,,dft_dft_Pipeline_VITIS_LOOP_31_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_dmul_64ns_64ns_64_7_max_dsp_1.v,1666263364,systemVerilog,,,,dft_dmul_64ns_64ns_64_7_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_faddfsub_32ns_32ns_32_5_full_dsp_1.v,1666263364,systemVerilog,,,,dft_faddfsub_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_flow_control_loop_pipe_sequential_init.v,1666263366,systemVerilog,,,,dft_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_fmul_32ns_32ns_32_4_max_dsp_1.v,1666263364,systemVerilog,,,,dft_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_fptrunc_64ns_32_2_no_dsp_1.v,1666263364,systemVerilog,,,,dft_fptrunc_64ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_mul_23s_22ns_45_1_1.v,1666263363,systemVerilog,,,,dft_mul_23s_22ns_45_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_mul_30s_29ns_58_2_1.v,1666263363,systemVerilog,,,,dft_mul_30s_29ns_58_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_mul_80s_24ns_80_5_1.v,1666263363,systemVerilog,,,,dft_mul_80s_24ns_80_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_mul_mul_15ns_15ns_30_4_1.v,1666263366,systemVerilog,,,,dft_mul_mul_15ns_15ns_30_4_1;dft_mul_mul_15ns_15ns_30_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_mul_mul_15ns_15s_30_4_1.v,1666263366,systemVerilog,,,,dft_mul_mul_15ns_15s_30_4_1;dft_mul_mul_15ns_15s_30_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_mux_164_1_1_1.v,1666263365,systemVerilog,,,,dft_mux_164_1_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_mux_83_1_1_1.v,1666263365,systemVerilog,,,,dft_mux_83_1_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_sin_or_cos_float_s.v,1666263364,systemVerilog,,,,dft_sin_or_cos_float_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.v,1666263365,systemVerilog,,,,dft_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v,1666263365,systemVerilog,,,,dft_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v,1666263365,systemVerilog,,,,dft_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v,1666263366,systemVerilog,,,,dft_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_sitodp_32ns_64_6_no_dsp_1.v,1666263364,systemVerilog,,,,dft_sitodp_32ns_64_6_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft_sum_r_RAM_AUTO_1R1W.v,1666263366,systemVerilog,,,,dft_sum_r_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dump_file_agent.svh,1666263649,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/fifo_para.vh,1666263649,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/ip/xil_defaultlib/dft_dmul_64ns_64ns_64_7_max_dsp_1_ip.v,1666263659,systemVerilog,,,,dft_dmul_64ns_64ns_64_7_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/ip/xil_defaultlib/dft_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v,1666263661,systemVerilog,,,,dft_faddfsub_32ns_32ns_32_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/ip/xil_defaultlib/dft_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1666263664,systemVerilog,,,,dft_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/ip/xil_defaultlib/dft_fptrunc_64ns_32_2_no_dsp_1_ip.v,1666263666,systemVerilog,,,,dft_fptrunc_64ns_32_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/ip/xil_defaultlib/dft_sitodp_32ns_64_6_no_dsp_1_ip.v,1666263669,systemVerilog,,,,dft_sitodp_32ns_64_6_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/loop_sample_agent.svh,1666263649,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/nodf_module_interface.svh,1666263649,verilog,,,,nodf_module_intf,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/nodf_module_monitor.svh,1666263649,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/sample_agent.svh,1666263649,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/sample_manager.svh,1666263649,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/seq_loop_interface.svh,1666263649,verilog,,,,seq_loop_intf,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/seq_loop_monitor.svh,1666263649,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/upc_loop_interface.svh,1666263649,verilog,,,,upc_loop_intf,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/upc_loop_monitor.svh,1666263649,verilog,,,,,,,,,,,,
