ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_convolve_HWC_q7_fast.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_convolve_HWC_q7_fast,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_convolve_HWC_q7_fast
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_convolve_HWC_q7_fast:
  27              	.LVL0:
  28              	.LFB149:
  29              		.file 1 ".//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c"
   1:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** /*
   2:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
   3:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
   4:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * SPDX-License-Identifier: Apache-2.0
   5:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
   6:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * not use this file except in compliance with the License.
   8:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * You may obtain a copy of the License at
   9:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
  10:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
  12:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Unless required by applicable law or agreed to in writing, software
  13:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * See the License for the specific language governing permissions and
  16:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * limitations under the License.
  17:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  */
  18:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  19:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** /* ----------------------------------------------------------------------
  20:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Project:      CMSIS NN Library
  21:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Title:        arm_convolve_HWC_q7_fast.c
  22:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Description:  Fast Q7 version of convolution
  23:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
  24:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * $Date:        17. January 2018
  25:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * $Revision:    V.1.0.0
  26:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
  27:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Target Processor:  Cortex-M cores
  28:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
  29:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * -------------------------------------------------------------------- */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 2


  30:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  31:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** #include "arm_math.h"
  32:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** #include "arm_nnfunctions.h"
  33:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  34:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** /**
  35:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *  @ingroup groupNN
  36:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  */
  37:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  38:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** /**
  39:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * @addtogroup NNConv
  40:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * @{
  41:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  */
  42:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  43:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****   /**
  44:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @brief Fast Q7 convolution function
  45:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       Im_in       pointer to input tensor
  46:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       dim_im_in   input tensor dimention
  47:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       ch_im_in    number of input tensor channels
  48:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       wt          pointer to kernel weights
  49:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
  50:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       dim_kernel  filter kernel size
  51:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       padding     padding sizes
  52:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       stride      convolution stride
  53:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       bias        pointer to bias
  54:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       bias_shift  amount of left-shift for bias
  55:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       out_shift   amount of right-shift for output
  56:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in,out]   Im_out      pointer to output tensor
  57:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       dim_im_out  output tensor dimension
  58:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in,out]   bufferA     pointer to buffer space for input 
  59:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in,out]   bufferB     pointer to buffer space for output
  60:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @return     The function returns either
  61:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of s
  62:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  63:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @details
  64:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  65:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * <b>Buffer size:</b>
  66:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  67:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * bufferA size: 2*ch_im_in*dim_kernel*dim_kernel
  68:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  69:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * bufferB size: 0
  70:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  71:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * <b>Input dimension constraints:</b>
  72:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  73:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * ch_im_in is multiple of 4    ( because of the SIMD32 read and swap )
  74:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  75:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * ch_im_out is multipe of 2    ( bacause 2x2 mat_mult kernel )
  76:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  77:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * The im2col converts the Q7 tensor input into Q15 column, which is stored in
  78:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * bufferA. There is reordering happenning during this im2col process with
  79:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * arm_q7_to_q15_reordered_no_shift. For every four elements, the second and
  80:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * third elements are swapped. 
  81:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  82:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * The computation kernel arm_nn_mat_mult_kernel_q7_q15_reordered does the
  83:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * GEMM computation with the reordered columns.
  84:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  85:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * To speed-up the determination of the padding condition, we split the
  86:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * computation into 3x3 parts, i.e., {top, mid, bottom} X {left, mid, right}.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 3


  87:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * This reduces the total number of boundary condition checks and improves
  88:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * the data copying performance.
  89:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    */
  90:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  91:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** arm_status
  92:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** arm_convolve_HWC_q7_fast(const q7_t * Im_in,
  93:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t dim_im_in,
  94:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t ch_im_in,
  95:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const q7_t * wt,
  96:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t ch_im_out,
  97:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t dim_kernel,
  98:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t padding,
  99:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t stride,
 100:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const q7_t * bias,
 101:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t bias_shift,
 102:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t out_shift,
 103:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          q7_t * Im_out, 
 104:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t dim_im_out, 
 105:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          q15_t * bufferA, 
 106:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          q7_t * bufferB)
 107:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** {
  30              		.loc 1 107 1 view -0
  31              		.cfi_startproc
  32              		@ args = 44, pretend = 0, frame = 80
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 107 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 2DED048B 		vpush.64	{d8, d9}
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 52
  50              		.cfi_offset 80, -52
  51              		.cfi_offset 81, -48
  52              		.cfi_offset 82, -44
  53              		.cfi_offset 83, -40
  54 0008 99B0     		sub	sp, sp, #100
  55              	.LCFI2:
  56              		.cfi_def_cfa_offset 152
  57              		.loc 1 107 1 view .LVU2
  58 000a 9346     		mov	fp, r2
 108:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 109:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** #if defined (ARM_MATH_DSP)
 110:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* Run the following code for Cortex-M4 and Cortex-M7 */
 111:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 112:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     int16_t   i_out_y, i_out_x, i_ker_y, i_ker_x;
 113:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 114:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /*
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 4


 115:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      *  Here we use bufferA as q15_t internally as computation are done with q15_t level
 116:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      *  im2col are done to output in q15_t format from q7_t input
 117:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      */
 118:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 119:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     q15_t    *pBuffer = bufferA;
 120:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     q7_t     *pOut = Im_out;
 121:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 122:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     if (ch_im_in % 4 != 0 || ch_im_out % 2 != 0)
  59              		.loc 1 122 22 view .LVU3
  60 000c 02F00302 		and	r2, r2, #3
  61              	.LVL1:
 107:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  62              		.loc 1 107 1 view .LVU4
  63 0010 8846     		mov	r8, r1
  64 0012 1393     		str	r3, [sp, #76]
  65 0014 BDF8A430 		ldrh	r3, [sp, #164]
  66              	.LVL2:
 107:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  67              		.loc 1 107 1 view .LVU5
  68 0018 BDF89840 		ldrh	r4, [sp, #152]
  69 001c 0893     		str	r3, [sp, #32]
 112:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  70              		.loc 1 112 5 is_stmt 1 view .LVU6
 119:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     q7_t     *pOut = Im_out;
  71              		.loc 1 119 5 view .LVU7
  72              	.LVL3:
 120:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  73              		.loc 1 120 5 view .LVU8
  74              		.loc 1 122 5 view .LVU9
 107:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  75              		.loc 1 107 1 is_stmt 0 view .LVU10
  76 001e BDF8AC30 		ldrh	r3, [sp, #172]
  77 0022 08EE904A 		vmov	s17, r4	@ int
  78              		.loc 1 122 44 view .LVU11
  79 0026 04F00104 		and	r4, r4, #1
 107:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  80              		.loc 1 107 1 view .LVU12
  81 002a BDF89C10 		ldrh	r1, [sp, #156]
  82              	.LVL4:
 107:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  83              		.loc 1 107 1 view .LVU13
  84 002e 1493     		str	r3, [sp, #80]
  85 0030 BDF8B030 		ldrh	r3, [sp, #176]
  86 0034 0590     		str	r0, [sp, #20]
  87 0036 1293     		str	r3, [sp, #72]
  88 0038 BDF8B830 		ldrh	r3, [sp, #184]
  89 003c BDF8A000 		ldrh	r0, [sp, #160]
  90              	.LVL5:
 107:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  91              		.loc 1 107 1 view .LVU14
  92 0040 0D93     		str	r3, [sp, #52]
  93              		.loc 1 122 27 view .LVU15
  94 0042 52EA0403 		orrs	r3, r2, r4
 107:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  95              		.loc 1 107 1 view .LVU16
  96 0046 0C91     		str	r1, [sp, #48]
  97 0048 0B90     		str	r0, [sp, #44]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 5


  98              		.loc 1 122 27 view .LVU17
  99 004a 40F04483 		bne	.L65
 100              	.LVL6:
 123:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 124:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         /* check if the input dimension meets the constraints */
 125:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         return ARM_MATH_SIZE_MISMATCH;
 126:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 127:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 128:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /*
 129:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      *  Here we split the entire matrix into three regions depending on the padding situation
 130:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      *    Top: i_out_y from 0 to padding - 1
 131:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      * Middle: i_out_y from padding to dim_im_out-padding-1
 132:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      * Bottom: i_out_y from dim_im_out-padding to dim_im_out-1
 133:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      */
 134:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 135:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* top part */
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     for (i_out_y = 0; i_out_y < padding; i_out_y++)
 101              		.loc 1 136 23 is_stmt 1 view .LVU18
 102              		.loc 1 136 5 is_stmt 0 view .LVU19
 103 004e 0028     		cmp	r0, #0
 104 0050 00F03B83 		beq	.L3
 137:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
 139:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 140:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* This part implements the im2col function */
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_k
 142:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + d
 144:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 145:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
 146:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 147:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         /* arm_fill_q15(0, pBuffer, ch_im_in); */
 148:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
 149:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 150:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 151:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         arm_q7_to_q15_reordered_no_shift
 152:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 153:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 154:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     pBuffer += ch_im_in;
 155:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 156:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 157:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 158:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
 105              		.loc 1 158 36 view .LVU20
 106 0054 0A46     		mov	r2, r1
 107 0056 4442     		rsbs	r4, r0, #0
 108 0058 01FB01F1 		mul	r1, r1, r1
 148:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 109              		.loc 1 148 25 view .LVU21
 110 005c 4FEA4B09 		lsl	r9, fp, #1
 159:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 160:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pOut =
 161:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 111              		.loc 1 161 21 view .LVU22
 112 0060 12FB02F2 		smulbb	r2, r2, r2
 113 0064 A0B2     		uxth	r0, r4
 158:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 6


 114              		.loc 1 158 36 view .LVU23
 115 0066 0BFB01F1 		mul	r1, fp, r1
 116 006a 2F9C     		ldr	r4, [sp, #188]
 117              		.loc 1 161 21 view .LVU24
 118 006c 12FB0BF2 		smulbb	r2, r2, fp
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 119              		.loc 1 136 18 view .LVU25
 120 0070 1593     		str	r3, [sp, #84]
 158:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 121              		.loc 1 158 36 view .LVU26
 122 0072 04EB8101 		add	r1, r4, r1, lsl #2
 123              		.loc 1 161 21 view .LVU27
 124 0076 A246     		mov	r10, r4
 125 0078 92B2     		uxth	r2, r2
 126 007a 1690     		str	r0, [sp, #88]
 158:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 127              		.loc 1 158 36 view .LVU28
 128 007c 0F91     		str	r1, [sp, #60]
 129              		.loc 1 161 21 view .LVU29
 130 007e 08EE102A 		vmov	s16, r2	@ int
 131 0082 1A46     		mov	r2, r3
 132 0084 1190     		str	r0, [sp, #68]
 133 0086 CDF824B0 		str	fp, [sp, #36]
 134              	.LVL7:
 135              	.L4:
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 136              		.loc 1 138 27 is_stmt 1 view .LVU30
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 137              		.loc 1 138 9 is_stmt 0 view .LVU31
 138 008a 0D9B     		ldr	r3, [sp, #52]
 139 008c 002B     		cmp	r3, #0
 140 008e 53D0     		beq	.L17
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 141              		.loc 1 141 83 view .LVU32
 142 0090 089B     		ldr	r3, [sp, #32]
 143 0092 0C99     		ldr	r1, [sp, #48]
 144 0094 02FB0312 		mla	r2, r2, r3, r1
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 145              		.loc 1 141 26 view .LVU33
 146 0098 BDF94410 		ldrsh	r1, [sp, #68]
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 147              		.loc 1 138 22 view .LVU34
 148 009c 0023     		movs	r3, #0
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 149              		.loc 1 141 26 view .LVU35
 150 009e 1091     		str	r1, [sp, #64]
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 151              		.loc 1 141 93 view .LVU36
 152 00a0 1699     		ldr	r1, [sp, #88]
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 153              		.loc 1 138 22 view .LVU37
 154 00a2 0E93     		str	r3, [sp, #56]
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 155              		.loc 1 141 93 view .LVU38
 156 00a4 0A91     		str	r1, [sp, #40]
 157 00a6 0B99     		ldr	r1, [sp, #44]
 158 00a8 521A     		subs	r2, r2, r1
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 7


 159 00aa 0792     		str	r2, [sp, #28]
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 160              		.loc 1 138 35 view .LVU39
 161 00ac 1A46     		mov	r2, r3
 162              	.LVL8:
 163              	.L14:
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 164              		.loc 1 141 13 is_stmt 1 view .LVU40
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 165              		.loc 1 141 56 view .LVU41
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 166              		.loc 1 141 13 is_stmt 0 view .LVU42
 167 00ae 109B     		ldr	r3, [sp, #64]
 168 00b0 0798     		ldr	r0, [sp, #28]
 169 00b2 8342     		cmp	r3, r0
 170 00b4 2EDA     		bge	.L5
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 171              		.loc 1 143 87 view .LVU43
 172 00b6 0899     		ldr	r1, [sp, #32]
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 173              		.loc 1 141 26 view .LVU44
 174 00b8 1D46     		mov	r5, r3
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 175              		.loc 1 143 87 view .LVU45
 176 00ba 0C98     		ldr	r0, [sp, #48]
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 177              		.loc 1 143 97 view .LVU46
 178 00bc 1F46     		mov	r7, r3
 179 00be 0B9B     		ldr	r3, [sp, #44]
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 180              		.loc 1 143 87 view .LVU47
 181 00c0 02FB0102 		mla	r2, r2, r1, r0
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 182              		.loc 1 143 30 view .LVU48
 183 00c4 BDF928B0 		ldrsh	fp, [sp, #40]
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 184              		.loc 1 143 97 view .LVU49
 185 00c8 D61A     		subs	r6, r2, r3
 186              	.LVL9:
 187              	.L12:
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 188              		.loc 1 143 17 is_stmt 1 view .LVU50
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 189              		.loc 1 143 60 view .LVU51
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 190              		.loc 1 143 17 is_stmt 0 view .LVU52
 191 00ca B345     		cmp	fp, r6
 192 00cc 1CDA     		bge	.L6
 152:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 193              		.loc 1 152 56 view .LVU53
 194 00ce 07FB08F3 		mul	r3, r7, r8
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 195              		.loc 1 143 30 view .LVU54
 196 00d2 5C46     		mov	r4, fp
 152:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 197              		.loc 1 152 56 view .LVU55
 198 00d4 DC46     		mov	ip, fp
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 8


 199 00d6 0693     		str	r3, [sp, #24]
 200              	.LVL10:
 201              	.L11:
 145:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 202              		.loc 1 145 21 is_stmt 1 view .LVU56
 148:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 203              		.loc 1 148 25 view .LVU57
 145:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 204              		.loc 1 145 24 is_stmt 0 view .LVU58
 205 00d8 002D     		cmp	r5, #0
 148:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 206              		.loc 1 148 25 view .LVU59
 207 00da 4A46     		mov	r2, r9
 208 00dc 4FF00001 		mov	r1, #0
 209 00e0 5046     		mov	r0, r10
 145:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 210              		.loc 1 145 24 view .LVU60
 211 00e2 09DB     		blt	.L7
 212              	.LVL11:
 145:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 213              		.loc 1 145 76 discriminator 1 view .LVU61
 214 00e4 E045     		cmp	r8, ip
 215 00e6 CCBF     		ite	gt
 216 00e8 0023     		movgt	r3, #0
 217 00ea 0123     		movle	r3, #1
 218 00ec 53EAD473 		orrs	r3, r3, r4, lsr #31
 219 00f0 02D1     		bne	.L7
 220 00f2 B845     		cmp	r8, r7
 221 00f4 00F36C82 		bgt	.L8
 222              	.L7:
 148:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 223              		.loc 1 148 25 view .LVU62
 224 00f8 FFF7FEFF 		bl	memset
 225              	.LVL12:
 226              	.L10:
 154:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 227              		.loc 1 154 21 is_stmt 1 discriminator 2 view .LVU63
 228 00fc 0134     		adds	r4, r4, #1
 229              	.LVL13:
 154:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 230              		.loc 1 154 29 is_stmt 0 discriminator 2 view .LVU64
 231 00fe CA44     		add	r10, r10, r9
 232              	.LVL14:
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 233              		.loc 1 143 111 is_stmt 1 discriminator 2 view .LVU65
 234 0100 24B2     		sxth	r4, r4
 235              	.LVL15:
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 236              		.loc 1 143 60 discriminator 2 view .LVU66
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 237              		.loc 1 143 17 is_stmt 0 discriminator 2 view .LVU67
 238 0102 B442     		cmp	r4, r6
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 239              		.loc 1 143 68 discriminator 2 view .LVU68
 240 0104 A446     		mov	ip, r4
 143:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 241              		.loc 1 143 17 discriminator 2 view .LVU69
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 9


 242 0106 E7DB     		blt	.L11
 243              	.LVL16:
 244              	.L6:
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 245              		.loc 1 141 107 is_stmt 1 discriminator 2 view .LVU70
 246 0108 0135     		adds	r5, r5, #1
 247              	.LVL17:
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 248              		.loc 1 141 13 is_stmt 0 discriminator 2 view .LVU71
 249 010a 079B     		ldr	r3, [sp, #28]
 250 010c 2DB2     		sxth	r5, r5
 251              	.LVL18:
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 252              		.loc 1 141 56 is_stmt 1 discriminator 2 view .LVU72
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 253              		.loc 1 141 13 is_stmt 0 discriminator 2 view .LVU73
 254 010e 9D42     		cmp	r5, r3
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 255              		.loc 1 141 64 discriminator 2 view .LVU74
 256 0110 2F46     		mov	r7, r5
 141:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 257              		.loc 1 141 13 discriminator 2 view .LVU75
 258 0112 DADB     		blt	.L12
 259              	.LVL19:
 260              	.L5:
 158:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 261              		.loc 1 158 13 is_stmt 1 view .LVU76
 158:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 262              		.loc 1 158 16 is_stmt 0 view .LVU77
 263 0114 0F9B     		ldr	r3, [sp, #60]
 264 0116 5345     		cmp	r3, r10
 265 0118 00F06682 		beq	.L93
 266              	.L13:
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 267              		.loc 1 138 49 is_stmt 1 discriminator 2 view .LVU78
 268 011c 0E99     		ldr	r1, [sp, #56]
 269 011e 0A9B     		ldr	r3, [sp, #40]
 270 0120 0898     		ldr	r0, [sp, #32]
 271 0122 0131     		adds	r1, r1, #1
 272 0124 0344     		add	r3, r3, r0
 273 0126 1A46     		mov	r2, r3
 274 0128 0BB2     		sxth	r3, r1
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 275              		.loc 1 138 9 is_stmt 0 discriminator 2 view .LVU79
 276 012a 0D99     		ldr	r1, [sp, #52]
 277 012c 92B2     		uxth	r2, r2
 278 012e 0E93     		str	r3, [sp, #56]
 279              	.LVL20:
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 280              		.loc 1 138 27 is_stmt 1 discriminator 2 view .LVU80
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 281              		.loc 1 138 9 is_stmt 0 discriminator 2 view .LVU81
 282 0130 8B42     		cmp	r3, r1
 283 0132 0A92     		str	r2, [sp, #40]
 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 284              		.loc 1 138 35 discriminator 2 view .LVU82
 285 0134 1A46     		mov	r2, r3
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 10


 138:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 286              		.loc 1 138 9 discriminator 2 view .LVU83
 287 0136 BADB     		blt	.L14
 288              	.LVL21:
 289              	.L17:
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 290              		.loc 1 136 42 is_stmt 1 discriminator 2 view .LVU84
 291 0138 1599     		ldr	r1, [sp, #84]
 292 013a 119B     		ldr	r3, [sp, #68]
 293 013c 0898     		ldr	r0, [sp, #32]
 294 013e 0131     		adds	r1, r1, #1
 295 0140 0344     		add	r3, r3, r0
 296 0142 1A46     		mov	r2, r3
 297 0144 0BB2     		sxth	r3, r1
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 298              		.loc 1 136 5 is_stmt 0 discriminator 2 view .LVU85
 299 0146 0B99     		ldr	r1, [sp, #44]
 300 0148 92B2     		uxth	r2, r2
 301 014a 1593     		str	r3, [sp, #84]
 302              	.LVL22:
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 303              		.loc 1 136 23 is_stmt 1 discriminator 2 view .LVU86
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 304              		.loc 1 136 5 is_stmt 0 discriminator 2 view .LVU87
 305 014c 8B42     		cmp	r3, r1
 306 014e 1192     		str	r2, [sp, #68]
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 307              		.loc 1 136 31 discriminator 2 view .LVU88
 308 0150 1A46     		mov	r2, r3
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 309              		.loc 1 136 5 discriminator 2 view .LVU89
 310 0152 9ADB     		blt	.L4
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 311              		.loc 1 136 5 discriminator 2 view .LVU90
 312 0154 DDF824B0 		ldr	fp, [sp, #36]
 313              	.LVL23:
 314              	.L15:
 162:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 163:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_out,
 164:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_in
 165:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             *
 166:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             dim_kernel * dim_kernel, bias_shift, ou
 167:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 /* counter reset */
 168:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer = bufferA;
 169:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 170:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 171:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 172:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 173:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* middle part, here we also divide the x into left, mid and right */
 174:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     for (; i_out_y < dim_im_out - padding; i_out_y++)
 315              		.loc 1 174 12 is_stmt 1 view .LVU91
 316              		.loc 1 174 33 is_stmt 0 view .LVU92
 317 0158 0D9A     		ldr	r2, [sp, #52]
 318 015a 0B9E     		ldr	r6, [sp, #44]
 319 015c 921B     		subs	r2, r2, r6
 320              		.loc 1 174 5 view .LVU93
 321 015e 9342     		cmp	r3, r2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 11


 322              		.loc 1 174 33 view .LVU94
 323 0160 1192     		str	r2, [sp, #68]
 324              		.loc 1 174 5 view .LVU95
 325 0162 80F23081 		bge	.L18
 175:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 176:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 177:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         /* left part */
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (i_out_x = 0; i_out_x < padding; i_out_x++)
 179:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 180:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* This part implements the im2col function */
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_k
 182:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + d
 184:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 185:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     if (i_ker_x < 0 || i_ker_x >= dim_im_in)
 186:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 187:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         /* arm_fill_q15(0, pBuffer, ch_im_in); */
 188:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
 189:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 190:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 191:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         arm_q7_to_q15_reordered_no_shift
 192:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 193:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 194:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     pBuffer += ch_im_in;
 195:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 196:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 197:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 198:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
 326              		.loc 1 198 51 view .LVU96
 327 0166 0C9A     		ldr	r2, [sp, #48]
 188:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 328              		.loc 1 188 25 view .LVU97
 329 0168 4FEA4B09 		lsl	r9, fp, #1
 330 016c 0898     		ldr	r0, [sp, #32]
 331 016e 5746     		mov	r7, r10
 332              		.loc 1 198 51 view .LVU98
 333 0170 0BFB02F4 		mul	r4, fp, r2
 334 0174 1546     		mov	r5, r2
 199:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 200:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pOut =
 201:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 335              		.loc 1 201 21 view .LVU99
 336 0176 12FB02F1 		smulbb	r1, r2, r2
 337 017a 159A     		ldr	r2, [sp, #84]
 198:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 338              		.loc 1 198 51 view .LVU100
 339 017c 08EE104A 		vmov	s16, r4	@ int
 340 0180 12FB00F2 		smulbb	r2, r2, r0
 198:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 341              		.loc 1 198 36 view .LVU101
 342 0184 2046     		mov	r0, r4
 343              		.loc 1 201 21 view .LVU102
 344 0186 11FB0BF1 		smulbb	r1, r1, fp
 202:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 203:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_out,
 204:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_in
 205:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             *
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 12


 206:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             dim_kernel * dim_kernel, bias_shift, ou
 207:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 /* counter reset */
 208:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer = bufferA;
 209:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 210:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 211:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 212:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         /* mid part */
 213:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (; i_out_x < dim_im_out - padding; i_out_x++)
 214:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 215:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* This part implements the im2col function */
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_k
 217:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 218:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 arm_q7_to_q15_reordered_no_shift((q7_t *) Im_in
 219:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                  +
 220:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                  (i_ker_y *
 221:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                   dim_im_in +
 222:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                   i_out_x *
 223:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                   stride - padding) * ch_im_in, pBuffer, ch_im_in *
 224:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer += ch_im_in * dim_kernel;
 345              		.loc 1 224 25 view .LVU103
 346 018a 6400     		lsls	r4, r4, #1
 347 018c 921B     		subs	r2, r2, r6
 198:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 348              		.loc 1 198 36 view .LVU104
 349 018e 00FB05F0 		mul	r0, r0, r5
 201:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 350              		.loc 1 201 21 view .LVU105
 351 0192 89B2     		uxth	r1, r1
 352              		.loc 1 224 25 view .LVU106
 353 0194 0994     		str	r4, [sp, #36]
 354 0196 92B2     		uxth	r2, r2
 198:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 355              		.loc 1 198 36 view .LVU107
 356 0198 2F9C     		ldr	r4, [sp, #188]
 201:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 357              		.loc 1 201 21 view .LVU108
 358 019a 09EE101A 		vmov	s18, r1	@ int
 198:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 359              		.loc 1 198 36 view .LVU109
 360 019e 04EB8000 		add	r0, r4, r0, lsl #2
 361 01a2 1692     		str	r2, [sp, #88]
 362 01a4 1A46     		mov	r2, r3
 363 01a6 0F90     		str	r0, [sp, #60]
 364              	.LVL24:
 365              	.L19:
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 366              		.loc 1 178 27 is_stmt 1 view .LVU110
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 367              		.loc 1 178 9 is_stmt 0 view .LVU111
 368 01a8 0B9B     		ldr	r3, [sp, #44]
 369 01aa 002B     		cmp	r3, #0
 370 01ac 00F07F82 		beq	.L94
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 371              		.loc 1 181 74 view .LVU112
 372 01b0 089B     		ldr	r3, [sp, #32]
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 373              		.loc 1 178 22 view .LVU113
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 13


 374 01b2 0024     		movs	r4, #0
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 375              		.loc 1 181 26 view .LVU114
 376 01b4 BDF95800 		ldrsh	r0, [sp, #88]
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 377              		.loc 1 181 74 view .LVU115
 378 01b8 02FB03F3 		mul	r3, r2, r3
 379 01bc 0B9A     		ldr	r2, [sp, #44]
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 380              		.loc 1 178 22 view .LVU116
 381 01be 0A94     		str	r4, [sp, #40]
 382 01c0 5142     		rsbs	r1, r2, #0
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 383              		.loc 1 181 74 view .LVU117
 384 01c2 1793     		str	r3, [sp, #92]
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 385              		.loc 1 181 83 view .LVU118
 386 01c4 9A1A     		subs	r2, r3, r2
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 387              		.loc 1 181 26 view .LVU119
 388 01c6 0E90     		str	r0, [sp, #56]
 389 01c8 8BB2     		uxth	r3, r1
 390 01ca 1093     		str	r3, [sp, #64]
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 391              		.loc 1 181 93 view .LVU120
 392 01cc 0C9B     		ldr	r3, [sp, #48]
 393 01ce D318     		adds	r3, r2, r3
 394 01d0 0693     		str	r3, [sp, #24]
 395              	.LVL25:
 396              	.L28:
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 397              		.loc 1 181 13 is_stmt 1 view .LVU121
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 398              		.loc 1 181 56 view .LVU122
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 399              		.loc 1 181 13 is_stmt 0 view .LVU123
 400 01d2 0E9B     		ldr	r3, [sp, #56]
 401 01d4 0699     		ldr	r1, [sp, #24]
 402 01d6 8B42     		cmp	r3, r1
 403 01d8 37DA     		bge	.L20
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 404              		.loc 1 183 87 view .LVU124
 405 01da 089A     		ldr	r2, [sp, #32]
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 406              		.loc 1 181 26 view .LVU125
 407 01dc 1E46     		mov	r6, r3
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 408              		.loc 1 183 87 view .LVU126
 409 01de 0C99     		ldr	r1, [sp, #48]
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 410              		.loc 1 183 97 view .LVU127
 411 01e0 9A46     		mov	r10, r3
 412 01e2 0B9B     		ldr	r3, [sp, #44]
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 413              		.loc 1 183 87 view .LVU128
 414 01e4 04FB0214 		mla	r4, r4, r2, r1
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 14


 415              		.loc 1 183 30 view .LVU129
 416 01e8 BDF94020 		ldrsh	r2, [sp, #64]
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 417              		.loc 1 183 97 view .LVU130
 418 01ec E51A     		subs	r5, r4, r3
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 419              		.loc 1 183 30 view .LVU131
 420 01ee 0792     		str	r2, [sp, #28]
 421              	.LVL26:
 422              	.L26:
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 423              		.loc 1 183 17 is_stmt 1 view .LVU132
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 424              		.loc 1 183 60 view .LVU133
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 425              		.loc 1 183 17 is_stmt 0 view .LVU134
 426 01f0 079B     		ldr	r3, [sp, #28]
 427 01f2 AB42     		cmp	r3, r5
 428 01f4 23DA     		bge	.L21
 192:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 429              		.loc 1 192 56 view .LVU135
 430 01f6 08FB0AFA 		mul	r10, r8, r10
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 431              		.loc 1 183 30 view .LVU136
 432 01fa 1C46     		mov	r4, r3
 192:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 433              		.loc 1 192 56 view .LVU137
 434 01fc 9C46     		mov	ip, r3
 435 01fe 07E0     		b	.L25
 436              	.LVL27:
 437              	.L22:
 192:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 438              		.loc 1 192 56 view .LVU138
 439 0200 0134     		adds	r4, r4, #1
 440              	.LVL28:
 188:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 441              		.loc 1 188 25 view .LVU139
 442 0202 FFF7FEFF 		bl	memset
 443              	.LVL29:
 194:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 444              		.loc 1 194 21 is_stmt 1 view .LVU140
 194:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 445              		.loc 1 194 29 is_stmt 0 view .LVU141
 446 0206 4F44     		add	r7, r7, r9
 447              	.LVL30:
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 448              		.loc 1 183 111 is_stmt 1 view .LVU142
 449 0208 24B2     		sxth	r4, r4
 450              	.LVL31:
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 451              		.loc 1 183 60 view .LVU143
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 452              		.loc 1 183 17 is_stmt 0 view .LVU144
 453 020a AC42     		cmp	r4, r5
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 454              		.loc 1 183 68 view .LVU145
 455 020c A446     		mov	ip, r4
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 15


 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 456              		.loc 1 183 17 view .LVU146
 457 020e 16DA     		bge	.L21
 458              	.LVL32:
 459              	.L25:
 185:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 460              		.loc 1 185 21 is_stmt 1 view .LVU147
 188:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 461              		.loc 1 188 25 view .LVU148
 185:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 462              		.loc 1 185 24 is_stmt 0 view .LVU149
 463 0210 002C     		cmp	r4, #0
 188:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 464              		.loc 1 188 25 view .LVU150
 465 0212 4A46     		mov	r2, r9
 466 0214 4FF00001 		mov	r1, #0
 467 0218 3846     		mov	r0, r7
 185:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 468              		.loc 1 185 24 view .LVU151
 469 021a F1DB     		blt	.L22
 470              	.LVL33:
 185:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 471              		.loc 1 185 37 discriminator 1 view .LVU152
 472 021c E045     		cmp	r8, ip
 473 021e EFDD     		ble	.L22
 191:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 474              		.loc 1 191 25 is_stmt 1 view .LVU153
 475 0220 0134     		adds	r4, r4, #1
 476              	.LVL34:
 192:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 477              		.loc 1 192 68 is_stmt 0 view .LVU154
 478 0222 0AEB0C00 		add	r0, r10, ip
 479              	.LVL35:
 191:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 480              		.loc 1 191 25 view .LVU155
 481 0226 059B     		ldr	r3, [sp, #20]
 482 0228 3946     		mov	r1, r7
 483 022a 24B2     		sxth	r4, r4
 484 022c 5A46     		mov	r2, fp
 485 022e 0BFB0030 		mla	r0, fp, r0, r3
 194:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 486              		.loc 1 194 29 view .LVU156
 487 0232 4F44     		add	r7, r7, r9
 488              	.LVL36:
 191:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 489              		.loc 1 191 25 view .LVU157
 490 0234 FFF7FEFF 		bl	arm_q7_to_q15_reordered_no_shift
 491              	.LVL37:
 194:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 492              		.loc 1 194 21 is_stmt 1 view .LVU158
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 493              		.loc 1 183 111 view .LVU159
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 494              		.loc 1 183 60 view .LVU160
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 495              		.loc 1 183 17 is_stmt 0 view .LVU161
 496 0238 AC42     		cmp	r4, r5
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 16


 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 497              		.loc 1 183 68 view .LVU162
 498 023a A446     		mov	ip, r4
 183:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 499              		.loc 1 183 17 view .LVU163
 500 023c E8DB     		blt	.L25
 501              	.LVL38:
 502              	.L21:
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 503              		.loc 1 181 107 is_stmt 1 discriminator 2 view .LVU164
 504 023e 0136     		adds	r6, r6, #1
 505              	.LVL39:
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 506              		.loc 1 181 13 is_stmt 0 discriminator 2 view .LVU165
 507 0240 069B     		ldr	r3, [sp, #24]
 508 0242 36B2     		sxth	r6, r6
 509              	.LVL40:
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 510              		.loc 1 181 56 is_stmt 1 discriminator 2 view .LVU166
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 511              		.loc 1 181 13 is_stmt 0 discriminator 2 view .LVU167
 512 0244 9E42     		cmp	r6, r3
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 513              		.loc 1 181 64 discriminator 2 view .LVU168
 514 0246 B246     		mov	r10, r6
 181:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 515              		.loc 1 181 13 discriminator 2 view .LVU169
 516 0248 D2DB     		blt	.L26
 517              	.LVL41:
 518              	.L20:
 198:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 519              		.loc 1 198 13 is_stmt 1 view .LVU170
 198:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 520              		.loc 1 198 16 is_stmt 0 view .LVU171
 521 024a 0F9B     		ldr	r3, [sp, #60]
 522 024c BB42     		cmp	r3, r7
 523 024e 00F0F381 		beq	.L95
 524              	.L27:
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 525              		.loc 1 178 46 is_stmt 1 discriminator 2 view .LVU172
 526 0252 109B     		ldr	r3, [sp, #64]
 527 0254 0898     		ldr	r0, [sp, #32]
 528 0256 0A99     		ldr	r1, [sp, #40]
 529 0258 0344     		add	r3, r3, r0
 530 025a 0131     		adds	r1, r1, #1
 531 025c 1A46     		mov	r2, r3
 532 025e 0BB2     		sxth	r3, r1
 533 0260 92B2     		uxth	r2, r2
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 534              		.loc 1 178 35 is_stmt 0 discriminator 2 view .LVU173
 535 0262 1C46     		mov	r4, r3
 536 0264 0A93     		str	r3, [sp, #40]
 537              	.LVL42:
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 538              		.loc 1 178 27 is_stmt 1 discriminator 2 view .LVU174
 539 0266 1092     		str	r2, [sp, #64]
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 17


 540              		.loc 1 178 9 is_stmt 0 discriminator 2 view .LVU175
 541 0268 0B9A     		ldr	r2, [sp, #44]
 542 026a 9342     		cmp	r3, r2
 543 026c B1DB     		blt	.L28
 544              	.LVL43:
 213:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 545              		.loc 1 213 16 is_stmt 1 view .LVU176
 213:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 546              		.loc 1 213 9 is_stmt 0 view .LVU177
 547 026e 119A     		ldr	r2, [sp, #68]
 548 0270 9342     		cmp	r3, r2
 549 0272 3ADA     		bge	.L29
 550              	.LVL44:
 551              	.L45:
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 552              		.loc 1 216 83 view .LVU178
 553 0274 179B     		ldr	r3, [sp, #92]
 554 0276 0B9A     		ldr	r2, [sp, #44]
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 555              		.loc 1 216 93 view .LVU179
 556 0278 DDF814A0 		ldr	r10, [sp, #20]
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 557              		.loc 1 216 83 view .LVU180
 558 027c 9D1A     		subs	r5, r3, r2
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 559              		.loc 1 216 93 view .LVU181
 560 027e 0C9B     		ldr	r3, [sp, #48]
 561 0280 CDF81C90 		str	r9, [sp, #28]
 562 0284 1D44     		add	r5, r5, r3
 563              	.LVL45:
 564              	.L33:
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 565              		.loc 1 216 13 is_stmt 1 view .LVU182
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 566              		.loc 1 216 56 view .LVU183
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 567              		.loc 1 216 13 is_stmt 0 view .LVU184
 568 0286 0E9B     		ldr	r3, [sp, #56]
 569 0288 9D42     		cmp	r5, r3
 570 028a 20DD     		ble	.L30
 222:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                   stride - padding) * ch_im_in, pBuffer, ch_im_in *
 571              		.loc 1 222 59 view .LVU185
 572 028c 089A     		ldr	r2, [sp, #32]
 573 028e 1846     		mov	r0, r3
 574 0290 DDF82C90 		ldr	r9, [sp, #44]
 575 0294 04FB02F6 		mul	r6, r4, r2
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 576              		.loc 1 216 26 view .LVU186
 577 0298 1C46     		mov	r4, r3
 222:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                   stride - padding) * ch_im_in, pBuffer, ch_im_in *
 578              		.loc 1 222 59 view .LVU187
 579 029a 2B46     		mov	r3, r5
 580 029c 18EE102A 		vmov	r2, s16	@ int
 581 02a0 3D46     		mov	r5, r7
 582 02a2 1F46     		mov	r7, r3
 583              	.LVL46:
 584              	.L31:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 18


 218:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                  +
 585              		.loc 1 218 17 is_stmt 1 discriminator 3 view .LVU188
 221:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                   i_out_x *
 586              		.loc 1 221 61 is_stmt 0 discriminator 3 view .LVU189
 587 02a4 00FB0860 		mla	r0, r0, r8, r6
 588 02a8 0134     		adds	r4, r4, #1
 589              	.LVL47:
 590              		.loc 1 224 25 discriminator 3 view .LVU190
 591 02aa 099B     		ldr	r3, [sp, #36]
 218:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                  +
 592              		.loc 1 218 17 discriminator 3 view .LVU191
 593 02ac 2946     		mov	r1, r5
 223:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer += ch_im_in * dim_kernel;
 594              		.loc 1 223 58 discriminator 3 view .LVU192
 595 02ae A0EB0900 		sub	r0, r0, r9
 596 02b2 24B2     		sxth	r4, r4
 218:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                  +
 597              		.loc 1 218 17 discriminator 3 view .LVU193
 598 02b4 0692     		str	r2, [sp, #24]
 599              		.loc 1 224 25 discriminator 3 view .LVU194
 600 02b6 1D44     		add	r5, r5, r3
 601              	.LVL48:
 218:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                  +
 602              		.loc 1 218 17 discriminator 3 view .LVU195
 603 02b8 0BFB00A0 		mla	r0, fp, r0, r10
 604 02bc FFF7FEFF 		bl	arm_q7_to_q15_reordered_no_shift
 605              	.LVL49:
 606              		.loc 1 224 17 is_stmt 1 discriminator 3 view .LVU196
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 607              		.loc 1 216 107 discriminator 3 view .LVU197
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 608              		.loc 1 216 56 discriminator 3 view .LVU198
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 609              		.loc 1 216 13 is_stmt 0 discriminator 3 view .LVU199
 610 02c0 BC42     		cmp	r4, r7
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 611              		.loc 1 216 64 discriminator 3 view .LVU200
 612 02c2 2046     		mov	r0, r4
 216:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 613              		.loc 1 216 13 discriminator 3 view .LVU201
 614 02c4 069A     		ldr	r2, [sp, #24]
 615 02c6 EDDB     		blt	.L31
 616 02c8 3B46     		mov	r3, r7
 617 02ca 2F46     		mov	r7, r5
 618 02cc 1D46     		mov	r5, r3
 619              	.LVL50:
 620              	.L30:
 225:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 226:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 227:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
 621              		.loc 1 227 13 is_stmt 1 view .LVU202
 622              		.loc 1 227 16 is_stmt 0 view .LVU203
 623 02ce 0F9B     		ldr	r3, [sp, #60]
 624 02d0 BB42     		cmp	r3, r7
 625 02d2 00F0C481 		beq	.L96
 626              	.L32:
 213:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 19


 627              		.loc 1 213 48 is_stmt 1 view .LVU204
 628 02d6 0A9A     		ldr	r2, [sp, #40]
 629 02d8 0132     		adds	r2, r2, #1
 630 02da 13B2     		sxth	r3, r2
 213:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 631              		.loc 1 213 9 is_stmt 0 view .LVU205
 632 02dc 119A     		ldr	r2, [sp, #68]
 633 02de 9342     		cmp	r3, r2
 213:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 634              		.loc 1 213 24 view .LVU206
 635 02e0 1C46     		mov	r4, r3
 636 02e2 0A93     		str	r3, [sp, #40]
 637              	.LVL51:
 213:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 638              		.loc 1 213 16 is_stmt 1 view .LVU207
 213:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 639              		.loc 1 213 9 is_stmt 0 view .LVU208
 640 02e4 CFDB     		blt	.L33
 213:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 641              		.loc 1 213 9 view .LVU209
 642 02e6 DDF81C90 		ldr	r9, [sp, #28]
 643              	.LVL52:
 644              	.L29:
 228:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 229:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pOut =
 230:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 231:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 232:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_out,
 233:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_in
 234:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             *
 235:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             dim_kernel * dim_kernel, bias_shift, ou
 236:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 /* counter reset */
 237:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer = bufferA;
 238:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 239:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 240:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 241:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         /* right part */
 242:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (; i_out_x < dim_im_out; i_out_x++)
 645              		.loc 1 242 16 is_stmt 1 view .LVU210
 646              		.loc 1 242 9 is_stmt 0 view .LVU211
 647 02ea 0A9B     		ldr	r3, [sp, #40]
 648 02ec 0D99     		ldr	r1, [sp, #52]
 649 02ee 8B42     		cmp	r3, r1
 650 02f0 59DA     		bge	.L34
 651              		.loc 1 242 9 view .LVU212
 652 02f2 089A     		ldr	r2, [sp, #32]
 243:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 244:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* This part implements the im2col function */
 245:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_k
 653              		.loc 1 245 83 view .LVU213
 654 02f4 1799     		ldr	r1, [sp, #92]
 655 02f6 13FB02F2 		smulbb	r2, r3, r2
 656 02fa 0B9B     		ldr	r3, [sp, #44]
 657 02fc C91A     		subs	r1, r1, r3
 658 02fe D21A     		subs	r2, r2, r3
 659              		.loc 1 245 93 view .LVU214
 660 0300 0C9B     		ldr	r3, [sp, #48]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 20


 661 0302 CB18     		adds	r3, r1, r3
 662 0304 0693     		str	r3, [sp, #24]
 663 0306 93B2     		uxth	r3, r2
 664 0308 1093     		str	r3, [sp, #64]
 665              	.LVL53:
 666              	.L43:
 667              		.loc 1 245 13 is_stmt 1 view .LVU215
 668              		.loc 1 245 56 view .LVU216
 669              		.loc 1 245 13 is_stmt 0 view .LVU217
 670 030a 0E9B     		ldr	r3, [sp, #56]
 671 030c 0699     		ldr	r1, [sp, #24]
 672 030e 8B42     		cmp	r3, r1
 673 0310 38DA     		bge	.L35
 246:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + d
 674              		.loc 1 247 87 view .LVU218
 675 0312 089A     		ldr	r2, [sp, #32]
 245:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 676              		.loc 1 245 26 view .LVU219
 677 0314 1E46     		mov	r6, r3
 678              		.loc 1 247 87 view .LVU220
 679 0316 0A99     		ldr	r1, [sp, #40]
 680              		.loc 1 247 97 view .LVU221
 681 0318 9A46     		mov	r10, r3
 682              		.loc 1 247 87 view .LVU222
 683 031a 0C98     		ldr	r0, [sp, #48]
 684              		.loc 1 247 97 view .LVU223
 685 031c 0B9B     		ldr	r3, [sp, #44]
 686              		.loc 1 247 87 view .LVU224
 687 031e 01FB0205 		mla	r5, r1, r2, r0
 688              		.loc 1 247 30 view .LVU225
 689 0322 BDF94020 		ldrsh	r2, [sp, #64]
 690              		.loc 1 247 97 view .LVU226
 691 0326 ED1A     		subs	r5, r5, r3
 692              		.loc 1 247 30 view .LVU227
 693 0328 0792     		str	r2, [sp, #28]
 694              	.LVL54:
 695              	.L41:
 696              		.loc 1 247 17 is_stmt 1 view .LVU228
 697              		.loc 1 247 60 view .LVU229
 698              		.loc 1 247 17 is_stmt 0 view .LVU230
 699 032a 079B     		ldr	r3, [sp, #28]
 700 032c AB42     		cmp	r3, r5
 701 032e 23DA     		bge	.L36
 248:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 249:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     if (i_ker_x < 0 || i_ker_x >= dim_im_in)
 250:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 251:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         /* arm_fill_q15(0, pBuffer, ch_im_in); */
 252:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
 253:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 254:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 255:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         arm_q7_to_q15_reordered_no_shift
 256:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 702              		.loc 1 256 56 view .LVU231
 703 0330 0AFB08FA 		mul	r10, r10, r8
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 704              		.loc 1 247 30 view .LVU232
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 21


 705 0334 1C46     		mov	r4, r3
 706              		.loc 1 256 56 view .LVU233
 707 0336 9C46     		mov	ip, r3
 708 0338 07E0     		b	.L40
 709              	.LVL55:
 710              	.L37:
 711              		.loc 1 256 56 view .LVU234
 712 033a 0134     		adds	r4, r4, #1
 713              	.LVL56:
 252:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 714              		.loc 1 252 25 view .LVU235
 715 033c FFF7FEFF 		bl	memset
 716              	.LVL57:
 257:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 258:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     pBuffer += ch_im_in;
 717              		.loc 1 258 21 is_stmt 1 view .LVU236
 718              		.loc 1 258 29 is_stmt 0 view .LVU237
 719 0340 4F44     		add	r7, r7, r9
 720              	.LVL58:
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 721              		.loc 1 247 111 is_stmt 1 view .LVU238
 722 0342 24B2     		sxth	r4, r4
 723              	.LVL59:
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 724              		.loc 1 247 60 view .LVU239
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 725              		.loc 1 247 17 is_stmt 0 view .LVU240
 726 0344 AC42     		cmp	r4, r5
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 727              		.loc 1 247 68 view .LVU241
 728 0346 A446     		mov	ip, r4
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 729              		.loc 1 247 17 view .LVU242
 730 0348 16DA     		bge	.L36
 731              	.LVL60:
 732              	.L40:
 249:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 733              		.loc 1 249 21 is_stmt 1 view .LVU243
 252:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 734              		.loc 1 252 25 view .LVU244
 249:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 735              		.loc 1 249 24 is_stmt 0 view .LVU245
 736 034a 002C     		cmp	r4, #0
 252:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 737              		.loc 1 252 25 view .LVU246
 738 034c 4A46     		mov	r2, r9
 739 034e 4FF00001 		mov	r1, #0
 740 0352 3846     		mov	r0, r7
 249:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 741              		.loc 1 249 24 view .LVU247
 742 0354 F1DB     		blt	.L37
 743              	.LVL61:
 249:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 744              		.loc 1 249 37 discriminator 1 view .LVU248
 745 0356 E045     		cmp	r8, ip
 746 0358 EFDD     		ble	.L37
 255:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 22


 747              		.loc 1 255 25 is_stmt 1 view .LVU249
 748 035a 0134     		adds	r4, r4, #1
 749              	.LVL62:
 256:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 750              		.loc 1 256 68 is_stmt 0 view .LVU250
 751 035c 0AEB0C00 		add	r0, r10, ip
 752              	.LVL63:
 255:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 753              		.loc 1 255 25 view .LVU251
 754 0360 059B     		ldr	r3, [sp, #20]
 755 0362 3946     		mov	r1, r7
 756 0364 24B2     		sxth	r4, r4
 757 0366 5A46     		mov	r2, fp
 758 0368 0BFB0030 		mla	r0, fp, r0, r3
 759              		.loc 1 258 29 view .LVU252
 760 036c 4F44     		add	r7, r7, r9
 761              	.LVL64:
 255:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 762              		.loc 1 255 25 view .LVU253
 763 036e FFF7FEFF 		bl	arm_q7_to_q15_reordered_no_shift
 764              	.LVL65:
 765              		.loc 1 258 21 is_stmt 1 view .LVU254
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 766              		.loc 1 247 111 view .LVU255
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 767              		.loc 1 247 60 view .LVU256
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 768              		.loc 1 247 17 is_stmt 0 view .LVU257
 769 0372 AC42     		cmp	r4, r5
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 770              		.loc 1 247 68 view .LVU258
 771 0374 A446     		mov	ip, r4
 247:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 772              		.loc 1 247 17 view .LVU259
 773 0376 E8DB     		blt	.L40
 774              	.LVL66:
 775              	.L36:
 245:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 776              		.loc 1 245 107 is_stmt 1 discriminator 2 view .LVU260
 777 0378 0136     		adds	r6, r6, #1
 778              	.LVL67:
 245:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 779              		.loc 1 245 13 is_stmt 0 discriminator 2 view .LVU261
 780 037a 069B     		ldr	r3, [sp, #24]
 781 037c 36B2     		sxth	r6, r6
 782              	.LVL68:
 245:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 783              		.loc 1 245 56 is_stmt 1 discriminator 2 view .LVU262
 245:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 784              		.loc 1 245 13 is_stmt 0 discriminator 2 view .LVU263
 785 037e 9E42     		cmp	r6, r3
 245:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 786              		.loc 1 245 64 discriminator 2 view .LVU264
 787 0380 B246     		mov	r10, r6
 245:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 788              		.loc 1 245 13 discriminator 2 view .LVU265
 789 0382 D2DB     		blt	.L41
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 23


 790              	.LVL69:
 791              	.L35:
 259:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 260:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 261:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 262:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
 792              		.loc 1 262 13 is_stmt 1 view .LVU266
 793              		.loc 1 262 16 is_stmt 0 view .LVU267
 794 0384 0F9B     		ldr	r3, [sp, #60]
 795 0386 BB42     		cmp	r3, r7
 796 0388 00F07C81 		beq	.L97
 797              	.L42:
 242:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 798              		.loc 1 242 38 is_stmt 1 view .LVU268
 799 038c 109B     		ldr	r3, [sp, #64]
 800 038e 0898     		ldr	r0, [sp, #32]
 801 0390 0A99     		ldr	r1, [sp, #40]
 802 0392 0344     		add	r3, r3, r0
 803 0394 0131     		adds	r1, r1, #1
 804 0396 1A46     		mov	r2, r3
 805 0398 0BB2     		sxth	r3, r1
 806 039a 92B2     		uxth	r2, r2
 807 039c 0A93     		str	r3, [sp, #40]
 808              	.LVL70:
 242:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 809              		.loc 1 242 16 view .LVU269
 810 039e 1092     		str	r2, [sp, #64]
 242:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 811              		.loc 1 242 9 is_stmt 0 view .LVU270
 812 03a0 0D9A     		ldr	r2, [sp, #52]
 813 03a2 9342     		cmp	r3, r2
 814 03a4 B1DB     		blt	.L43
 815              	.LVL71:
 816              	.L34:
 174:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 817              		.loc 1 174 44 is_stmt 1 view .LVU271
 818 03a6 1599     		ldr	r1, [sp, #84]
 819 03a8 169B     		ldr	r3, [sp, #88]
 820 03aa 0898     		ldr	r0, [sp, #32]
 821 03ac 0131     		adds	r1, r1, #1
 822 03ae 0344     		add	r3, r3, r0
 823 03b0 1A46     		mov	r2, r3
 824 03b2 0BB2     		sxth	r3, r1
 174:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 825              		.loc 1 174 5 is_stmt 0 view .LVU272
 826 03b4 1199     		ldr	r1, [sp, #68]
 827 03b6 92B2     		uxth	r2, r2
 828 03b8 1593     		str	r3, [sp, #84]
 829              	.LVL72:
 174:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 830              		.loc 1 174 12 is_stmt 1 view .LVU273
 174:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 831              		.loc 1 174 5 is_stmt 0 view .LVU274
 832 03ba 8B42     		cmp	r3, r1
 833 03bc 1692     		str	r2, [sp, #88]
 174:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 834              		.loc 1 174 20 view .LVU275
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 24


 835 03be 1A46     		mov	r2, r3
 174:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 836              		.loc 1 174 5 view .LVU276
 837 03c0 FFF6F2AE 		blt	.L19
 174:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 838              		.loc 1 174 5 view .LVU277
 839 03c4 BA46     		mov	r10, r7
 840              	.LVL73:
 841              	.L18:
 263:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 264:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pOut =
 265:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 266:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 267:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_out,
 268:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_in
 269:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             *
 270:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             dim_kernel * dim_kernel, bias_shift, ou
 271:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 /* counter reset */
 272:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer = bufferA;
 273:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 274:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 275:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 276:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 277:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     for (; i_out_y < dim_im_out; i_out_y++)
 842              		.loc 1 277 12 is_stmt 1 view .LVU278
 843              		.loc 1 277 5 is_stmt 0 view .LVU279
 844 03c6 0D9A     		ldr	r2, [sp, #52]
 845 03c8 9342     		cmp	r3, r2
 846 03ca 80F28380 		bge	.L46
 278:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
 280:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 281:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* This part implements the im2col function */
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_k
 283:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + d
 285:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 286:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
 287:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 288:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         /* arm_fill_q15(0, pBuffer, ch_im_in); */
 289:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
 290:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 291:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 292:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         arm_q7_to_q15_reordered_no_shift
 293:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 294:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 295:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     pBuffer += ch_im_in;
 296:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 297:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 298:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 299:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
 847              		.loc 1 299 36 view .LVU280
 848 03ce 0C9A     		ldr	r2, [sp, #48]
 289:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 849              		.loc 1 289 25 view .LVU281
 850 03d0 4FEA4B09 		lsl	r9, fp, #1
 851 03d4 0B9D     		ldr	r5, [sp, #44]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 25


 852              		.loc 1 299 36 view .LVU282
 853 03d6 02FB02F0 		mul	r0, r2, r2
 854 03da 089E     		ldr	r6, [sp, #32]
 300:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 301:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pOut =
 302:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 855              		.loc 1 302 21 view .LVU283
 856 03dc 12FB02F1 		smulbb	r1, r2, r2
 857 03e0 159A     		ldr	r2, [sp, #84]
 858 03e2 6C42     		rsbs	r4, r5, #0
 299:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 859              		.loc 1 299 36 view .LVU284
 860 03e4 0BFB00F0 		mul	r0, fp, r0
 861 03e8 12FB06F2 		smulbb	r2, r2, r6
 862 03ec CDF824B0 		str	fp, [sp, #36]
 863              		.loc 1 302 21 view .LVU285
 864 03f0 11FB0BF1 		smulbb	r1, r1, fp
 865 03f4 A4B2     		uxth	r4, r4
 866 03f6 521B     		subs	r2, r2, r5
 867 03f8 89B2     		uxth	r1, r1
 868 03fa 1694     		str	r4, [sp, #88]
 869 03fc 92B2     		uxth	r2, r2
 299:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 870              		.loc 1 299 36 view .LVU286
 871 03fe 2F9C     		ldr	r4, [sp, #188]
 872              		.loc 1 302 21 view .LVU287
 873 0400 08EE101A 		vmov	s16, r1	@ int
 299:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 874              		.loc 1 299 36 view .LVU288
 875 0404 04EB8000 		add	r0, r4, r0, lsl #2
 876 0408 1192     		str	r2, [sp, #68]
 877 040a 1A46     		mov	r2, r3
 878 040c 0F90     		str	r0, [sp, #60]
 879              	.LVL74:
 880              	.L47:
 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 881              		.loc 1 279 27 is_stmt 1 view .LVU289
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 882              		.loc 1 282 83 is_stmt 0 view .LVU290
 883 040e 089B     		ldr	r3, [sp, #32]
 884 0410 0C99     		ldr	r1, [sp, #48]
 885 0412 02FB0312 		mla	r2, r2, r3, r1
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 886              		.loc 1 282 26 view .LVU291
 887 0416 BDF94410 		ldrsh	r1, [sp, #68]
 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 888              		.loc 1 279 22 view .LVU292
 889 041a 0023     		movs	r3, #0
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 890              		.loc 1 282 26 view .LVU293
 891 041c 1091     		str	r1, [sp, #64]
 892 041e 1699     		ldr	r1, [sp, #88]
 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 893              		.loc 1 279 22 view .LVU294
 894 0420 0E93     		str	r3, [sp, #56]
 895 0422 0A91     		str	r1, [sp, #40]
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 26


 896              		.loc 1 282 93 view .LVU295
 897 0424 0B99     		ldr	r1, [sp, #44]
 898 0426 521A     		subs	r2, r2, r1
 899 0428 0792     		str	r2, [sp, #28]
 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 900              		.loc 1 279 35 view .LVU296
 901 042a 1A46     		mov	r2, r3
 902              	.LVL75:
 903              	.L57:
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 904              		.loc 1 282 13 is_stmt 1 view .LVU297
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 905              		.loc 1 282 56 view .LVU298
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 906              		.loc 1 282 13 is_stmt 0 view .LVU299
 907 042c 109B     		ldr	r3, [sp, #64]
 908 042e 0798     		ldr	r0, [sp, #28]
 909 0430 8342     		cmp	r3, r0
 910 0432 2EDA     		bge	.L48
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 911              		.loc 1 284 87 view .LVU300
 912 0434 0899     		ldr	r1, [sp, #32]
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 913              		.loc 1 282 26 view .LVU301
 914 0436 1D46     		mov	r5, r3
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 915              		.loc 1 284 87 view .LVU302
 916 0438 0C98     		ldr	r0, [sp, #48]
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 917              		.loc 1 284 97 view .LVU303
 918 043a 1F46     		mov	r7, r3
 919 043c 0B9B     		ldr	r3, [sp, #44]
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 920              		.loc 1 284 87 view .LVU304
 921 043e 02FB0102 		mla	r2, r2, r1, r0
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 922              		.loc 1 284 30 view .LVU305
 923 0442 BDF928B0 		ldrsh	fp, [sp, #40]
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 924              		.loc 1 284 97 view .LVU306
 925 0446 D61A     		subs	r6, r2, r3
 926              	.LVL76:
 927              	.L55:
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 928              		.loc 1 284 17 is_stmt 1 view .LVU307
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 929              		.loc 1 284 60 view .LVU308
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 930              		.loc 1 284 17 is_stmt 0 view .LVU309
 931 0448 5E45     		cmp	r6, fp
 932 044a 1CDD     		ble	.L49
 293:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 933              		.loc 1 293 56 view .LVU310
 934 044c 07FB08F3 		mul	r3, r7, r8
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 935              		.loc 1 284 30 view .LVU311
 936 0450 5C46     		mov	r4, fp
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 27


 293:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 937              		.loc 1 293 56 view .LVU312
 938 0452 DC46     		mov	ip, fp
 939 0454 0693     		str	r3, [sp, #24]
 940              	.LVL77:
 941              	.L54:
 286:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 942              		.loc 1 286 21 is_stmt 1 view .LVU313
 289:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 943              		.loc 1 289 25 view .LVU314
 286:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 944              		.loc 1 286 24 is_stmt 0 view .LVU315
 945 0456 002D     		cmp	r5, #0
 289:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 946              		.loc 1 289 25 view .LVU316
 947 0458 4A46     		mov	r2, r9
 948 045a 4FF00001 		mov	r1, #0
 949 045e 5046     		mov	r0, r10
 286:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 950              		.loc 1 286 24 view .LVU317
 951 0460 09DB     		blt	.L50
 952              	.LVL78:
 286:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 953              		.loc 1 286 76 discriminator 1 view .LVU318
 954 0462 E045     		cmp	r8, ip
 955 0464 CCBF     		ite	gt
 956 0466 0023     		movgt	r3, #0
 957 0468 0123     		movle	r3, #1
 958 046a 53EAD473 		orrs	r3, r3, r4, lsr #31
 959 046e 02D1     		bne	.L50
 960 0470 B845     		cmp	r8, r7
 961 0472 00F3A180 		bgt	.L51
 962              	.L50:
 289:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 963              		.loc 1 289 25 view .LVU319
 964 0476 FFF7FEFF 		bl	memset
 965              	.LVL79:
 966              	.L53:
 295:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 967              		.loc 1 295 21 is_stmt 1 discriminator 2 view .LVU320
 968 047a 0134     		adds	r4, r4, #1
 969              	.LVL80:
 295:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 970              		.loc 1 295 29 is_stmt 0 discriminator 2 view .LVU321
 971 047c CA44     		add	r10, r10, r9
 972              	.LVL81:
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 973              		.loc 1 284 111 is_stmt 1 discriminator 2 view .LVU322
 974 047e 24B2     		sxth	r4, r4
 975              	.LVL82:
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 976              		.loc 1 284 60 discriminator 2 view .LVU323
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 977              		.loc 1 284 17 is_stmt 0 discriminator 2 view .LVU324
 978 0480 B442     		cmp	r4, r6
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 979              		.loc 1 284 68 discriminator 2 view .LVU325
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 28


 980 0482 A446     		mov	ip, r4
 284:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 981              		.loc 1 284 17 discriminator 2 view .LVU326
 982 0484 E7DB     		blt	.L54
 983              	.LVL83:
 984              	.L49:
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 985              		.loc 1 282 107 is_stmt 1 discriminator 2 view .LVU327
 986 0486 0135     		adds	r5, r5, #1
 987              	.LVL84:
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 988              		.loc 1 282 13 is_stmt 0 discriminator 2 view .LVU328
 989 0488 079B     		ldr	r3, [sp, #28]
 990 048a 2DB2     		sxth	r5, r5
 991              	.LVL85:
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 992              		.loc 1 282 56 is_stmt 1 discriminator 2 view .LVU329
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 993              		.loc 1 282 13 is_stmt 0 discriminator 2 view .LVU330
 994 048c 9D42     		cmp	r5, r3
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 995              		.loc 1 282 64 discriminator 2 view .LVU331
 996 048e 2F46     		mov	r7, r5
 282:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 997              		.loc 1 282 13 discriminator 2 view .LVU332
 998 0490 DADB     		blt	.L55
 999              	.LVL86:
 1000              	.L48:
 299:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1001              		.loc 1 299 13 is_stmt 1 view .LVU333
 299:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1002              		.loc 1 299 16 is_stmt 0 view .LVU334
 1003 0492 0F9B     		ldr	r3, [sp, #60]
 1004 0494 5345     		cmp	r3, r10
 1005 0496 00F0BB80 		beq	.L98
 1006              	.L56:
 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1007              		.loc 1 279 49 is_stmt 1 discriminator 2 view .LVU335
 1008 049a 0E99     		ldr	r1, [sp, #56]
 1009 049c 0A9B     		ldr	r3, [sp, #40]
 1010 049e 0898     		ldr	r0, [sp, #32]
 1011 04a0 0131     		adds	r1, r1, #1
 1012 04a2 0344     		add	r3, r3, r0
 1013 04a4 1A46     		mov	r2, r3
 1014 04a6 0BB2     		sxth	r3, r1
 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1015              		.loc 1 279 9 is_stmt 0 discriminator 2 view .LVU336
 1016 04a8 0D99     		ldr	r1, [sp, #52]
 1017 04aa 92B2     		uxth	r2, r2
 1018 04ac 0E93     		str	r3, [sp, #56]
 1019              	.LVL87:
 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1020              		.loc 1 279 27 is_stmt 1 discriminator 2 view .LVU337
 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1021              		.loc 1 279 9 is_stmt 0 discriminator 2 view .LVU338
 1022 04ae 8B42     		cmp	r3, r1
 1023 04b0 0A92     		str	r2, [sp, #40]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 29


 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1024              		.loc 1 279 35 discriminator 2 view .LVU339
 1025 04b2 1A46     		mov	r2, r3
 279:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1026              		.loc 1 279 9 discriminator 2 view .LVU340
 1027 04b4 BADB     		blt	.L57
 277:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 1028              		.loc 1 277 34 is_stmt 1 view .LVU341
 1029 04b6 1599     		ldr	r1, [sp, #84]
 1030 04b8 119B     		ldr	r3, [sp, #68]
 1031              	.LVL88:
 277:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 1032              		.loc 1 277 34 is_stmt 0 view .LVU342
 1033 04ba 0131     		adds	r1, r1, #1
 1034 04bc 0344     		add	r3, r3, r0
 1035 04be 1A46     		mov	r2, r3
 1036              	.LVL89:
 277:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 1037              		.loc 1 277 34 view .LVU343
 1038 04c0 0BB2     		sxth	r3, r1
 277:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 1039              		.loc 1 277 5 view .LVU344
 1040 04c2 0D99     		ldr	r1, [sp, #52]
 1041 04c4 92B2     		uxth	r2, r2
 1042 04c6 1593     		str	r3, [sp, #84]
 1043              	.LVL90:
 277:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 1044              		.loc 1 277 12 is_stmt 1 view .LVU345
 277:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 1045              		.loc 1 277 5 is_stmt 0 view .LVU346
 1046 04c8 8B42     		cmp	r3, r1
 1047 04ca 1192     		str	r2, [sp, #68]
 277:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 1048              		.loc 1 277 20 view .LVU347
 1049 04cc 1A46     		mov	r2, r3
 277:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 1050              		.loc 1 277 5 view .LVU348
 1051 04ce 9EDB     		blt	.L47
 1052 04d0 DDF824B0 		ldr	fp, [sp, #36]
 1053              	.LVL91:
 1054              	.L46:
 303:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 304:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_out,
 305:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_in
 306:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             *
 307:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             dim_kernel * dim_kernel, bias_shift, ou
 308:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 /* counter reset */
 309:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer = bufferA;
 310:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 311:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 312:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 313:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 314:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* check if there is left-over for compute */
 315:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     if (pBuffer != bufferA)
 1055              		.loc 1 315 5 is_stmt 1 view .LVU349
 1056              		.loc 1 315 8 is_stmt 0 view .LVU350
 1057 04d4 2F9B     		ldr	r3, [sp, #188]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 30


 1058 04d6 5345     		cmp	r3, r10
 1059 04d8 68D0     		beq	.L59
 1060              	.LVL92:
 1061              	.LBB25:
 316:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 317:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         const q7_t *pA = wt;
 318:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         int       i;
 319:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 320:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (i = 0; i < ch_im_out; i++)
 1062              		.loc 1 320 21 is_stmt 1 view .LVU351
 1063              		.loc 1 320 9 is_stmt 0 view .LVU352
 1064 04da 18EE900A 		vmov	r0, s17	@ int
 1065 04de 0028     		cmp	r0, #0
 1066 04e0 64D0     		beq	.L59
 1067              	.LBB26:
 321:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 322:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q31_t     sum = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
 323:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 324:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* each time it process 4 entries */
 325:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             uint16_t  colCnt = ch_im_in * dim_kernel * dim_kernel >> 2;
 1068              		.loc 1 325 41 view .LVU353
 1069 04e2 0C9B     		ldr	r3, [sp, #48]
 322:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 1070              		.loc 1 322 62 view .LVU354
 1071 04e4 4FF00108 		mov	r8, #1
 1072 04e8 2A99     		ldr	r1, [sp, #168]
 1073              		.loc 1 325 41 view .LVU355
 1074 04ea 03FB0BF2 		mul	r2, r3, fp
 1075 04ee 139D     		ldr	r5, [sp, #76]
 326:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 327:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             while (colCnt)
 328:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 329:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 330:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 q31_t     inA1, inA2;
 331:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 q31_t     inB1, inB2;
 332:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 333:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pA = (q7_t *) read_and_pad_reordered((void *)pA, &inA1, &inA2);
 334:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 335:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 inB1 = *__SIMD32(pB)++;
 336:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 sum = __SMLAD(inA1, inB1, sum);
 337:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 inB2 = *__SIMD32(pB)++;
 338:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 sum = __SMLAD(inA2, inB2, sum);
 339:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 340:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 colCnt--;
 341:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 342:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             colCnt = ch_im_in * dim_kernel * dim_kernel & 0x3;
 1076              		.loc 1 342 57 view .LVU356
 1077 04f0 13FB03F7 		smulbb	r7, r3, r3
 1078 04f4 4C1E     		subs	r4, r1, #1
 325:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 1079              		.loc 1 325 54 view .LVU357
 1080 04f6 03FB02F2 		mul	r2, r3, r2
 322:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 1081              		.loc 1 322 62 view .LVU358
 1082 04fa 129B     		ldr	r3, [sp, #72]
 1083              		.loc 1 342 57 view .LVU359
 1084 04fc 17FB0BF7 		smulbb	r7, r7, fp
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 31


 325:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 1085              		.loc 1 325 23 view .LVU360
 1086 0500 C2F38F02 		ubfx	r2, r2, #2, #16
 322:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 1087              		.loc 1 322 62 view .LVU361
 1088 0504 08FA03F8 		lsl	r8, r8, r3
 1089              		.loc 1 342 20 view .LVU362
 1090 0508 07F00307 		and	r7, r7, #3
 1091 050c 2D9B     		ldr	r3, [sp, #180]
 1092 050e 02F1FF3B 		add	fp, r2, #-1
 322:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 1093              		.loc 1 322 62 view .LVU363
 1094 0512 4FEA5808 		lsr	r8, r8, #1
 1095 0516 07F1FF39 		add	r9, r7, #-1
 1096 051a 1844     		add	r0, r0, r3
 1097 051c 1FFA8BFB 		uxth	fp, fp
 1098 0520 2F9B     		ldr	r3, [sp, #188]
 1099 0522 1FFA89F9 		uxth	r9, r9
 1100 0526 8646     		mov	lr, r0
 1101 0528 0BF1010B 		add	fp, fp, #1
 1102 052c 09F10109 		add	r9, r9, #1
 1103 0530 4FEA8B0A 		lsl	r10, fp, #2
 1104              	.LVL93:
 322:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 1105              		.loc 1 322 62 view .LVU364
 1106 0534 03EBCB0B 		add	fp, r3, fp, lsl #3
 1107              	.LVL94:
 1108              	.L64:
 322:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 1109              		.loc 1 322 13 is_stmt 1 view .LVU365
 322:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 1110              		.loc 1 322 30 is_stmt 0 view .LVU366
 1111 0538 14F9013F 		ldrsb	r3, [r4, #1]!
 1112              	.LVL95:
 322:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 1113              		.loc 1 322 45 view .LVU367
 1114 053c 1499     		ldr	r1, [sp, #80]
 1115 053e 8B40     		lsls	r3, r3, r1
 322:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 1116              		.loc 1 322 60 view .LVU368
 1117 0540 4344     		add	r3, r3, r8
 1118              	.LVL96:
 323:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* each time it process 4 entries */
 1119              		.loc 1 323 13 is_stmt 1 view .LVU369
 325:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 1120              		.loc 1 325 13 view .LVU370
 327:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1121              		.loc 1 327 13 view .LVU371
 327:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1122              		.loc 1 327 19 view .LVU372
 1123 0542 002A     		cmp	r2, #0
 1124 0544 00F0BE80 		beq	.L66
 327:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1125              		.loc 1 327 19 is_stmt 0 view .LVU373
 1126 0548 2F99     		ldr	r1, [sp, #188]
 1127 054a 05EB0A06 		add	r6, r5, r10
 1128 054e 0592     		str	r2, [sp, #20]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 32


 1129 0550 0831     		adds	r1, r1, #8
 1130              	.LVL97:
 1131              	.L61:
 1132              	.LBB27:
 330:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 q31_t     inB1, inB2;
 1133              		.loc 1 330 17 is_stmt 1 view .LVU374
 331:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 1134              		.loc 1 331 17 view .LVU375
 333:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 1135              		.loc 1 333 17 view .LVU376
 1136              	.LBB28:
 1137              	.LBI28:
 1138              		.file 2 ".//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h"
   1:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /*
   2:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
   3:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
   4:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
   6:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  10:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  12:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  18:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  19:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  24:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * $Date:        13. July 2018
  25:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.1.0.0
  26:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  27:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Target Processor:  Cortex-M cores
  28:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  30:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  33:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #include "arm_math.h"
  34:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #include "arm_common_tables.h"
  35:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  36:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  37:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** extern    "C"
  38:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** {
  39:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #endif
  40:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  41:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift)  (_shift > 0 ? _shift : 0)
  42:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  43:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #define Q31_MIN (0x80000000L)
  44:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #define Q31_MAX (0x7FFFFFFFL)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 33


  45:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  46:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
  47:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of Q31/Q15/Q7 types
  48:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  49:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** union arm_nnword
  50:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** {
  51:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****     q31_t     word;
  52:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****                /**< Q31 type */
  53:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****     q15_t     half_words[2];
  54:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****                /**< Q15 type */
  55:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****     q7_t      bytes[4];
  56:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****                /**< Q7 type */
  57:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** };
  58:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  59:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
  60:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief Struct for specifying activation function types
  61:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  62:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  63:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** typedef enum
  64:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** {
  65:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****     ARM_SIGMOID = 0,
  66:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****                 /**< Sigmoid activation function */
  67:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****     ARM_TANH = 1,
  68:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****              /**< Tanh activation function */
  69:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** } arm_nn_activation_type;
  70:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  71:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
  72:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @defgroup nndata_convert Neural Network Data Conversion Functions
  73:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  74:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
  75:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  76:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  77:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  78:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
  79:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements of the Q7 vector to Q15 vector without left-shift
  80:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[in]       *pSrc points to the Q7 input vector
  81:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[out]      *pDst points to the Q15 output vector
  82:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[in]       blockSize length of the input vector
  83:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @return none.
  84:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  85:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  86:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  87:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** void      arm_q7_to_q15_no_shift(const q7_t * pSrc, q15_t * pDst, uint32_t blockSize);
  88:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  89:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
  90:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief  Converts the elements of the Q7 vector to reordered Q15 vector without left-shift
  91:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[in]       *pSrc points to the Q7 input vector
  92:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[out]      *pDst points to the Q15 output vector
  93:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[in]       blockSize length of the input vector
  94:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @return none.
  95:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  96:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  97:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  98:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** void      arm_q7_to_q15_reordered_no_shift(const q7_t * pSrc, q15_t * pDst, uint32_t blockSize);
  99:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 100:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #if defined (ARM_MATH_DSP)
 101:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 34


 102:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
 103:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one Q7 word into two Q15 words
 104:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
 105:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 106:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void *read_and_pad(void *source, q31_t * out1, q31_t * out2)
 107:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** {
 108:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         q31_t     inA = *__SIMD32(source)++;
 109:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         q31_t     inAbuf1 = __SXTB16(__ROR(inA, 8));
 110:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         q31_t     inAbuf2 = __SXTB16(inA);
 111:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 112:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #ifndef ARM_MATH_BIG_ENDIAN
 113:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out2 = __PKHTB(inAbuf1, inAbuf2, 16);
 114:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out1 = __PKHBT(inAbuf2, inAbuf1, 16);
 115:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #else
 116:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out1 = __PKHTB(inAbuf1, inAbuf2, 16);
 117:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out2 = __PKHBT(inAbuf2, inAbuf1, 16);
 118:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #endif
 119:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 120:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         return source;
 121:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** }
 122:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 123:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
 124:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one Q7 word into two Q15 words with reordering
 125:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
 126:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 127:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void *read_and_pad_reordered(void *source, q31_t * out1, q31_t * out2)
 1139              		.loc 2 127 28 view .LVU377
 1140              	.LBB29:
 128:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** {
 129:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         q31_t     inA = *__SIMD32(source)++;
 1141              		.loc 2 129 9 view .LVU378
 130:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #ifndef ARM_MATH_BIG_ENDIAN
 131:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out2 = __SXTB16(__ROR(inA, 8));
 1142              		.loc 2 131 9 view .LVU379
 1143              		.loc 2 131 17 is_stmt 0 view .LVU380
 1144 0552 55F8040B 		ldr	r0, [r5], #4
 1145              	.LVL98:
 1146              	.LBB30:
 1147              	.LBI30:
 1148              		.file 3 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 35


  18:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 36


  75:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 37


 132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 38


 189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 39


 246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 40


 303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 41


 360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 42


 417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 43


 474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 44


 531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 45


 588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 46


 645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 47


 702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 48


 759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 49


 816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 50


 873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 51


 930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 52


 987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 1149              		.loc 3 1021 31 is_stmt 1 view .LVU381
 1150              	.LBB31:
1022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
 1151              		.loc 3 1023 3 view .LVU382
1024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
 1152              		.loc 3 1024 3 view .LVU383
1025:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 1153              		.loc 3 1028 3 view .LVU384
 1154              		.loc 3 1028 3 is_stmt 0 view .LVU385
 1155              	.LBE31:
 1156              	.LBE30:
 1157              	.LBB33:
 1158              	.LBI33:
1029:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 53


1034:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 54


1091:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 55


1148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 56


1205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 57


1262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 58


1319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 59


1376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 60


1433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 61


1490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 62


1547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 63


1604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 64


1661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 65


1718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 66


1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 67


1832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 68


1889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 69


1946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
 1159              		.loc 3 1957 31 is_stmt 1 view .LVU386
 1160              	.LBB34:
1958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 1161              		.loc 3 1959 3 view .LVU387
1960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 1162              		.loc 3 1961 3 view .LVU388
 1163              	.LBE34:
 1164              	.LBE33:
 1165              	.LBB36:
 1166              	.LBB32:
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1167              		.loc 3 1028 23 is_stmt 0 view .LVU389
 1168 0556 4FEA302C 		ror	ip, r0, #8
 1169              	.LVL99:
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1170              		.loc 3 1028 23 view .LVU390
 1171              	.LBE32:
 1172              	.LBE36:
 1173              	.LBB37:
 1174              	.LBB35:
 1175              		.loc 3 1961 3 view .LVU391
 1176              		.syntax unified
 1177              	@ 1961 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1178 055a 2FFA8CFC 		sxtb16 ip, ip
 1179              	@ 0 "" 2
 1180              	.LVL100:
1962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1181              		.loc 3 1962 3 is_stmt 1 view .LVU392
 1182              		.loc 3 1962 3 is_stmt 0 view .LVU393
 1183              		.thumb
 1184              		.syntax unified
 1185              	.LBE35:
 1186              	.LBE37:
 132:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out1 = __SXTB16(inA);
 1187              		.loc 2 132 9 is_stmt 1 view .LVU394
 1188              	.LBB38:
 1189              	.LBI38:
1957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1190              		.loc 3 1957 31 view .LVU395
 1191              	.LBB39:
1959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1192              		.loc 3 1959 3 view .LVU396
1961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 70


 1193              		.loc 3 1961 3 view .LVU397
 1194              		.syntax unified
 1195              	@ 1961 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1196 055e 2FFA80F0 		sxtb16 r0, r0
 1197              	@ 0 "" 2
 1198              	.LVL101:
 1199              		.loc 3 1962 3 view .LVU398
 1200              		.loc 3 1962 3 is_stmt 0 view .LVU399
 1201              		.thumb
 1202              		.syntax unified
 1203              	.LBE39:
 1204              	.LBE38:
 133:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #else
 134:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out1 = __SXTB16(__ROR(inA, 8));
 135:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out2 = __SXTB16(inA);
 136:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #endif
 137:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 138:.//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         return source;
 1205              		.loc 2 138 9 is_stmt 1 view .LVU400
 1206              		.loc 2 138 9 is_stmt 0 view .LVU401
 1207              	.LBE29:
 1208              	.LBE28:
 335:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 sum = __SMLAD(inA1, inB1, sum);
 1209              		.loc 1 335 17 is_stmt 1 view .LVU402
 336:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 inB2 = *__SIMD32(pB)++;
 1210              		.loc 1 336 17 view .LVU403
 1211              	.LBB40:
 1212              	.LBI40:
1963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
 1213              		.loc 3 1989 31 view .LVU404
 1214              	.LBB41:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 71


1990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 1215              		.loc 3 1991 3 view .LVU405
1992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 1216              		.loc 3 1993 3 view .LVU406
 1217 0562 51F8082C 		ldr	r2, [r1, #-8]
 1218              		.syntax unified
 1219              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1220 0566 20FB0230 		smlad r0, r0, r2, r3
 1221              	@ 0 "" 2
 1222              	.LVL102:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1223              		.loc 3 1994 3 view .LVU407
 1224              		.loc 3 1994 3 is_stmt 0 view .LVU408
 1225              		.thumb
 1226              		.syntax unified
 1227              	.LBE41:
 1228              	.LBE40:
 337:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 sum = __SMLAD(inA2, inB2, sum);
 1229              		.loc 1 337 17 is_stmt 1 view .LVU409
 338:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 1230              		.loc 1 338 17 view .LVU410
 1231              	.LBB42:
 1232              	.LBI42:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1233              		.loc 3 1989 31 view .LVU411
 1234              	.LBB43:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1235              		.loc 3 1991 3 view .LVU412
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1236              		.loc 3 1993 3 view .LVU413
 1237 056a 51F8043C 		ldr	r3, [r1, #-4]
 1238              		.syntax unified
 1239              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1240 056e 2CFB0303 		smlad r3, ip, r3, r0
 1241              	@ 0 "" 2
 1242              	.LVL103:
 1243              		.loc 3 1994 3 view .LVU414
 1244              		.loc 3 1994 3 is_stmt 0 view .LVU415
 1245              		.thumb
 1246              		.syntax unified
 1247              	.LBE43:
 1248              	.LBE42:
 340:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1249              		.loc 1 340 17 is_stmt 1 view .LVU416
 340:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1250              		.loc 1 340 17 is_stmt 0 view .LVU417
 1251              	.LBE27:
 327:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1252              		.loc 1 327 19 is_stmt 1 view .LVU418
 1253 0572 AE42     		cmp	r6, r5
 1254 0574 01F10801 		add	r1, r1, #8
 1255              	.LVL104:
 327:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1256              		.loc 1 327 19 is_stmt 0 view .LVU419
 1257 0578 EBD1     		bne	.L61
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 72


 1258 057a 059A     		ldr	r2, [sp, #20]
 1259              	.LVL105:
 1260              	.LBB44:
 337:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 sum = __SMLAD(inA2, inB2, sum);
 1261              		.loc 1 337 37 view .LVU420
 1262 057c 5946     		mov	r1, fp
 1263              	.LVL106:
 1264              	.L60:
 337:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 sum = __SMLAD(inA2, inB2, sum);
 1265              		.loc 1 337 37 view .LVU421
 1266              	.LBE44:
 1267              		.loc 1 342 13 is_stmt 1 view .LVU422
 343:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             while (colCnt)
 1268              		.loc 1 343 13 view .LVU423
 1269              		.loc 1 343 19 view .LVU424
 1270 057e 002F     		cmp	r7, #0
 1271 0580 00F09380 		beq	.L67
 1272 0584 06EB0905 		add	r5, r6, r9
 1273              	.L63:
 1274              	.LBB45:
 344:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 345:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 q7_t      inA1 = *pA++;
 1275              		.loc 1 345 17 view .LVU425
 1276              	.LVL107:
 346:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 q15_t     inB1 = *pB++;
 1277              		.loc 1 346 17 view .LVU426
 347:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 sum += inA1 * inB1;
 1278              		.loc 1 347 17 view .LVU427
 1279              		.loc 1 347 21 is_stmt 0 view .LVU428
 1280 0588 16F9010B 		ldrsb	r0, [r6], #1
 1281              	.LVL108:
 1282              		.loc 1 347 21 view .LVU429
 1283 058c 31F802CB 		ldrh	ip, [r1], #2
 1284              	.LVL109:
 1285              		.loc 1 347 21 view .LVU430
 1286              	.LBE45:
 343:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1287              		.loc 1 343 19 view .LVU431
 1288 0590 B542     		cmp	r5, r6
 1289              	.LBB46:
 1290              		.loc 1 347 21 view .LVU432
 1291 0592 1CFB0033 		smlabb	r3, ip, r0, r3
 1292              	.LVL110:
 348:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 colCnt--;
 1293              		.loc 1 348 17 is_stmt 1 view .LVU433
 1294              		.loc 1 348 17 is_stmt 0 view .LVU434
 1295              	.LBE46:
 343:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1296              		.loc 1 343 19 is_stmt 1 view .LVU435
 1297 0596 F7D1     		bne	.L63
 1298              	.LVL111:
 1299              	.L62:
 349:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 350:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             *pOut = (q7_t) __SSAT((sum >> out_shift), 8);
 1300              		.loc 1 350 13 discriminator 2 view .LVU436
 1301              	.LBB47:
 1302              		.loc 1 350 28 discriminator 2 view .LVU437
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 73


 1303              		.loc 1 350 28 discriminator 2 view .LVU438
 1304 0598 1299     		ldr	r1, [sp, #72]
 1305              	.LVL112:
 1306              		.loc 1 350 28 is_stmt 0 discriminator 2 view .LVU439
 1307 059a 0B41     		asrs	r3, r3, r1
 1308              	.LVL113:
 1309              		.loc 1 350 28 discriminator 2 view .LVU440
 1310              	.LBE47:
 1311              		.loc 1 350 21 discriminator 2 view .LVU441
 1312 059c 2D99     		ldr	r1, [sp, #180]
 1313              	.LBB48:
 1314              		.loc 1 350 28 discriminator 2 view .LVU442
 1315              		.syntax unified
 1316              	@ 350 ".//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c" 1
 1317 059e 03F30703 		ssat r3, #8, r3
 1318              	@ 0 "" 2
 1319              	.LVL114:
 1320              		.loc 1 350 28 is_stmt 1 discriminator 2 view .LVU443
 1321              		.thumb
 1322              		.syntax unified
 1323              	.LBE48:
 1324              		.loc 1 350 21 is_stmt 0 discriminator 2 view .LVU444
 1325 05a2 01F8013B 		strb	r3, [r1], #1
 1326              	.LBE26:
 320:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1327              		.loc 1 320 9 discriminator 2 view .LVU445
 1328 05a6 8E45     		cmp	lr, r1
 1329              	.LBB49:
 1330              		.loc 1 350 21 discriminator 2 view .LVU446
 1331 05a8 2D91     		str	r1, [sp, #180]
 1332              	.LVL115:
 351:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             pOut++;
 1333              		.loc 1 351 13 is_stmt 1 discriminator 2 view .LVU447
 1334              		.loc 1 351 13 is_stmt 0 discriminator 2 view .LVU448
 1335              	.LBE49:
 320:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1336              		.loc 1 320 36 is_stmt 1 discriminator 2 view .LVU449
 320:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1337              		.loc 1 320 21 discriminator 2 view .LVU450
 320:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1338              		.loc 1 320 9 is_stmt 0 discriminator 2 view .LVU451
 1339 05aa C5D1     		bne	.L64
 1340              	.LVL116:
 1341              	.L59:
 320:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1342              		.loc 1 320 9 discriminator 2 view .LVU452
 1343              	.LBE25:
 352:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 353:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 354:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 355:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 356:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** #else
 357:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
 358:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 359:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     uint16_t  i, j, k, l, m, n;
 360:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     int       conv_out;
 361:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     signed char in_row, in_col;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 74


 362:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 363:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     if (ch_im_in % 4 != 0 || ch_im_out % 2 != 0)
 364:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 365:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         /* check if the input dimension meets the constraints */
 366:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         return ARM_MATH_SIZE_MISMATCH;
 367:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 368:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 369:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     for (i = 0; i < ch_im_out; i++)
 370:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 371:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (j = 0; j < dim_im_out; j++)
 372:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 373:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (k = 0; k < dim_im_out; k++)
 374:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 375:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 conv_out = (bias[i] << bias_shift) + NN_ROUND(out_shift);
 376:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 for (m = 0; m < dim_kernel; m++)
 377:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 378:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     for (n = 0; n < dim_kernel; n++)
 379:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 380:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         // if-for implementation
 381:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         in_row = stride * j + m - padding;
 382:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         in_col = stride * k + n - padding;
 383:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
 384:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         {
 385:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             for (l = 0; l < ch_im_in; l++)
 386:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             {
 387:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                 conv_out +=
 388:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                     Im_in[(in_row * dim_im_in + in_col) * ch_im_in +
 389:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                           l] * wt[i * ch_im_in * dim_kernel * dim_kernel + (m * dim
 390:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                                                             n) * ch
 391:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             }
 392:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         }
 393:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 394:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 395:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 Im_out[i + (j * dim_im_out + k) * ch_im_out] = (q7_t) __SSAT((conv_out >> out_shift
 396:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 397:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 398:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 399:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 400:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** #endif                          /* ARM_MATH_DSP */
 401:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 402:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* Return to application */
 403:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     return ARM_MATH_SUCCESS;
 1344              		.loc 1 403 12 view .LVU453
 1345 05ac 0020     		movs	r0, #0
 1346              	.L2:
 404:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** }
 1347              		.loc 1 404 1 view .LVU454
 1348 05ae 19B0     		add	sp, sp, #100
 1349              	.LCFI3:
 1350              		.cfi_remember_state
 1351              		.cfi_def_cfa_offset 52
 1352              		@ sp needed
 1353 05b0 BDEC048B 		vldm	sp!, {d8-d9}
 1354              	.LCFI4:
 1355              		.cfi_restore 82
 1356              		.cfi_restore 83
 1357              		.cfi_restore 80
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 75


 1358              		.cfi_restore 81
 1359              		.cfi_def_cfa_offset 36
 1360 05b4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1361              	.LVL117:
 1362              	.L51:
 1363              	.LCFI5:
 1364              		.cfi_restore_state
 292:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 1365              		.loc 1 292 25 is_stmt 1 view .LVU455
 293:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 1366              		.loc 1 293 68 is_stmt 0 view .LVU456
 1367 05b8 069B     		ldr	r3, [sp, #24]
 292:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 1368              		.loc 1 292 25 view .LVU457
 1369 05ba 5146     		mov	r1, r10
 293:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 1370              		.loc 1 293 68 view .LVU458
 1371 05bc 03EB0C00 		add	r0, r3, ip
 1372              	.LVL118:
 292:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 1373              		.loc 1 292 25 view .LVU459
 1374 05c0 099B     		ldr	r3, [sp, #36]
 1375 05c2 1A46     		mov	r2, r3
 1376 05c4 059B     		ldr	r3, [sp, #20]
 1377 05c6 02FB0030 		mla	r0, r2, r0, r3
 1378 05ca FFF7FEFF 		bl	arm_q7_to_q15_reordered_no_shift
 1379              	.LVL119:
 1380 05ce 54E7     		b	.L53
 1381              	.LVL120:
 1382              	.L8:
 151:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 1383              		.loc 1 151 25 is_stmt 1 view .LVU460
 152:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 1384              		.loc 1 152 68 is_stmt 0 view .LVU461
 1385 05d0 069B     		ldr	r3, [sp, #24]
 151:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 1386              		.loc 1 151 25 view .LVU462
 1387 05d2 5146     		mov	r1, r10
 152:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 1388              		.loc 1 152 68 view .LVU463
 1389 05d4 03EB0C00 		add	r0, r3, ip
 1390              	.LVL121:
 151:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 1391              		.loc 1 151 25 view .LVU464
 1392 05d8 099B     		ldr	r3, [sp, #36]
 1393 05da 1A46     		mov	r2, r3
 1394 05dc 059B     		ldr	r3, [sp, #20]
 1395 05de 02FB0030 		mla	r0, r2, r0, r3
 1396 05e2 FFF7FEFF 		bl	arm_q7_to_q15_reordered_no_shift
 1397              	.LVL122:
 1398 05e6 89E5     		b	.L10
 1399              	.LVL123:
 1400              	.L93:
 160:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 1401              		.loc 1 160 17 is_stmt 1 view .LVU465
 161:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 1402              		.loc 1 161 21 is_stmt 0 view .LVU466
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 76


 1403 05e8 2D9B     		ldr	r3, [sp, #180]
 1404 05ea 2A9A     		ldr	r2, [sp, #168]
 1405 05ec 1299     		ldr	r1, [sp, #72]
 1406 05ee 1498     		ldr	r0, [sp, #80]
 1407 05f0 0393     		str	r3, [sp, #12]
 1408 05f2 18EE103A 		vmov	r3, s16	@ int
 1409 05f6 0292     		str	r2, [sp, #8]
 1410 05f8 18EE902A 		vmov	r2, s17	@ int
 1411 05fc 0191     		str	r1, [sp, #4]
 1412 05fe 0090     		str	r0, [sp]
 1413 0600 2F99     		ldr	r1, [sp, #188]
 1414 0602 1398     		ldr	r0, [sp, #76]
 1415 0604 FFF7FEFF 		bl	arm_nn_mat_mult_kernel_q7_q15_reordered
 1416              	.LVL124:
 1417 0608 DDF8BCA0 		ldr	r10, [sp, #188]
 1418              	.LVL125:
 161:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 1419              		.loc 1 161 21 view .LVU467
 1420 060c 2D90     		str	r0, [sp, #180]
 1421              	.LVL126:
 168:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1422              		.loc 1 168 17 is_stmt 1 view .LVU468
 168:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1423              		.loc 1 168 17 is_stmt 0 view .LVU469
 1424 060e 85E5     		b	.L13
 1425              	.LVL127:
 1426              	.L98:
 301:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 1427              		.loc 1 301 17 is_stmt 1 view .LVU470
 302:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 1428              		.loc 1 302 21 is_stmt 0 view .LVU471
 1429 0610 2D9B     		ldr	r3, [sp, #180]
 1430 0612 2A9A     		ldr	r2, [sp, #168]
 1431 0614 1299     		ldr	r1, [sp, #72]
 1432 0616 1498     		ldr	r0, [sp, #80]
 1433 0618 0393     		str	r3, [sp, #12]
 1434 061a 18EE103A 		vmov	r3, s16	@ int
 1435 061e 0292     		str	r2, [sp, #8]
 1436 0620 18EE902A 		vmov	r2, s17	@ int
 1437 0624 0191     		str	r1, [sp, #4]
 1438 0626 0090     		str	r0, [sp]
 1439 0628 2F99     		ldr	r1, [sp, #188]
 1440 062a 1398     		ldr	r0, [sp, #76]
 1441 062c FFF7FEFF 		bl	arm_nn_mat_mult_kernel_q7_q15_reordered
 1442              	.LVL128:
 1443 0630 DDF8BCA0 		ldr	r10, [sp, #188]
 1444              	.LVL129:
 302:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 1445              		.loc 1 302 21 view .LVU472
 1446 0634 2D90     		str	r0, [sp, #180]
 1447              	.LVL130:
 309:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1448              		.loc 1 309 17 is_stmt 1 view .LVU473
 309:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1449              		.loc 1 309 17 is_stmt 0 view .LVU474
 1450 0636 30E7     		b	.L56
 1451              	.LVL131:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 77


 1452              	.L95:
 200:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 1453              		.loc 1 200 17 is_stmt 1 view .LVU475
 201:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 1454              		.loc 1 201 21 is_stmt 0 view .LVU476
 1455 0638 2D9B     		ldr	r3, [sp, #180]
 1456 063a 2A9A     		ldr	r2, [sp, #168]
 1457 063c 1299     		ldr	r1, [sp, #72]
 1458 063e 1498     		ldr	r0, [sp, #80]
 1459 0640 0393     		str	r3, [sp, #12]
 1460 0642 19EE103A 		vmov	r3, s18	@ int
 1461 0646 0292     		str	r2, [sp, #8]
 1462 0648 18EE902A 		vmov	r2, s17	@ int
 1463 064c 0191     		str	r1, [sp, #4]
 1464 064e 0090     		str	r0, [sp]
 1465 0650 2F99     		ldr	r1, [sp, #188]
 1466 0652 1398     		ldr	r0, [sp, #76]
 1467 0654 FFF7FEFF 		bl	arm_nn_mat_mult_kernel_q7_q15_reordered
 1468              	.LVL132:
 1469 0658 2F9F     		ldr	r7, [sp, #188]
 1470              	.LVL133:
 201:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 1471              		.loc 1 201 21 view .LVU477
 1472 065a 2D90     		str	r0, [sp, #180]
 1473              	.LVL134:
 208:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1474              		.loc 1 208 17 is_stmt 1 view .LVU478
 208:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1475              		.loc 1 208 17 is_stmt 0 view .LVU479
 1476 065c F9E5     		b	.L27
 1477              	.LVL135:
 1478              	.L96:
 229:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 1479              		.loc 1 229 17 is_stmt 1 view .LVU480
 230:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 1480              		.loc 1 230 21 is_stmt 0 view .LVU481
 1481 065e 2D9B     		ldr	r3, [sp, #180]
 1482 0660 2A9A     		ldr	r2, [sp, #168]
 1483 0662 1299     		ldr	r1, [sp, #72]
 1484 0664 1498     		ldr	r0, [sp, #80]
 1485 0666 0393     		str	r3, [sp, #12]
 1486 0668 19EE103A 		vmov	r3, s18	@ int
 1487 066c 0292     		str	r2, [sp, #8]
 1488 066e 18EE902A 		vmov	r2, s17	@ int
 1489 0672 0191     		str	r1, [sp, #4]
 1490 0674 0090     		str	r0, [sp]
 1491 0676 2F99     		ldr	r1, [sp, #188]
 1492 0678 1398     		ldr	r0, [sp, #76]
 1493 067a FFF7FEFF 		bl	arm_nn_mat_mult_kernel_q7_q15_reordered
 1494              	.LVL136:
 1495 067e 2F9F     		ldr	r7, [sp, #188]
 1496              	.LVL137:
 230:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 1497              		.loc 1 230 21 view .LVU482
 1498 0680 2D90     		str	r0, [sp, #180]
 1499              	.LVL138:
 237:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 78


 1500              		.loc 1 237 17 is_stmt 1 view .LVU483
 237:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1501              		.loc 1 237 17 is_stmt 0 view .LVU484
 1502 0682 28E6     		b	.L32
 1503              	.LVL139:
 1504              	.L97:
 264:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 1505              		.loc 1 264 17 is_stmt 1 view .LVU485
 265:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 1506              		.loc 1 265 21 is_stmt 0 view .LVU486
 1507 0684 2D9B     		ldr	r3, [sp, #180]
 1508 0686 2A9A     		ldr	r2, [sp, #168]
 1509 0688 1299     		ldr	r1, [sp, #72]
 1510 068a 1498     		ldr	r0, [sp, #80]
 1511 068c 0393     		str	r3, [sp, #12]
 1512 068e 19EE103A 		vmov	r3, s18	@ int
 1513 0692 0292     		str	r2, [sp, #8]
 1514 0694 18EE902A 		vmov	r2, s17	@ int
 1515 0698 0191     		str	r1, [sp, #4]
 1516 069a 0090     		str	r0, [sp]
 1517 069c 2F99     		ldr	r1, [sp, #188]
 1518 069e 1398     		ldr	r0, [sp, #76]
 1519 06a0 FFF7FEFF 		bl	arm_nn_mat_mult_kernel_q7_q15_reordered
 1520              	.LVL140:
 1521 06a4 2F9F     		ldr	r7, [sp, #188]
 1522              	.LVL141:
 265:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 1523              		.loc 1 265 21 view .LVU487
 1524 06a6 2D90     		str	r0, [sp, #180]
 1525              	.LVL142:
 272:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1526              		.loc 1 272 17 is_stmt 1 view .LVU488
 272:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 1527              		.loc 1 272 17 is_stmt 0 view .LVU489
 1528 06a8 70E6     		b	.L42
 1529              	.LVL143:
 1530              	.L67:
 1531              	.LBB52:
 1532              	.LBB50:
 343:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1533              		.loc 1 343 19 view .LVU490
 1534 06aa 3546     		mov	r5, r6
 1535 06ac 74E7     		b	.L62
 1536              	.LVL144:
 1537              	.L94:
 343:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1538              		.loc 1 343 19 view .LVU491
 1539 06ae 089B     		ldr	r3, [sp, #32]
 1540 06b0 02FB03F3 		mul	r3, r2, r3
 1541 06b4 1793     		str	r3, [sp, #92]
 1542              	.LBE50:
 1543              	.LBE52:
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1544              		.loc 1 178 9 view .LVU492
 1545 06b6 0B9B     		ldr	r3, [sp, #44]
 1546 06b8 1C46     		mov	r4, r3
 178:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 79


 1547              		.loc 1 178 22 view .LVU493
 1548 06ba 0A93     		str	r3, [sp, #40]
 1549 06bc BDF95830 		ldrsh	r3, [sp, #88]
 1550 06c0 0E93     		str	r3, [sp, #56]
 1551 06c2 D7E5     		b	.L45
 1552              	.LVL145:
 1553              	.L66:
 1554              	.LBB53:
 1555              	.LBB51:
 327:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1556              		.loc 1 327 19 view .LVU494
 1557 06c4 2E46     		mov	r6, r5
 1558 06c6 2F99     		ldr	r1, [sp, #188]
 1559 06c8 59E7     		b	.L60
 1560              	.LVL146:
 1561              	.L3:
 327:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1562              		.loc 1 327 19 view .LVU495
 1563              	.LBE51:
 1564              	.LBE53:
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 1565              		.loc 1 136 5 view .LVU496
 1566 06ca 0B9A     		ldr	r2, [sp, #44]
 1567 06cc DDF8BCA0 		ldr	r10, [sp, #188]
 1568 06d0 1346     		mov	r3, r2
 136:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 1569              		.loc 1 136 18 view .LVU497
 1570 06d2 1592     		str	r2, [sp, #84]
 1571 06d4 40E5     		b	.L15
 1572              	.LVL147:
 1573              	.L65:
 125:.//Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 1574              		.loc 1 125 16 view .LVU498
 1575 06d6 6FF00200 		mvn	r0, #2
 1576 06da 68E7     		b	.L2
 1577              		.cfi_endproc
 1578              	.LFE149:
 1580              		.text
 1581              	.Letext0:
 1582              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 1583              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 1584              		.file 6 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 1585              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_typ
 1586              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/in
 1587              		.file 9 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reen
 1588              		.file 10 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
 1589              		.file 11 ".//Libraries/CMSIS/DSP/Include/arm_math.h"
 1590              		.file 12 ".//Libraries/CMSIS/DSP/Include/arm_common_tables.h"
 1591              		.file 13 ".//Libraries/CMSIS/NN/Include/arm_nn_tables.h"
 1592              		.file 14 ".//Libraries/CMSIS/NN/Include/arm_nnfunctions.h"
 1593              		.file 15 "<built-in>"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s 			page 80


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_convolve_HWC_q7_fast.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s:17     .text.arm_convolve_HWC_q7_fast:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccyvmnDe.s:26     .text.arm_convolve_HWC_q7_fast:0000000000000000 arm_convolve_HWC_q7_fast

UNDEFINED SYMBOLS
memset
arm_q7_to_q15_reordered_no_shift
arm_nn_mat_mult_kernel_q7_q15_reordered
