// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="nlms_module_1tap_nlms_module_1tap,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-3,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.891800,HLS_SYN_LAT=82,HLS_SYN_TPT=15,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=19656,HLS_SYN_LUT=13830,HLS_VERSION=2021_1}" *)

module nlms_module_1tap (
        ap_clk,
        ap_rst_n,
        main_in_TDATA,
        main_in_TVALID,
        main_in_TREADY,
        main_in_TKEEP,
        main_in_TSTRB,
        main_in_TLAST,
        aux_in_TDATA,
        aux_in_TVALID,
        aux_in_TREADY,
        aux_in_TKEEP,
        aux_in_TSTRB,
        aux_in_TLAST,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        output_r_TKEEP,
        output_r_TSTRB,
        output_r_TLAST,
        mu
);

parameter    ap_ST_iter0_fsm_state1 = 15'd1;
parameter    ap_ST_iter0_fsm_state2 = 15'd2;
parameter    ap_ST_iter0_fsm_state3 = 15'd4;
parameter    ap_ST_iter0_fsm_state4 = 15'd8;
parameter    ap_ST_iter0_fsm_state5 = 15'd16;
parameter    ap_ST_iter0_fsm_state6 = 15'd32;
parameter    ap_ST_iter0_fsm_state7 = 15'd64;
parameter    ap_ST_iter0_fsm_state8 = 15'd128;
parameter    ap_ST_iter0_fsm_state9 = 15'd256;
parameter    ap_ST_iter0_fsm_state10 = 15'd512;
parameter    ap_ST_iter0_fsm_state11 = 15'd1024;
parameter    ap_ST_iter0_fsm_state12 = 15'd2048;
parameter    ap_ST_iter0_fsm_state13 = 15'd4096;
parameter    ap_ST_iter0_fsm_state14 = 15'd8192;
parameter    ap_ST_iter0_fsm_state15 = 15'd16384;
parameter    ap_ST_iter1_fsm_state16 = 16'd2;
parameter    ap_ST_iter1_fsm_state17 = 16'd4;
parameter    ap_ST_iter1_fsm_state18 = 16'd8;
parameter    ap_ST_iter1_fsm_state19 = 16'd16;
parameter    ap_ST_iter1_fsm_state20 = 16'd32;
parameter    ap_ST_iter1_fsm_state21 = 16'd64;
parameter    ap_ST_iter1_fsm_state22 = 16'd128;
parameter    ap_ST_iter1_fsm_state23 = 16'd256;
parameter    ap_ST_iter1_fsm_state24 = 16'd512;
parameter    ap_ST_iter1_fsm_state25 = 16'd1024;
parameter    ap_ST_iter1_fsm_state26 = 16'd2048;
parameter    ap_ST_iter1_fsm_state27 = 16'd4096;
parameter    ap_ST_iter1_fsm_state28 = 16'd8192;
parameter    ap_ST_iter1_fsm_state29 = 16'd16384;
parameter    ap_ST_iter1_fsm_state30 = 16'd32768;
parameter    ap_ST_iter2_fsm_state31 = 16'd2;
parameter    ap_ST_iter2_fsm_state32 = 16'd4;
parameter    ap_ST_iter2_fsm_state33 = 16'd8;
parameter    ap_ST_iter2_fsm_state34 = 16'd16;
parameter    ap_ST_iter2_fsm_state35 = 16'd32;
parameter    ap_ST_iter2_fsm_state36 = 16'd64;
parameter    ap_ST_iter2_fsm_state37 = 16'd128;
parameter    ap_ST_iter2_fsm_state38 = 16'd256;
parameter    ap_ST_iter2_fsm_state39 = 16'd512;
parameter    ap_ST_iter2_fsm_state40 = 16'd1024;
parameter    ap_ST_iter2_fsm_state41 = 16'd2048;
parameter    ap_ST_iter2_fsm_state42 = 16'd4096;
parameter    ap_ST_iter2_fsm_state43 = 16'd8192;
parameter    ap_ST_iter2_fsm_state44 = 16'd16384;
parameter    ap_ST_iter2_fsm_state45 = 16'd32768;
parameter    ap_ST_iter3_fsm_state46 = 16'd2;
parameter    ap_ST_iter3_fsm_state47 = 16'd4;
parameter    ap_ST_iter3_fsm_state48 = 16'd8;
parameter    ap_ST_iter3_fsm_state49 = 16'd16;
parameter    ap_ST_iter3_fsm_state50 = 16'd32;
parameter    ap_ST_iter3_fsm_state51 = 16'd64;
parameter    ap_ST_iter3_fsm_state52 = 16'd128;
parameter    ap_ST_iter3_fsm_state53 = 16'd256;
parameter    ap_ST_iter3_fsm_state54 = 16'd512;
parameter    ap_ST_iter3_fsm_state55 = 16'd1024;
parameter    ap_ST_iter3_fsm_state56 = 16'd2048;
parameter    ap_ST_iter3_fsm_state57 = 16'd4096;
parameter    ap_ST_iter3_fsm_state58 = 16'd8192;
parameter    ap_ST_iter3_fsm_state59 = 16'd16384;
parameter    ap_ST_iter3_fsm_state60 = 16'd32768;
parameter    ap_ST_iter4_fsm_state61 = 16'd2;
parameter    ap_ST_iter4_fsm_state62 = 16'd4;
parameter    ap_ST_iter4_fsm_state63 = 16'd8;
parameter    ap_ST_iter4_fsm_state64 = 16'd16;
parameter    ap_ST_iter4_fsm_state65 = 16'd32;
parameter    ap_ST_iter4_fsm_state66 = 16'd64;
parameter    ap_ST_iter4_fsm_state67 = 16'd128;
parameter    ap_ST_iter4_fsm_state68 = 16'd256;
parameter    ap_ST_iter4_fsm_state69 = 16'd512;
parameter    ap_ST_iter4_fsm_state70 = 16'd1024;
parameter    ap_ST_iter4_fsm_state71 = 16'd2048;
parameter    ap_ST_iter4_fsm_state72 = 16'd4096;
parameter    ap_ST_iter4_fsm_state73 = 16'd8192;
parameter    ap_ST_iter4_fsm_state74 = 16'd16384;
parameter    ap_ST_iter4_fsm_state75 = 16'd32768;
parameter    ap_ST_iter5_fsm_state76 = 9'd2;
parameter    ap_ST_iter5_fsm_state77 = 9'd4;
parameter    ap_ST_iter5_fsm_state78 = 9'd8;
parameter    ap_ST_iter5_fsm_state79 = 9'd16;
parameter    ap_ST_iter5_fsm_state80 = 9'd32;
parameter    ap_ST_iter5_fsm_state81 = 9'd64;
parameter    ap_ST_iter5_fsm_state82 = 9'd128;
parameter    ap_ST_iter5_fsm_state83 = 9'd256;
parameter    ap_ST_iter1_fsm_state0 = 16'd1;
parameter    ap_ST_iter2_fsm_state0 = 16'd1;
parameter    ap_ST_iter3_fsm_state0 = 16'd1;
parameter    ap_ST_iter4_fsm_state0 = 16'd1;
parameter    ap_ST_iter5_fsm_state0 = 9'd1;

input   ap_clk;
input   ap_rst_n;
input  [31:0] main_in_TDATA;
input   main_in_TVALID;
output   main_in_TREADY;
input  [3:0] main_in_TKEEP;
input  [3:0] main_in_TSTRB;
input  [0:0] main_in_TLAST;
input  [31:0] aux_in_TDATA;
input   aux_in_TVALID;
output   aux_in_TREADY;
input  [3:0] aux_in_TKEEP;
input  [3:0] aux_in_TSTRB;
input  [0:0] aux_in_TLAST;
output  [31:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
output  [3:0] output_r_TKEEP;
output  [3:0] output_r_TSTRB;
output  [0:0] output_r_TLAST;
input  [31:0] mu;

 reg    ap_rst_n_inv;
reg   [15:0] lms_aux_reg_M_real_V_1;
reg  signed [15:0] lms_aux_reg_M_imag_V_1;
reg   [63:0] lms_weights_real_V_2;
reg  signed [63:0] lms_weights_imag_V_2;
reg   [15:0] lms_aux_reg_M_real_V_0;
reg   [15:0] lms_aux_reg_M_imag_V_0;
reg   [63:0] lms_weights_real_V_1;
reg   [63:0] lms_weights_imag_V_1;
reg   [63:0] lms_weights_real_V_0;
reg  signed [63:0] lms_weights_imag_V_0;
reg    main_in_TDATA_blk_n;
reg   [14:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [15:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state16;
wire    ap_CS_iter1_fsm_state17;
wire    ap_CS_iter1_fsm_state18;
wire    ap_CS_iter1_fsm_state19;
wire    ap_CS_iter1_fsm_state20;
wire    ap_CS_iter1_fsm_state21;
wire    ap_CS_iter1_fsm_state22;
wire    ap_CS_iter1_fsm_state23;
wire    ap_CS_iter1_fsm_state24;
wire    ap_CS_iter1_fsm_state25;
wire    ap_CS_iter1_fsm_state26;
wire    ap_CS_iter1_fsm_state27;
wire    ap_CS_iter1_fsm_state28;
wire    ap_CS_iter1_fsm_state29;
wire    ap_CS_iter1_fsm_state30;
reg   [15:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state31;
wire    ap_CS_iter2_fsm_state32;
wire    ap_CS_iter2_fsm_state33;
wire    ap_CS_iter2_fsm_state34;
wire    ap_CS_iter2_fsm_state35;
wire    ap_CS_iter2_fsm_state36;
wire    ap_CS_iter2_fsm_state37;
wire    ap_CS_iter2_fsm_state38;
wire    ap_CS_iter2_fsm_state39;
wire    ap_CS_iter2_fsm_state40;
wire    ap_CS_iter2_fsm_state41;
wire    ap_CS_iter2_fsm_state42;
wire    ap_CS_iter2_fsm_state43;
wire    ap_CS_iter2_fsm_state44;
wire    ap_CS_iter2_fsm_state45;
reg   [15:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state46;
wire    ap_CS_iter3_fsm_state47;
wire    ap_CS_iter3_fsm_state48;
wire    ap_CS_iter3_fsm_state49;
wire    ap_CS_iter3_fsm_state50;
wire    ap_CS_iter3_fsm_state51;
wire    ap_CS_iter3_fsm_state52;
wire    ap_CS_iter3_fsm_state53;
wire    ap_CS_iter3_fsm_state54;
wire    ap_CS_iter3_fsm_state55;
wire    ap_CS_iter3_fsm_state56;
wire    ap_CS_iter3_fsm_state57;
wire    ap_CS_iter3_fsm_state58;
wire    ap_CS_iter3_fsm_state59;
wire    ap_CS_iter3_fsm_state60;
reg   [15:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state61;
wire    ap_CS_iter4_fsm_state62;
wire    ap_CS_iter4_fsm_state63;
wire    ap_CS_iter4_fsm_state64;
wire    ap_CS_iter4_fsm_state65;
wire    ap_CS_iter4_fsm_state66;
wire    ap_CS_iter4_fsm_state67;
wire    ap_CS_iter4_fsm_state68;
wire    ap_CS_iter4_fsm_state69;
wire    ap_CS_iter4_fsm_state70;
wire    ap_CS_iter4_fsm_state71;
wire    ap_CS_iter4_fsm_state72;
wire    ap_CS_iter4_fsm_state73;
wire    ap_CS_iter4_fsm_state74;
wire    ap_CS_iter4_fsm_state75;
reg   [8:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state76;
wire    ap_CS_iter5_fsm_state77;
wire    ap_CS_iter5_fsm_state78;
wire    ap_CS_iter5_fsm_state79;
wire    ap_CS_iter5_fsm_state80;
wire    ap_CS_iter5_fsm_state81;
wire    ap_CS_iter5_fsm_state82;
wire    ap_CS_iter5_fsm_state83;
reg    aux_in_TDATA_blk_n;
reg    output_r_TDATA_blk_n;
reg   [31:0] p_0_reg_2671;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage8_iter1;
wire    ap_block_state25_pp0_stage9_iter1;
wire    ap_block_state26_pp0_stage10_iter1;
wire    ap_block_state27_pp0_stage11_iter1;
wire    ap_block_state28_pp0_stage12_iter1;
wire    ap_block_state29_pp0_stage13_iter1;
wire    ap_block_state30_pp0_stage14_iter1;
wire    ap_block_state31_pp0_stage0_iter2;
wire    ap_block_state32_pp0_stage1_iter2;
wire    ap_block_state33_pp0_stage2_iter2;
wire    ap_block_state34_pp0_stage3_iter2;
wire    ap_block_state35_pp0_stage4_iter2;
wire    ap_block_state36_pp0_stage5_iter2;
wire    ap_block_state37_pp0_stage6_iter2;
wire    ap_block_state38_pp0_stage7_iter2;
wire    ap_block_state39_pp0_stage8_iter2;
wire    ap_block_state40_pp0_stage9_iter2;
wire    ap_block_state41_pp0_stage10_iter2;
wire    ap_block_state42_pp0_stage11_iter2;
wire    ap_block_state43_pp0_stage12_iter2;
wire    ap_block_state44_pp0_stage13_iter2;
wire    ap_block_state45_pp0_stage14_iter2;
wire    ap_block_state46_pp0_stage0_iter3;
wire    ap_block_state47_pp0_stage1_iter3;
wire    ap_block_state48_pp0_stage2_iter3;
wire    ap_block_state49_pp0_stage3_iter3;
wire    ap_block_state50_pp0_stage4_iter3;
wire    ap_block_state51_pp0_stage5_iter3;
wire    ap_block_state52_pp0_stage6_iter3;
wire    ap_block_state53_pp0_stage7_iter3;
wire    ap_block_state54_pp0_stage8_iter3;
wire    ap_block_state55_pp0_stage9_iter3;
wire    ap_block_state56_pp0_stage10_iter3;
wire    ap_block_state57_pp0_stage11_iter3;
wire    ap_block_state58_pp0_stage12_iter3;
wire    ap_block_state59_pp0_stage13_iter3;
wire    ap_block_state60_pp0_stage14_iter3;
wire    ap_block_state61_pp0_stage0_iter4;
wire    ap_block_state62_pp0_stage1_iter4;
wire    ap_block_state63_pp0_stage2_iter4;
wire    ap_block_state64_pp0_stage3_iter4;
wire    ap_block_state65_pp0_stage4_iter4;
wire    ap_block_state66_pp0_stage5_iter4;
wire    ap_block_state67_pp0_stage6_iter4;
wire    ap_block_state68_pp0_stage7_iter4;
wire    ap_block_state69_pp0_stage8_iter4;
wire    ap_block_state70_pp0_stage9_iter4;
wire    ap_block_state71_pp0_stage10_iter4;
wire    ap_block_state72_pp0_stage11_iter4;
wire    ap_block_state73_pp0_stage12_iter4;
wire    ap_block_state74_pp0_stage13_iter4;
wire    ap_block_state75_pp0_stage14_iter4;
reg    ap_block_state76_pp0_stage0_iter5;
reg    ap_block_state77_pp0_stage1_iter5;
wire    ap_block_state78_pp0_stage2_iter5;
wire    ap_block_state79_pp0_stage3_iter5;
wire    ap_block_state80_pp0_stage4_iter5;
wire    ap_block_state81_pp0_stage5_iter5;
wire    ap_block_state82_pp0_stage6_iter5;
wire    regslice_both_output_V_data_V_U_apdone_blk;
reg    ap_block_state83_pp0_stage7_iter5;
reg   [31:0] p_0_reg_2671_pp0_iter0_reg;
wire    ap_CS_iter0_fsm_state15;
wire    ap_block_state15_pp0_stage14_iter0;
reg   [31:0] p_0_reg_2671_pp0_iter1_reg;
reg   [31:0] p_0_reg_2671_pp0_iter2_reg;
reg   [31:0] p_0_reg_2671_pp0_iter3_reg;
reg   [0:0] p_s_reg_2677;
reg   [0:0] p_s_reg_2677_pp0_iter0_reg;
reg   [0:0] p_s_reg_2677_pp0_iter1_reg;
reg   [0:0] p_s_reg_2677_pp0_iter2_reg;
reg   [0:0] p_s_reg_2677_pp0_iter3_reg;
reg   [0:0] p_s_reg_2677_pp0_iter4_reg;
wire  signed [15:0] aux_tmp_data_M_real_V_fu_247_p1;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_2682;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_2682_pp0_iter0_reg;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_2682_pp0_iter1_reg;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_2682_pp0_iter2_reg;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_2682_pp0_iter3_reg;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_2688;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_2688_pp0_iter0_reg;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_2688_pp0_iter1_reg;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_2688_pp0_iter2_reg;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_2688_pp0_iter3_reg;
wire  signed [79:0] sext_ln1169_fu_269_p1;
wire  signed [79:0] sext_ln1171_fu_277_p1;
wire  signed [31:0] sext_ln1169_3_fu_325_p1;
wire   [79:0] grp_fu_281_p2;
reg   [79:0] mul_ln1171_reg_2734;
wire    ap_CS_iter0_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
wire   [78:0] grp_fu_307_p2;
reg   [78:0] mul_ln1171_1_reg_2739;
wire   [79:0] grp_fu_313_p2;
reg   [79:0] mul_ln1171_2_reg_2744;
wire   [79:0] grp_fu_319_p2;
reg   [79:0] mul_ln1171_3_reg_2749;
reg  signed [15:0] r_V_4_reg_2754;
reg  signed [15:0] r_V_4_reg_2754_pp0_iter0_reg;
reg  signed [15:0] r_V_4_reg_2754_pp0_iter1_reg;
reg  signed [15:0] r_V_4_reg_2754_pp0_iter2_reg;
reg  signed [15:0] r_V_4_reg_2754_pp0_iter3_reg;
wire  signed [31:0] sext_ln1169_4_fu_496_p1;
wire  signed [31:0] sext_ln1169_5_fu_499_p1;
wire   [78:0] sub_ln1171_fu_503_p2;
reg   [78:0] sub_ln1171_reg_2771;
wire    ap_CS_iter0_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
wire   [79:0] sub_ln1245_fu_508_p2;
reg   [79:0] sub_ln1245_reg_2776;
reg   [0:0] tmp_11_reg_2781;
reg   [0:0] tmp_12_reg_2787;
wire   [0:0] icmp_ln777_1_fu_538_p2;
reg   [0:0] icmp_ln777_1_reg_2793;
wire   [0:0] icmp_ln795_1_fu_544_p2;
reg   [0:0] icmp_ln795_1_reg_2798;
reg  signed [15:0] r_V_6_reg_2803;
reg  signed [15:0] r_V_6_reg_2803_pp0_iter0_reg;
reg  signed [15:0] r_V_6_reg_2803_pp0_iter1_reg;
reg  signed [15:0] r_V_6_reg_2803_pp0_iter2_reg;
reg  signed [15:0] r_V_6_reg_2803_pp0_iter3_reg;
wire  signed [31:0] sext_ln1169_6_fu_565_p1;
wire   [80:0] sub_ln1246_fu_575_p2;
reg   [80:0] sub_ln1246_reg_2815;
wire    ap_CS_iter0_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
reg   [0:0] tmp_2_reg_2820;
reg   [0:0] tmp_3_reg_2826;
wire   [0:0] icmp_ln777_fu_607_p2;
reg   [0:0] icmp_ln777_reg_2832;
wire   [0:0] icmp_ln795_fu_613_p2;
reg   [0:0] icmp_ln795_reg_2837;
wire  signed [63:0] select_ln384_3_fu_666_p3;
reg  signed [63:0] select_ln384_3_reg_2842;
reg  signed [63:0] select_ln384_3_reg_2842_pp0_iter0_reg;
reg  signed [63:0] select_ln384_3_reg_2842_pp0_iter1_reg;
reg  signed [63:0] select_ln384_3_reg_2842_pp0_iter2_reg;
reg  signed [63:0] select_ln384_3_reg_2842_pp0_iter3_reg;
wire  signed [31:0] grp_fu_2642_p2;
wire  signed [63:0] select_ln384_1_fu_721_p3;
reg  signed [63:0] select_ln384_1_reg_2853;
wire    ap_CS_iter0_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
reg  signed [63:0] select_ln384_1_reg_2853_pp0_iter0_reg;
reg  signed [63:0] select_ln384_1_reg_2853_pp0_iter1_reg;
reg  signed [63:0] select_ln384_1_reg_2853_pp0_iter2_reg;
reg  signed [63:0] select_ln384_1_reg_2853_pp0_iter3_reg;
wire  signed [31:0] grp_fu_2648_p2;
wire  signed [31:0] grp_fu_2654_p3;
reg  signed [31:0] add_ln1245_4_reg_2864;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1245_6_fu_729_p2;
reg   [31:0] add_ln1245_6_reg_2869;
wire    ap_CS_iter0_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
wire   [0:0] icmp_ln1551_fu_740_p2;
reg   [0:0] icmp_ln1551_reg_2875;
wire    ap_CS_iter0_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
reg   [0:0] icmp_ln1551_reg_2875_pp0_iter0_reg;
reg   [0:0] icmp_ln1551_reg_2875_pp0_iter1_reg;
reg   [0:0] icmp_ln1551_reg_2875_pp0_iter2_reg;
reg   [0:0] icmp_ln1551_reg_2875_pp0_iter3_reg;
reg   [0:0] icmp_ln1551_reg_2875_pp0_iter4_reg;
reg   [31:0] mu_read_reg_2884;
reg   [31:0] mu_read_reg_2884_pp0_iter1_reg;
reg   [31:0] mu_read_reg_2884_pp0_iter2_reg;
reg   [31:0] mu_read_reg_2884_pp0_iter3_reg;
reg   [31:0] mu_read_reg_2884_pp0_iter4_reg;
wire  signed [79:0] sext_ln1169_1_fu_755_p1;
reg  signed [79:0] sext_ln1169_1_reg_2889;
reg  signed [79:0] sext_ln1169_1_reg_2889_pp0_iter4_reg;
reg  signed [63:0] lms_weights_imag_V_1_load_reg_2897;
reg  signed [63:0] lms_weights_imag_V_1_load_reg_2897_pp0_iter4_reg;
reg  signed [63:0] lms_weights_real_V_1_load_reg_2917;
reg  signed [63:0] lms_weights_real_V_1_load_reg_2917_pp0_iter4_reg;
wire  signed [79:0] sext_ln1171_1_fu_789_p1;
wire  signed [79:0] sext_ln1171_6_fu_798_p1;
reg  signed [79:0] sext_ln1171_6_reg_2928;
reg  signed [79:0] sext_ln1171_6_reg_2928_pp0_iter4_reg;
wire   [78:0] grp_fu_773_p2;
reg   [78:0] mul_ln1171_5_reg_2935;
wire   [79:0] grp_fu_779_p2;
reg   [79:0] mul_ln1171_6_reg_2940;
wire  signed [79:0] sext_ln1169_2_fu_807_p1;
reg  signed [79:0] sext_ln1169_2_reg_2945;
reg  signed [79:0] sext_ln1169_2_reg_2945_pp0_iter4_reg;
reg  signed [63:0] lms_weights_real_V_0_load_reg_2953;
reg  signed [63:0] lms_weights_real_V_0_load_reg_2953_pp0_iter4_reg;
wire  signed [79:0] sext_ln1171_8_fu_814_p1;
reg  signed [63:0] lms_weights_imag_V_0_load_reg_2964;
reg  signed [63:0] lms_weights_imag_V_0_load_reg_2964_pp0_iter4_reg;
wire  signed [79:0] sext_ln1171_10_fu_836_p1;
reg  signed [79:0] sext_ln1171_10_reg_2979;
reg  signed [79:0] sext_ln1171_10_reg_2979_pp0_iter4_reg;
wire   [79:0] grp_fu_793_p2;
reg   [79:0] mul_ln1171_4_reg_2991;
wire   [78:0] sub_ln1171_1_fu_860_p2;
reg   [78:0] sub_ln1171_1_reg_2996;
wire   [79:0] grp_fu_801_p2;
reg   [79:0] mul_ln1171_7_reg_3001;
wire   [79:0] grp_fu_818_p2;
reg   [79:0] mul_ln1171_8_reg_3006;
wire   [78:0] grp_fu_842_p2;
reg   [78:0] mul_ln1171_9_reg_3011;
wire   [79:0] grp_fu_848_p2;
reg   [79:0] mul_ln1171_10_reg_3016;
wire   [79:0] grp_fu_854_p2;
reg   [79:0] mul_ln1171_11_reg_3021;
wire   [80:0] sub_ln1246_1_fu_871_p2;
reg   [80:0] sub_ln1246_1_reg_3026;
wire   [63:0] trunc_ln1245_2_fu_877_p1;
reg   [63:0] trunc_ln1245_2_reg_3031;
wire  signed [79:0] sub_ln1245_1_fu_881_p2;
reg  signed [79:0] sub_ln1245_1_reg_3036;
wire   [63:0] trunc_ln1245_3_fu_885_p1;
reg   [63:0] trunc_ln1245_3_reg_3041;
wire   [78:0] sub_ln1171_2_fu_889_p2;
reg   [78:0] sub_ln1171_2_reg_3046;
wire  signed [79:0] sub_ln1245_2_fu_894_p2;
reg  signed [79:0] sub_ln1245_2_reg_3051;
wire   [63:0] trunc_ln1245_5_fu_898_p1;
reg   [63:0] trunc_ln1245_5_reg_3056;
reg   [0:0] tmp_14_reg_3061;
wire   [63:0] add_ln712_fu_918_p2;
reg   [63:0] add_ln712_reg_3067;
reg   [0:0] tmp_15_reg_3072;
wire   [0:0] icmp_ln777_3_fu_940_p2;
reg   [0:0] icmp_ln777_3_reg_3078;
wire   [0:0] icmp_ln795_2_fu_946_p2;
reg   [0:0] icmp_ln795_2_reg_3083;
reg   [0:0] tmp_16_reg_3088;
wire   [63:0] add_ln712_1_fu_972_p2;
reg   [63:0] add_ln712_1_reg_3094;
reg   [0:0] tmp_17_reg_3099;
wire   [0:0] icmp_ln777_4_fu_994_p2;
reg   [0:0] icmp_ln777_4_reg_3105;
wire   [0:0] icmp_ln795_3_fu_1000_p2;
reg   [0:0] icmp_ln795_3_reg_3110;
wire   [80:0] sub_ln1246_2_fu_1012_p2;
reg   [80:0] sub_ln1246_2_reg_3115;
wire   [63:0] trunc_ln1245_4_fu_1018_p1;
reg   [63:0] trunc_ln1245_4_reg_3120;
reg   [0:0] tmp_18_reg_3125;
wire   [63:0] add_ln712_2_fu_1141_p2;
reg   [63:0] add_ln712_2_reg_3131;
reg   [0:0] tmp_19_reg_3136;
reg   [16:0] tmp_6_reg_3142;
reg   [0:0] tmp_20_reg_3148;
wire   [63:0] add_ln712_3_fu_1185_p2;
reg   [63:0] add_ln712_3_reg_3154;
reg   [0:0] tmp_21_reg_3159;
reg   [16:0] tmp_7_reg_3165;
wire   [63:0] rhs_fu_1264_p3;
reg   [63:0] rhs_reg_3171;
wire   [63:0] rhs_1_fu_1327_p3;
reg   [63:0] rhs_1_reg_3176;
wire   [64:0] ret_V_fu_1352_p2;
reg   [64:0] ret_V_reg_3181;
wire   [0:0] p_Result_s_fu_1358_p3;
reg   [0:0] p_Result_s_reg_3191;
wire   [0:0] xor_ln794_fu_1378_p2;
reg   [0:0] xor_ln794_reg_3197;
wire   [63:0] error_real_V_fu_1404_p3;
reg   [63:0] error_real_V_reg_3202;
wire   [64:0] ret_V_1_fu_1436_p2;
reg   [64:0] ret_V_1_reg_3207;
wire   [0:0] p_Result_5_fu_1442_p3;
reg   [0:0] p_Result_5_reg_3217;
wire   [0:0] xor_ln794_1_fu_1462_p2;
reg   [0:0] xor_ln794_1_reg_3223;
wire   [63:0] error_imag_V_fu_1488_p3;
reg   [63:0] error_imag_V_reg_3228;
wire   [63:0] grp_fu_749_p2;
reg   [63:0] udiv_ln712_reg_3233;
wire   [0:0] r_fu_1500_p2;
reg   [0:0] r_reg_3238;
wire   [0:0] r_1_fu_1510_p2;
reg   [0:0] r_1_reg_3243;
wire   [62:0] select_ln340_fu_1532_p3;
reg   [62:0] select_ln340_reg_3248;
wire  signed [79:0] conv7_i221_i_fu_1540_p1;
wire  signed [79:0] conv7_i205_i_fu_1543_p1;
wire   [79:0] grp_fu_1546_p2;
reg   [79:0] mul_ln1171_16_reg_3284;
wire   [79:0] grp_fu_1551_p2;
reg   [79:0] mul_ln1171_17_reg_3289;
wire   [79:0] grp_fu_1556_p2;
reg   [79:0] mul_ln1171_19_reg_3294;
wire   [79:0] grp_fu_1561_p2;
reg   [79:0] mul_ln1171_20_reg_3299;
wire   [79:0] grp_fu_1566_p2;
reg   [79:0] mul_ln1171_22_reg_3304;
wire   [79:0] grp_fu_1571_p2;
reg   [79:0] mul_ln1171_23_reg_3309;
wire   [79:0] grp_fu_1576_p2;
reg   [79:0] mul_ln1171_25_reg_3314;
wire   [79:0] grp_fu_1581_p2;
reg   [79:0] mul_ln1171_26_reg_3319;
wire   [94:0] grp_fu_2005_p2;
reg   [94:0] r_V_8_reg_3324;
wire   [80:0] add_ln1245_7_fu_2017_p2;
reg  signed [80:0] add_ln1245_7_reg_3329;
wire   [79:0] sub_ln1246_5_fu_2023_p2;
reg  signed [79:0] sub_ln1246_5_reg_3334;
wire   [80:0] add_ln1245_10_fu_2033_p2;
reg  signed [80:0] add_ln1245_10_reg_3339;
wire   [79:0] sub_ln1246_6_fu_2039_p2;
reg  signed [79:0] sub_ln1246_6_reg_3344;
wire   [174:0] zext_ln1171_fu_2043_p1;
wire   [174:0] grp_fu_2049_p2;
reg   [174:0] mul_ln1171_18_reg_3377;
wire   [174:0] grp_fu_2058_p2;
reg   [174:0] mul_ln1171_21_reg_3382;
wire   [174:0] grp_fu_2067_p2;
reg   [174:0] mul_ln1171_24_reg_3387;
wire   [174:0] grp_fu_2076_p2;
reg   [174:0] mul_ln1171_27_reg_3392;
reg   [0:0] tmp_27_reg_3417;
reg   [63:0] trunc_ln4_reg_3423;
reg   [0:0] tmp_28_reg_3429;
wire   [0:0] icmp_ln777_6_fu_2182_p2;
reg   [0:0] icmp_ln777_6_reg_3435;
wire   [0:0] icmp_ln795_6_fu_2188_p2;
reg   [0:0] icmp_ln795_6_reg_3440;
reg   [0:0] tmp_29_reg_3445;
reg   [63:0] trunc_ln717_1_reg_3451;
reg   [0:0] tmp_30_reg_3457;
wire   [0:0] icmp_ln777_7_fu_2230_p2;
reg   [0:0] icmp_ln777_7_reg_3463;
wire   [0:0] icmp_ln795_7_fu_2236_p2;
reg   [0:0] icmp_ln795_7_reg_3468;
reg   [0:0] tmp_31_reg_3473;
reg   [63:0] trunc_ln717_2_reg_3479;
reg   [0:0] tmp_32_reg_3485;
wire   [0:0] icmp_ln777_8_fu_2278_p2;
reg   [0:0] icmp_ln777_8_reg_3491;
wire   [0:0] icmp_ln795_8_fu_2284_p2;
reg   [0:0] icmp_ln795_8_reg_3496;
reg   [0:0] tmp_33_reg_3501;
reg   [63:0] trunc_ln717_3_reg_3507;
reg   [0:0] tmp_34_reg_3513;
wire   [0:0] icmp_ln777_9_fu_2326_p2;
reg   [0:0] icmp_ln777_9_reg_3519;
wire   [0:0] icmp_ln795_9_fu_2332_p2;
reg   [0:0] icmp_ln795_9_reg_3524;
reg   [63:0] ap_phi_mux_p_Val2_4_phi_fu_228_p4;
wire   [63:0] trunc_ln56_fu_1516_p1;
wire   [63:0] select_ln340_13_fu_391_p3;
wire   [63:0] select_ln340_14_fu_467_p3;
wire   [63:0] select_ln340_11_fu_2552_p3;
wire   [63:0] select_ln340_12_fu_2628_p3;
reg  signed [63:0] ap_sig_allocacmp_lms_weights_imag_V_1_load;
wire   [63:0] select_ln340_9_fu_2400_p3;
wire   [63:0] select_ln340_10_fu_2476_p3;
wire  signed [15:0] sext_ln1169_fu_269_p0;
wire  signed [63:0] sext_ln1171_fu_277_p0;
wire  signed [63:0] grp_fu_281_p0;
wire  signed [15:0] grp_fu_281_p1;
wire  signed [15:0] grp_fu_313_p1;
wire  signed [63:0] grp_fu_319_p0;
wire  signed [63:0] tmp_35_fu_329_p1;
wire  signed [63:0] tmp_36_fu_337_p1;
wire   [0:0] tmp_35_fu_329_p3;
wire   [0:0] tmp_36_fu_337_p3;
wire   [0:0] xor_ln795_10_fu_351_p2;
wire   [0:0] xor_ln794_14_fu_345_p2;
wire   [0:0] xor_ln340_6_fu_363_p2;
wire  signed [63:0] select_ln340_7_fu_375_p2;
wire   [0:0] and_ln795_12_fu_357_p2;
wire  signed [63:0] select_ln388_4_fu_383_p2;
wire   [0:0] or_ln340_8_fu_369_p2;
wire   [63:0] select_ln340_7_fu_375_p3;
wire   [63:0] select_ln388_4_fu_383_p3;
wire  signed [63:0] tmp_37_fu_399_p1;
wire  signed [63:0] tmp_38_fu_407_p1;
wire   [0:0] tmp_37_fu_399_p3;
wire   [0:0] tmp_38_fu_407_p3;
wire   [0:0] xor_ln795_11_fu_421_p2;
wire   [0:0] xor_ln794_15_fu_415_p2;
wire   [0:0] xor_ln340_7_fu_433_p2;
wire  signed [63:0] select_ln340_8_fu_451_p2;
wire   [0:0] and_ln795_13_fu_427_p2;
wire  signed [63:0] select_ln388_5_fu_459_p2;
wire   [0:0] or_ln340_9_fu_445_p2;
wire   [63:0] select_ln340_8_fu_451_p3;
wire   [63:0] select_ln388_5_fu_459_p3;
wire  signed [15:0] sext_ln1169_5_fu_499_p0;
wire   [15:0] tmp_1_fu_528_p4;
wire  signed [15:0] sext_ln1169_6_fu_565_p0;
wire  signed [80:0] sext_ln712_fu_569_p1;
wire  signed [80:0] sext_ln1246_fu_572_p1;
wire   [16:0] tmp_fu_597_p4;
wire   [0:0] or_ln794_1_fu_622_p2;
wire   [0:0] xor_ln794_3_fu_626_p2;
wire   [0:0] xor_ln795_1_fu_637_p2;
wire   [0:0] or_ln795_1_fu_642_p2;
wire   [0:0] and_ln794_1_fu_631_p2;
wire   [0:0] and_ln795_3_fu_647_p2;
wire   [0:0] or_ln384_1_fu_660_p2;
wire   [63:0] select_ln384_2_fu_652_p3;
wire   [63:0] trunc_ln1245_1_fu_619_p1;
wire   [0:0] or_ln794_fu_677_p2;
wire   [0:0] xor_ln794_2_fu_681_p2;
wire   [0:0] xor_ln795_fu_692_p2;
wire   [0:0] or_ln795_fu_697_p2;
wire   [0:0] and_ln794_fu_686_p2;
wire   [0:0] and_ln795_1_fu_702_p2;
wire   [0:0] or_ln384_fu_715_p2;
wire   [63:0] select_ln384_fu_707_p3;
wire   [63:0] trunc_ln1245_fu_674_p1;
wire  signed [31:0] grp_fu_2662_p3;
wire   [63:0] innerP_V_fu_733_p3;
wire   [63:0] grp_fu_749_p1;
wire  signed [63:0] sext_ln1171_1_fu_789_p0;
wire  signed [63:0] grp_fu_793_p0;
wire  signed [15:0] grp_fu_793_p1;
wire  signed [63:0] grp_fu_801_p0;
wire  signed [63:0] sext_ln1171_8_fu_814_p0;
wire  signed [63:0] grp_fu_818_p0;
wire  signed [15:0] grp_fu_818_p1;
wire  signed [15:0] grp_fu_848_p1;
wire  signed [63:0] grp_fu_854_p0;
wire  signed [80:0] sext_ln712_1_fu_865_p1;
wire  signed [80:0] sext_ln1246_1_fu_868_p1;
wire  signed [80:0] sext_ln712_2_fu_902_p1;
wire   [80:0] add_ln1245_fu_905_p2;
wire   [16:0] tmp_4_fu_930_p4;
wire  signed [80:0] sext_ln1245_fu_955_p1;
wire  signed [80:0] sext_ln712_3_fu_952_p1;
wire   [80:0] add_ln1245_1_fu_958_p2;
wire   [16:0] tmp_5_fu_984_p4;
wire  signed [80:0] sext_ln712_4_fu_1006_p1;
wire  signed [80:0] sext_ln1246_2_fu_1009_p1;
wire   [0:0] or_ln794_2_fu_1022_p2;
wire   [0:0] xor_ln794_4_fu_1026_p2;
wire   [0:0] xor_ln795_2_fu_1037_p2;
wire   [0:0] or_ln795_2_fu_1042_p2;
wire   [0:0] and_ln794_2_fu_1031_p2;
wire   [0:0] and_ln795_4_fu_1047_p2;
wire   [0:0] or_ln384_2_fu_1060_p2;
wire   [63:0] select_ln384_4_fu_1052_p3;
wire   [0:0] or_ln794_5_fu_1073_p2;
wire   [0:0] xor_ln794_7_fu_1077_p2;
wire   [0:0] xor_ln795_3_fu_1088_p2;
wire   [0:0] or_ln795_3_fu_1093_p2;
wire   [0:0] and_ln794_3_fu_1082_p2;
wire   [0:0] and_ln795_5_fu_1098_p2;
wire   [0:0] or_ln384_3_fu_1111_p2;
wire   [63:0] select_ln384_6_fu_1103_p3;
wire  signed [63:0] select_ln384_5_fu_1066_p3;
wire  signed [80:0] sext_ln712_5_fu_1124_p1;
wire   [80:0] add_ln1245_2_fu_1128_p2;
wire  signed [63:0] select_ln384_7_fu_1117_p3;
wire  signed [80:0] sext_ln1245_1_fu_1168_p1;
wire  signed [80:0] sext_ln712_6_fu_1164_p1;
wire   [80:0] add_ln1245_3_fu_1171_p2;
wire   [0:0] icmp_ln777_2_fu_1208_p2;
wire   [0:0] or_ln794_6_fu_1213_p2;
wire   [0:0] xor_ln794_8_fu_1218_p2;
wire   [0:0] icmp_ln795_4_fu_1234_p2;
wire   [0:0] xor_ln795_4_fu_1229_p2;
wire   [0:0] or_ln795_4_fu_1239_p2;
wire   [0:0] and_ln794_4_fu_1223_p2;
wire   [0:0] and_ln795_6_fu_1245_p2;
wire   [0:0] or_ln384_4_fu_1258_p2;
wire   [63:0] select_ln384_8_fu_1250_p3;
wire   [0:0] icmp_ln777_5_fu_1271_p2;
wire   [0:0] or_ln794_7_fu_1276_p2;
wire   [0:0] xor_ln794_9_fu_1281_p2;
wire   [0:0] icmp_ln795_5_fu_1297_p2;
wire   [0:0] xor_ln795_5_fu_1292_p2;
wire   [0:0] or_ln795_5_fu_1302_p2;
wire   [0:0] and_ln794_5_fu_1286_p2;
wire   [0:0] and_ln795_7_fu_1308_p2;
wire   [0:0] or_ln384_5_fu_1321_p2;
wire   [63:0] select_ln384_10_fu_1313_p3;
wire   [15:0] trunc_ln737_fu_1334_p1;
wire   [47:0] lhs_fu_1337_p3;
wire  signed [64:0] sext_ln1246_3_fu_1345_p1;
wire  signed [64:0] sext_ln712_7_fu_1349_p1;
wire   [0:0] p_Result_4_fu_1370_p3;
wire   [0:0] overflow_fu_1384_p2;
wire   [0:0] xor_ln340_fu_1390_p2;
wire   [63:0] select_ln384_12_fu_1396_p3;
wire   [63:0] p_Val2_1_fu_1366_p1;
wire   [15:0] tmp_13_fu_1412_p4;
wire   [47:0] lhs_2_fu_1421_p3;
wire  signed [64:0] sext_ln1246_4_fu_1429_p1;
wire  signed [64:0] sext_ln712_8_fu_1433_p1;
wire   [0:0] p_Result_6_fu_1454_p3;
wire   [0:0] overflow_1_fu_1468_p2;
wire   [0:0] xor_ln340_1_fu_1474_p2;
wire   [63:0] select_ln384_13_fu_1480_p3;
wire   [63:0] p_Val2_3_fu_1450_p1;
wire   [30:0] trunc_ln727_fu_1496_p1;
wire   [30:0] trunc_ln727_1_fu_1506_p1;
wire   [0:0] p_Result_7_fu_1524_p3;
wire   [62:0] trunc_ln755_fu_1520_p1;
wire  signed [63:0] grp_fu_1546_p0;
wire  signed [15:0] grp_fu_1546_p1;
wire  signed [63:0] grp_fu_1551_p0;
wire  signed [15:0] grp_fu_1551_p1;
wire  signed [63:0] grp_fu_1556_p0;
wire  signed [15:0] grp_fu_1556_p1;
wire  signed [63:0] grp_fu_1561_p0;
wire  signed [15:0] grp_fu_1561_p1;
wire  signed [63:0] grp_fu_1566_p0;
wire  signed [15:0] grp_fu_1566_p1;
wire  signed [63:0] grp_fu_1571_p0;
wire  signed [15:0] grp_fu_1571_p1;
wire  signed [63:0] grp_fu_1576_p0;
wire  signed [15:0] grp_fu_1576_p1;
wire  signed [63:0] grp_fu_1581_p0;
wire  signed [15:0] grp_fu_1581_p1;
wire   [0:0] or_ln406_fu_1609_p2;
wire   [0:0] p_Result_8_fu_1595_p3;
wire   [0:0] and_ln406_fu_1613_p2;
wire   [15:0] p_Val2_5_fu_1586_p4;
wire   [15:0] zext_ln415_fu_1619_p1;
wire   [15:0] p_Val2_6_fu_1623_p2;
wire   [0:0] p_Result_10_fu_1629_p3;
wire   [0:0] p_Result_9_fu_1602_p3;
wire   [0:0] xor_ln416_fu_1637_p2;
wire   [15:0] p_Result_s_18_fu_1649_p4;
wire   [16:0] p_Result_1_fu_1664_p4;
wire   [0:0] carry_1_fu_1643_p2;
wire   [0:0] Range1_all_ones_fu_1673_p2;
wire   [0:0] Range1_all_zeros_fu_1679_p2;
wire   [0:0] tmp_42_fu_1693_p3;
wire   [0:0] Range2_all_ones_fu_1658_p2;
wire   [0:0] xor_ln789_fu_1700_p2;
wire   [0:0] and_ln789_fu_1706_p2;
wire   [0:0] deleted_zeros_fu_1685_p3;
wire   [0:0] xor_ln794_5_fu_1726_p2;
wire   [0:0] or_ln794_3_fu_1732_p2;
wire   [0:0] deleted_ones_fu_1712_p3;
wire   [0:0] and_ln790_fu_1720_p2;
wire   [0:0] and_ln795_fu_1743_p2;
wire   [0:0] or_ln795_10_fu_1749_p2;
wire   [0:0] xor_ln795_12_fu_1755_p2;
wire   [0:0] overflow_3_fu_1738_p2;
wire   [0:0] underflow_fu_1761_p2;
wire   [0:0] or_ln384_6_fu_1774_p2;
wire   [15:0] select_ln384_14_fu_1766_p3;
wire   [0:0] or_ln406_1_fu_1811_p2;
wire   [0:0] p_Result_11_fu_1797_p3;
wire   [0:0] and_ln406_1_fu_1815_p2;
wire   [15:0] p_Val2_8_fu_1788_p4;
wire   [15:0] zext_ln415_1_fu_1821_p1;
wire   [15:0] p_Val2_9_fu_1825_p2;
wire   [0:0] p_Result_13_fu_1831_p3;
wire   [0:0] p_Result_12_fu_1804_p3;
wire   [0:0] xor_ln416_1_fu_1839_p2;
wire   [15:0] p_Result_2_fu_1851_p4;
wire   [16:0] p_Result_3_fu_1866_p4;
wire   [0:0] carry_3_fu_1845_p2;
wire   [0:0] Range1_all_ones_3_fu_1875_p2;
wire   [0:0] Range1_all_zeros_1_fu_1881_p2;
wire   [0:0] tmp_46_fu_1895_p3;
wire   [0:0] Range2_all_ones_1_fu_1860_p2;
wire   [0:0] xor_ln789_1_fu_1902_p2;
wire   [0:0] and_ln789_1_fu_1908_p2;
wire   [0:0] deleted_zeros_1_fu_1887_p3;
wire   [0:0] xor_ln794_6_fu_1928_p2;
wire   [0:0] or_ln794_4_fu_1934_p2;
wire   [0:0] deleted_ones_3_fu_1914_p3;
wire   [0:0] and_ln790_1_fu_1922_p2;
wire   [0:0] and_ln795_2_fu_1945_p2;
wire   [0:0] or_ln795_11_fu_1951_p2;
wire   [0:0] xor_ln795_13_fu_1957_p2;
wire   [0:0] overflow_4_fu_1940_p2;
wire   [0:0] underflow_1_fu_1963_p2;
wire   [0:0] or_ln384_7_fu_1976_p2;
wire   [15:0] select_ln384_16_fu_1968_p3;
wire   [15:0] output_tmp_data_M_imag_V_fu_1982_p3;
wire   [15:0] output_tmp_data_M_real_V_fu_1780_p3;
wire   [62:0] grp_fu_2005_p0;
wire   [31:0] grp_fu_2005_p1;
wire  signed [80:0] sext_ln712_10_fu_2014_p1;
wire  signed [80:0] sext_ln712_9_fu_2011_p1;
wire  signed [80:0] sext_ln712_14_fu_2030_p1;
wire  signed [80:0] sext_ln712_13_fu_2027_p1;
wire   [94:0] grp_fu_2049_p0;
wire   [94:0] grp_fu_2058_p0;
wire   [94:0] grp_fu_2067_p0;
wire   [94:0] grp_fu_2076_p0;
wire   [127:0] shl_ln_fu_2082_p3;
wire  signed [174:0] grp_fu_2093_p0;
wire   [127:0] shl_ln737_1_fu_2098_p3;
wire  signed [174:0] grp_fu_2109_p0;
wire   [127:0] shl_ln737_2_fu_2114_p3;
wire  signed [174:0] grp_fu_2125_p0;
wire   [127:0] shl_ln737_3_fu_2130_p3;
wire  signed [174:0] grp_fu_2141_p0;
wire   [174:0] grp_fu_2093_p2;
wire   [46:0] tmp_8_fu_2172_p4;
wire   [174:0] grp_fu_2109_p2;
wire   [46:0] tmp_9_fu_2220_p4;
wire   [174:0] grp_fu_2125_p2;
wire   [46:0] tmp_s_fu_2268_p4;
wire   [174:0] grp_fu_2141_p2;
wire   [46:0] tmp_10_fu_2316_p4;
wire   [0:0] or_ln794_8_fu_2338_p2;
wire   [0:0] xor_ln794_10_fu_2342_p2;
wire   [0:0] xor_ln795_6_fu_2353_p2;
wire   [0:0] or_ln795_6_fu_2358_p2;
wire   [0:0] and_ln795_8_fu_2363_p2;
wire   [0:0] and_ln794_8_fu_2347_p2;
wire   [0:0] xor_ln340_2_fu_2374_p2;
wire   [0:0] or_ln340_fu_2368_p2;
wire   [0:0] or_ln340_4_fu_2380_p2;
wire   [63:0] select_ln340_3_fu_2386_p3;
wire   [63:0] select_ln388_fu_2393_p3;
wire   [0:0] or_ln794_9_fu_2408_p2;
wire   [0:0] xor_ln794_11_fu_2412_p2;
wire   [0:0] xor_ln795_7_fu_2423_p2;
wire   [0:0] or_ln795_7_fu_2428_p2;
wire   [0:0] and_ln795_9_fu_2433_p2;
wire   [0:0] and_ln794_9_fu_2417_p2;
wire   [0:0] xor_ln340_3_fu_2450_p2;
wire   [0:0] or_ln340_1_fu_2438_p2;
wire   [0:0] or_ln340_5_fu_2456_p2;
wire   [63:0] select_ln340_4_fu_2462_p3;
wire   [63:0] select_ln388_1_fu_2469_p3;
wire   [0:0] or_ln794_10_fu_2484_p2;
wire   [0:0] xor_ln794_12_fu_2488_p2;
wire   [0:0] xor_ln795_8_fu_2499_p2;
wire   [0:0] or_ln795_8_fu_2504_p2;
wire   [0:0] and_ln795_10_fu_2509_p2;
wire   [0:0] and_ln794_10_fu_2493_p2;
wire   [0:0] xor_ln340_4_fu_2526_p2;
wire   [0:0] or_ln340_2_fu_2514_p2;
wire   [0:0] or_ln340_6_fu_2532_p2;
wire   [63:0] select_ln340_5_fu_2538_p3;
wire   [63:0] select_ln388_2_fu_2545_p3;
wire   [0:0] or_ln794_11_fu_2560_p2;
wire   [0:0] xor_ln794_13_fu_2564_p2;
wire   [0:0] xor_ln795_9_fu_2575_p2;
wire   [0:0] or_ln795_9_fu_2580_p2;
wire   [0:0] and_ln795_11_fu_2585_p2;
wire   [0:0] and_ln794_11_fu_2569_p2;
wire   [0:0] xor_ln340_5_fu_2602_p2;
wire   [0:0] or_ln340_3_fu_2590_p2;
wire   [0:0] or_ln340_7_fu_2608_p2;
wire   [63:0] select_ln340_6_fu_2614_p3;
wire   [63:0] select_ln388_3_fu_2621_p3;
wire  signed [15:0] grp_fu_2642_p0;
wire  signed [15:0] grp_fu_2642_p1;
wire  signed [15:0] grp_fu_2648_p0;
wire  signed [15:0] grp_fu_2648_p1;
wire  signed [15:0] grp_fu_2654_p0;
wire  signed [15:0] grp_fu_2654_p1;
wire  signed [15:0] grp_fu_2662_p0;
wire  signed [15:0] grp_fu_2662_p1;
reg    grp_fu_281_ce;
reg    grp_fu_307_ce;
reg    grp_fu_313_ce;
reg    grp_fu_319_ce;
reg    grp_fu_749_ce;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_CS_iter0_fsm_state8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_CS_iter0_fsm_state9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_CS_iter0_fsm_state10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_CS_iter0_fsm_state11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_CS_iter0_fsm_state12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_CS_iter0_fsm_state13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_CS_iter0_fsm_state14;
reg    grp_fu_773_ce;
reg    grp_fu_779_ce;
reg    grp_fu_793_ce;
reg    grp_fu_801_ce;
reg    grp_fu_818_ce;
reg    grp_fu_842_ce;
reg    grp_fu_848_ce;
reg    grp_fu_854_ce;
reg    grp_fu_1546_ce;
reg    grp_fu_1551_ce;
reg    grp_fu_1556_ce;
reg    grp_fu_1561_ce;
reg    grp_fu_1566_ce;
reg    grp_fu_1571_ce;
reg    grp_fu_1576_ce;
reg    grp_fu_1581_ce;
reg    grp_fu_2005_ce;
reg    grp_fu_2049_ce;
reg    grp_fu_2058_ce;
reg    grp_fu_2067_ce;
reg    grp_fu_2076_ce;
reg    grp_fu_2093_ce;
reg    grp_fu_2109_ce;
reg    grp_fu_2125_ce;
reg    grp_fu_2141_ce;
reg    grp_fu_2642_ce;
reg    grp_fu_2648_ce;
reg    grp_fu_2654_ce;
reg    grp_fu_2662_ce;
reg   [14:0] ap_NS_iter0_fsm;
reg   [15:0] ap_NS_iter1_fsm;
reg   [15:0] ap_NS_iter2_fsm;
reg   [15:0] ap_NS_iter3_fsm;
reg   [15:0] ap_NS_iter4_fsm;
reg   [8:0] ap_NS_iter5_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter0_fsm_state2_blk;
wire    ap_ST_iter0_fsm_state3_blk;
wire    ap_ST_iter0_fsm_state4_blk;
wire    ap_ST_iter0_fsm_state5_blk;
wire    ap_ST_iter0_fsm_state6_blk;
wire    ap_ST_iter0_fsm_state7_blk;
wire    ap_ST_iter0_fsm_state8_blk;
wire    ap_ST_iter0_fsm_state9_blk;
wire    ap_ST_iter0_fsm_state10_blk;
wire    ap_ST_iter0_fsm_state11_blk;
wire    ap_ST_iter0_fsm_state12_blk;
wire    ap_ST_iter0_fsm_state13_blk;
wire    ap_ST_iter0_fsm_state14_blk;
wire    ap_ST_iter0_fsm_state15_blk;
wire    ap_ST_iter1_fsm_state16_blk;
wire    ap_ST_iter1_fsm_state17_blk;
wire    ap_ST_iter1_fsm_state18_blk;
wire    ap_ST_iter1_fsm_state19_blk;
wire    ap_ST_iter1_fsm_state20_blk;
wire    ap_ST_iter1_fsm_state21_blk;
wire    ap_ST_iter1_fsm_state22_blk;
wire    ap_ST_iter1_fsm_state23_blk;
wire    ap_ST_iter1_fsm_state24_blk;
wire    ap_ST_iter1_fsm_state25_blk;
wire    ap_ST_iter1_fsm_state26_blk;
wire    ap_ST_iter1_fsm_state27_blk;
wire    ap_ST_iter1_fsm_state28_blk;
wire    ap_ST_iter1_fsm_state29_blk;
wire    ap_ST_iter1_fsm_state30_blk;
wire    ap_ST_iter2_fsm_state31_blk;
wire    ap_ST_iter2_fsm_state32_blk;
wire    ap_ST_iter2_fsm_state33_blk;
wire    ap_ST_iter2_fsm_state34_blk;
wire    ap_ST_iter2_fsm_state35_blk;
wire    ap_ST_iter2_fsm_state36_blk;
wire    ap_ST_iter2_fsm_state37_blk;
wire    ap_ST_iter2_fsm_state38_blk;
wire    ap_ST_iter2_fsm_state39_blk;
wire    ap_ST_iter2_fsm_state40_blk;
wire    ap_ST_iter2_fsm_state41_blk;
wire    ap_ST_iter2_fsm_state42_blk;
wire    ap_ST_iter2_fsm_state43_blk;
wire    ap_ST_iter2_fsm_state44_blk;
wire    ap_ST_iter2_fsm_state45_blk;
wire    ap_ST_iter3_fsm_state46_blk;
wire    ap_ST_iter3_fsm_state47_blk;
wire    ap_ST_iter3_fsm_state48_blk;
wire    ap_ST_iter3_fsm_state49_blk;
wire    ap_ST_iter3_fsm_state50_blk;
wire    ap_ST_iter3_fsm_state51_blk;
wire    ap_ST_iter3_fsm_state52_blk;
wire    ap_ST_iter3_fsm_state53_blk;
wire    ap_ST_iter3_fsm_state54_blk;
wire    ap_ST_iter3_fsm_state55_blk;
wire    ap_ST_iter3_fsm_state56_blk;
wire    ap_ST_iter3_fsm_state57_blk;
wire    ap_ST_iter3_fsm_state58_blk;
wire    ap_ST_iter3_fsm_state59_blk;
wire    ap_ST_iter3_fsm_state60_blk;
wire    ap_ST_iter4_fsm_state61_blk;
wire    ap_ST_iter4_fsm_state62_blk;
wire    ap_ST_iter4_fsm_state63_blk;
wire    ap_ST_iter4_fsm_state64_blk;
wire    ap_ST_iter4_fsm_state65_blk;
wire    ap_ST_iter4_fsm_state66_blk;
wire    ap_ST_iter4_fsm_state67_blk;
wire    ap_ST_iter4_fsm_state68_blk;
wire    ap_ST_iter4_fsm_state69_blk;
wire    ap_ST_iter4_fsm_state70_blk;
wire    ap_ST_iter4_fsm_state71_blk;
wire    ap_ST_iter4_fsm_state72_blk;
wire    ap_ST_iter4_fsm_state73_blk;
wire    ap_ST_iter4_fsm_state74_blk;
wire    ap_ST_iter4_fsm_state75_blk;
reg    ap_ST_iter5_fsm_state76_blk;
reg    ap_ST_iter5_fsm_state77_blk;
wire    ap_ST_iter5_fsm_state78_blk;
wire    ap_ST_iter5_fsm_state79_blk;
wire    ap_ST_iter5_fsm_state80_blk;
wire    ap_ST_iter5_fsm_state81_blk;
wire    ap_ST_iter5_fsm_state82_blk;
reg    ap_ST_iter5_fsm_state83_blk;
wire    regslice_both_main_in_V_data_V_U_apdone_blk;
wire   [31:0] main_in_TDATA_int_regslice;
wire    main_in_TVALID_int_regslice;
reg    main_in_TREADY_int_regslice;
wire    regslice_both_main_in_V_data_V_U_ack_in;
wire    regslice_both_main_in_V_keep_V_U_apdone_blk;
wire   [3:0] main_in_TKEEP_int_regslice;
wire    regslice_both_main_in_V_keep_V_U_vld_out;
wire    regslice_both_main_in_V_keep_V_U_ack_in;
wire    regslice_both_main_in_V_strb_V_U_apdone_blk;
wire   [3:0] main_in_TSTRB_int_regslice;
wire    regslice_both_main_in_V_strb_V_U_vld_out;
wire    regslice_both_main_in_V_strb_V_U_ack_in;
wire    regslice_both_main_in_V_last_V_U_apdone_blk;
wire   [0:0] main_in_TLAST_int_regslice;
wire    regslice_both_main_in_V_last_V_U_vld_out;
wire    regslice_both_main_in_V_last_V_U_ack_in;
wire    regslice_both_aux_in_V_data_V_U_apdone_blk;
wire   [31:0] aux_in_TDATA_int_regslice;
wire    aux_in_TVALID_int_regslice;
reg    aux_in_TREADY_int_regslice;
wire    regslice_both_aux_in_V_data_V_U_ack_in;
wire    regslice_both_aux_in_V_keep_V_U_apdone_blk;
wire   [3:0] aux_in_TKEEP_int_regslice;
wire    regslice_both_aux_in_V_keep_V_U_vld_out;
wire    regslice_both_aux_in_V_keep_V_U_ack_in;
wire    regslice_both_aux_in_V_strb_V_U_apdone_blk;
wire   [3:0] aux_in_TSTRB_int_regslice;
wire    regslice_both_aux_in_V_strb_V_U_vld_out;
wire    regslice_both_aux_in_V_strb_V_U_ack_in;
wire    regslice_both_aux_in_V_last_V_U_apdone_blk;
wire   [0:0] aux_in_TLAST_int_regslice;
wire    regslice_both_aux_in_V_last_V_U_vld_out;
wire    regslice_both_aux_in_V_last_V_U_ack_in;
wire   [31:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_V_data_V_U_vld_out;
wire    regslice_both_output_V_keep_V_U_apdone_blk;
wire    regslice_both_output_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_V_keep_V_U_vld_out;
wire    regslice_both_output_V_strb_V_U_apdone_blk;
wire    regslice_both_output_V_strb_V_U_ack_in_dummy;
wire    regslice_both_output_V_strb_V_U_vld_out;
wire    regslice_both_output_V_last_V_U_apdone_blk;
wire    regslice_both_output_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_V_last_V_U_vld_out;
wire   [94:0] grp_fu_2005_p00;
wire   [94:0] grp_fu_2005_p10;
wire   [64:0] grp_fu_749_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 lms_aux_reg_M_real_V_1 = 16'd0;
#0 lms_aux_reg_M_imag_V_1 = 16'd0;
#0 lms_weights_real_V_2 = 64'd0;
#0 lms_weights_imag_V_2 = 64'd0;
#0 lms_aux_reg_M_real_V_0 = 16'd0;
#0 lms_aux_reg_M_imag_V_0 = 16'd0;
#0 lms_weights_real_V_1 = 64'd0;
#0 lms_weights_imag_V_1 = 64'd0;
#0 lms_weights_real_V_0 = 64'd0;
#0 lms_weights_imag_V_0 = 64'd0;
#0 ap_CS_iter0_fsm = 15'd1;
#0 ap_CS_iter1_fsm = 16'd1;
#0 ap_CS_iter2_fsm = 16'd1;
#0 ap_CS_iter3_fsm = 16'd1;
#0 ap_CS_iter4_fsm = 16'd1;
#0 ap_CS_iter5_fsm = 9'd1;
end

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_281_p0),
    .din1(grp_fu_281_p1),
    .ce(grp_fu_281_ce),
    .dout(grp_fu_281_p2)
);

nlms_module_1tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_2),
    .din1(lms_aux_reg_M_imag_V_1),
    .ce(grp_fu_307_ce),
    .dout(grp_fu_307_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_2),
    .din1(grp_fu_313_p1),
    .ce(grp_fu_313_ce),
    .dout(grp_fu_313_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_319_p0),
    .din1(lms_aux_reg_M_imag_V_1),
    .ce(grp_fu_319_ce),
    .dout(grp_fu_319_p2)
);

nlms_module_1tap_udiv_65s_64ns_64_69_1 #(
    .ID( 1 ),
    .NUM_STAGE( 69 ),
    .din0_WIDTH( 65 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
udiv_65s_64ns_64_69_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(65'd18446744073709551616),
    .din1(grp_fu_749_p1),
    .ce(grp_fu_749_ce),
    .dout(grp_fu_749_p2)
);

nlms_module_1tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_sig_allocacmp_lms_weights_imag_V_1_load),
    .din1(r_V_6_reg_2803_pp0_iter3_reg),
    .ce(grp_fu_773_ce),
    .dout(grp_fu_773_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_sig_allocacmp_lms_weights_imag_V_1_load),
    .din1(r_V_4_reg_2754_pp0_iter3_reg),
    .ce(grp_fu_779_ce),
    .dout(grp_fu_779_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_793_p0),
    .din1(grp_fu_793_p1),
    .ce(grp_fu_793_ce),
    .dout(grp_fu_793_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_801_p0),
    .din1(r_V_6_reg_2803_pp0_iter3_reg),
    .ce(grp_fu_801_ce),
    .dout(grp_fu_801_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_818_p0),
    .din1(grp_fu_818_p1),
    .ce(grp_fu_818_ce),
    .dout(grp_fu_818_p2)
);

nlms_module_1tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_0),
    .din1(aux_tmp_data_M_imag_V_reg_2688_pp0_iter3_reg),
    .ce(grp_fu_842_ce),
    .dout(grp_fu_842_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_0),
    .din1(grp_fu_848_p1),
    .ce(grp_fu_848_ce),
    .dout(grp_fu_848_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_854_p0),
    .din1(aux_tmp_data_M_imag_V_reg_2688_pp0_iter3_reg),
    .ce(grp_fu_854_ce),
    .dout(grp_fu_854_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1546_p0),
    .din1(grp_fu_1546_p1),
    .ce(grp_fu_1546_ce),
    .dout(grp_fu_1546_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1551_p0),
    .din1(grp_fu_1551_p1),
    .ce(grp_fu_1551_ce),
    .dout(grp_fu_1551_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1556_p0),
    .din1(grp_fu_1556_p1),
    .ce(grp_fu_1556_ce),
    .dout(grp_fu_1556_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1561_p0),
    .din1(grp_fu_1561_p1),
    .ce(grp_fu_1561_ce),
    .dout(grp_fu_1561_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1566_p0),
    .din1(grp_fu_1566_p1),
    .ce(grp_fu_1566_ce),
    .dout(grp_fu_1566_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1571_p0),
    .din1(grp_fu_1571_p1),
    .ce(grp_fu_1571_ce),
    .dout(grp_fu_1571_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1576_p0),
    .din1(grp_fu_1576_p1),
    .ce(grp_fu_1576_ce),
    .dout(grp_fu_1576_p2)
);

nlms_module_1tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U21(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1581_p0),
    .din1(grp_fu_1581_p1),
    .ce(grp_fu_1581_ce),
    .dout(grp_fu_1581_p2)
);

nlms_module_1tap_mul_63ns_32ns_95_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 63 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 95 ))
mul_63ns_32ns_95_2_1_U22(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2005_p0),
    .din1(grp_fu_2005_p1),
    .ce(grp_fu_2005_ce),
    .dout(grp_fu_2005_p2)
);

nlms_module_1tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2049_p0),
    .din1(add_ln1245_7_reg_3329),
    .ce(grp_fu_2049_ce),
    .dout(grp_fu_2049_p2)
);

nlms_module_1tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2058_p0),
    .din1(sub_ln1246_5_reg_3334),
    .ce(grp_fu_2058_ce),
    .dout(grp_fu_2058_p2)
);

nlms_module_1tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2067_p0),
    .din1(add_ln1245_10_reg_3339),
    .ce(grp_fu_2067_ce),
    .dout(grp_fu_2067_p2)
);

nlms_module_1tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2076_p0),
    .din1(sub_ln1246_6_reg_3344),
    .ce(grp_fu_2076_ce),
    .dout(grp_fu_2076_p2)
);

nlms_module_1tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2093_p0),
    .din1(mul_ln1171_18_reg_3377),
    .ce(grp_fu_2093_ce),
    .dout(grp_fu_2093_p2)
);

nlms_module_1tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2109_p0),
    .din1(mul_ln1171_21_reg_3382),
    .ce(grp_fu_2109_ce),
    .dout(grp_fu_2109_p2)
);

nlms_module_1tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2125_p0),
    .din1(mul_ln1171_24_reg_3387),
    .ce(grp_fu_2125_ce),
    .dout(grp_fu_2125_p2)
);

nlms_module_1tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2141_p0),
    .din1(mul_ln1171_27_reg_3392),
    .ce(grp_fu_2141_ce),
    .dout(grp_fu_2141_p2)
);

nlms_module_1tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2642_p0),
    .din1(grp_fu_2642_p1),
    .ce(grp_fu_2642_ce),
    .dout(grp_fu_2642_p2)
);

nlms_module_1tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2648_p0),
    .din1(grp_fu_2648_p1),
    .ce(grp_fu_2648_ce),
    .dout(grp_fu_2648_p2)
);

nlms_module_1tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2654_p0),
    .din1(grp_fu_2654_p1),
    .din2(grp_fu_2642_p2),
    .ce(grp_fu_2654_ce),
    .dout(grp_fu_2654_p3)
);

nlms_module_1tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2662_p0),
    .din1(grp_fu_2662_p1),
    .din2(grp_fu_2648_p2),
    .ce(grp_fu_2662_ce),
    .dout(grp_fu_2662_p3)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 32 ))
regslice_both_main_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TDATA),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_data_V_U_ack_in),
    .data_out(main_in_TDATA_int_regslice),
    .vld_out(main_in_TVALID_int_regslice),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_data_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_main_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TKEEP),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_keep_V_U_ack_in),
    .data_out(main_in_TKEEP_int_regslice),
    .vld_out(regslice_both_main_in_V_keep_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_keep_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_main_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TSTRB),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_strb_V_U_ack_in),
    .data_out(main_in_TSTRB_int_regslice),
    .vld_out(regslice_both_main_in_V_strb_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_strb_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 1 ))
regslice_both_main_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TLAST),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_last_V_U_ack_in),
    .data_out(main_in_TLAST_int_regslice),
    .vld_out(regslice_both_main_in_V_last_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_last_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 32 ))
regslice_both_aux_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TDATA),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_data_V_U_ack_in),
    .data_out(aux_in_TDATA_int_regslice),
    .vld_out(aux_in_TVALID_int_regslice),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_data_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_aux_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TKEEP),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_keep_V_U_ack_in),
    .data_out(aux_in_TKEEP_int_regslice),
    .vld_out(regslice_both_aux_in_V_keep_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_keep_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_aux_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TSTRB),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_strb_V_U_ack_in),
    .data_out(aux_in_TSTRB_int_regslice),
    .vld_out(regslice_both_aux_in_V_strb_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_strb_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 1 ))
regslice_both_aux_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TLAST),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_last_V_U_ack_in),
    .data_out(aux_in_TLAST_int_regslice),
    .vld_out(regslice_both_aux_in_V_last_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_last_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 32 ))
regslice_both_output_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_V_data_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_data_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_output_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_keep_V_U_ack_in_dummy),
    .data_out(output_r_TKEEP),
    .vld_out(regslice_both_output_V_keep_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_keep_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_output_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_strb_V_U_ack_in_dummy),
    .data_out(output_r_TSTRB),
    .vld_out(regslice_both_output_V_strb_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_strb_V_U_apdone_blk)
);

nlms_module_1tap_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_s_reg_2677_pp0_iter4_reg),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_last_V_U_ack_in_dummy),
    .data_out(output_r_TLAST),
    .vld_out(regslice_both_output_V_last_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter5_fsm_state78)) begin
        add_ln1245_10_reg_3339 <= add_ln1245_10_fu_2033_p2;
        add_ln1245_7_reg_3329 <= add_ln1245_7_fu_2017_p2;
        r_V_8_reg_3324 <= grp_fu_2005_p2;
        sub_ln1246_5_reg_3334 <= sub_ln1246_5_fu_2023_p2;
        sub_ln1246_6_reg_3344 <= sub_ln1246_6_fu_2039_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
        add_ln1245_4_reg_2864 <= grp_fu_2654_p3;
        select_ln384_1_reg_2853 <= select_ln384_1_fu_721_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
        add_ln1245_6_reg_2869 <= add_ln1245_6_fu_729_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state72))) begin
        add_ln712_1_reg_3094 <= add_ln712_1_fu_972_p2;
        add_ln712_reg_3067 <= add_ln712_fu_918_p2;
        icmp_ln777_3_reg_3078 <= icmp_ln777_3_fu_940_p2;
        icmp_ln777_4_reg_3105 <= icmp_ln777_4_fu_994_p2;
        icmp_ln795_2_reg_3083 <= icmp_ln795_2_fu_946_p2;
        icmp_ln795_3_reg_3110 <= icmp_ln795_3_fu_1000_p2;
        sub_ln1246_2_reg_3115 <= sub_ln1246_2_fu_1012_p2;
        tmp_14_reg_3061 <= add_ln1245_fu_905_p2[32'd80];
        tmp_15_reg_3072 <= add_ln712_fu_918_p2[32'd63];
        tmp_16_reg_3088 <= add_ln1245_1_fu_958_p2[32'd80];
        tmp_17_reg_3099 <= add_ln712_1_fu_972_p2[32'd63];
        trunc_ln1245_4_reg_3120 <= trunc_ln1245_4_fu_1018_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state73))) begin
        add_ln712_2_reg_3131 <= add_ln712_2_fu_1141_p2;
        add_ln712_3_reg_3154 <= add_ln712_3_fu_1185_p2;
        tmp_18_reg_3125 <= add_ln1245_2_fu_1128_p2[32'd80];
        tmp_19_reg_3136 <= add_ln712_2_fu_1141_p2[32'd63];
        tmp_20_reg_3148 <= add_ln1245_3_fu_1171_p2[32'd80];
        tmp_21_reg_3159 <= add_ln712_3_fu_1185_p2[32'd63];
        tmp_6_reg_3142 <= {{add_ln1245_2_fu_1128_p2[80:64]}};
        tmp_7_reg_3165 <= {{add_ln1245_3_fu_1171_p2[80:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        aux_tmp_data_M_imag_V_reg_2688 <= {{aux_in_TDATA_int_regslice[31:16]}};
        aux_tmp_data_M_real_V_reg_2682 <= aux_tmp_data_M_real_V_fu_247_p1;
        lms_weights_imag_V_2 <= select_ln340_14_fu_467_p3;
        lms_weights_real_V_2 <= select_ln340_13_fu_391_p3;
        p_0_reg_2671 <= main_in_TDATA_int_regslice;
        p_s_reg_2677 <= main_in_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state15))) begin
        aux_tmp_data_M_imag_V_reg_2688_pp0_iter0_reg <= aux_tmp_data_M_imag_V_reg_2688;
        aux_tmp_data_M_real_V_reg_2682_pp0_iter0_reg <= aux_tmp_data_M_real_V_reg_2682;
        icmp_ln1551_reg_2875_pp0_iter0_reg <= icmp_ln1551_reg_2875;
        mu_read_reg_2884 <= mu;
        p_0_reg_2671_pp0_iter0_reg <= p_0_reg_2671;
        p_s_reg_2677_pp0_iter0_reg <= p_s_reg_2677;
        r_V_4_reg_2754_pp0_iter0_reg <= r_V_4_reg_2754;
        r_V_6_reg_2803_pp0_iter0_reg <= r_V_6_reg_2803;
        select_ln384_1_reg_2853_pp0_iter0_reg <= select_ln384_1_reg_2853;
        select_ln384_3_reg_2842_pp0_iter0_reg <= select_ln384_3_reg_2842;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state30))) begin
        aux_tmp_data_M_imag_V_reg_2688_pp0_iter1_reg <= aux_tmp_data_M_imag_V_reg_2688_pp0_iter0_reg;
        aux_tmp_data_M_real_V_reg_2682_pp0_iter1_reg <= aux_tmp_data_M_real_V_reg_2682_pp0_iter0_reg;
        icmp_ln1551_reg_2875_pp0_iter1_reg <= icmp_ln1551_reg_2875_pp0_iter0_reg;
        mu_read_reg_2884_pp0_iter1_reg <= mu_read_reg_2884;
        p_0_reg_2671_pp0_iter1_reg <= p_0_reg_2671_pp0_iter0_reg;
        p_s_reg_2677_pp0_iter1_reg <= p_s_reg_2677_pp0_iter0_reg;
        r_V_4_reg_2754_pp0_iter1_reg <= r_V_4_reg_2754_pp0_iter0_reg;
        r_V_6_reg_2803_pp0_iter1_reg <= r_V_6_reg_2803_pp0_iter0_reg;
        select_ln384_1_reg_2853_pp0_iter1_reg <= select_ln384_1_reg_2853_pp0_iter0_reg;
        select_ln384_3_reg_2842_pp0_iter1_reg <= select_ln384_3_reg_2842_pp0_iter0_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state45))) begin
        aux_tmp_data_M_imag_V_reg_2688_pp0_iter2_reg <= aux_tmp_data_M_imag_V_reg_2688_pp0_iter1_reg;
        aux_tmp_data_M_real_V_reg_2682_pp0_iter2_reg <= aux_tmp_data_M_real_V_reg_2682_pp0_iter1_reg;
        icmp_ln1551_reg_2875_pp0_iter2_reg <= icmp_ln1551_reg_2875_pp0_iter1_reg;
        mu_read_reg_2884_pp0_iter2_reg <= mu_read_reg_2884_pp0_iter1_reg;
        p_0_reg_2671_pp0_iter2_reg <= p_0_reg_2671_pp0_iter1_reg;
        p_s_reg_2677_pp0_iter2_reg <= p_s_reg_2677_pp0_iter1_reg;
        r_V_4_reg_2754_pp0_iter2_reg <= r_V_4_reg_2754_pp0_iter1_reg;
        r_V_6_reg_2803_pp0_iter2_reg <= r_V_6_reg_2803_pp0_iter1_reg;
        select_ln384_1_reg_2853_pp0_iter2_reg <= select_ln384_1_reg_2853_pp0_iter1_reg;
        select_ln384_3_reg_2842_pp0_iter2_reg <= select_ln384_3_reg_2842_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state60))) begin
        aux_tmp_data_M_imag_V_reg_2688_pp0_iter3_reg <= aux_tmp_data_M_imag_V_reg_2688_pp0_iter2_reg;
        aux_tmp_data_M_real_V_reg_2682_pp0_iter3_reg <= aux_tmp_data_M_real_V_reg_2682_pp0_iter2_reg;
        icmp_ln1551_reg_2875_pp0_iter3_reg <= icmp_ln1551_reg_2875_pp0_iter2_reg;
        mu_read_reg_2884_pp0_iter3_reg <= mu_read_reg_2884_pp0_iter2_reg;
        p_0_reg_2671_pp0_iter3_reg <= p_0_reg_2671_pp0_iter2_reg;
        p_s_reg_2677_pp0_iter3_reg <= p_s_reg_2677_pp0_iter2_reg;
        r_V_4_reg_2754_pp0_iter3_reg <= r_V_4_reg_2754_pp0_iter2_reg;
        r_V_6_reg_2803_pp0_iter3_reg <= r_V_6_reg_2803_pp0_iter2_reg;
        select_ln384_1_reg_2853_pp0_iter3_reg <= select_ln384_1_reg_2853_pp0_iter2_reg;
        select_ln384_3_reg_2842_pp0_iter3_reg <= select_ln384_3_reg_2842_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state75))) begin
        error_imag_V_reg_3228 <= error_imag_V_fu_1488_p3;
        error_real_V_reg_3202 <= error_real_V_fu_1404_p3;
        icmp_ln1551_reg_2875_pp0_iter4_reg <= icmp_ln1551_reg_2875_pp0_iter3_reg;
        lms_weights_imag_V_0_load_reg_2964_pp0_iter4_reg <= lms_weights_imag_V_0_load_reg_2964;
        lms_weights_imag_V_1_load_reg_2897_pp0_iter4_reg <= lms_weights_imag_V_1_load_reg_2897;
        lms_weights_real_V_0_load_reg_2953_pp0_iter4_reg <= lms_weights_real_V_0_load_reg_2953;
        lms_weights_real_V_1_load_reg_2917_pp0_iter4_reg <= lms_weights_real_V_1_load_reg_2917;
        mu_read_reg_2884_pp0_iter4_reg <= mu_read_reg_2884_pp0_iter3_reg;
        p_Result_5_reg_3217 <= ret_V_1_fu_1436_p2[32'd64];
        p_Result_s_reg_3191 <= ret_V_fu_1352_p2[32'd64];
        p_s_reg_2677_pp0_iter4_reg <= p_s_reg_2677_pp0_iter3_reg;
        r_1_reg_3243 <= r_1_fu_1510_p2;
        r_reg_3238 <= r_fu_1500_p2;
        ret_V_1_reg_3207 <= ret_V_1_fu_1436_p2;
        ret_V_reg_3181 <= ret_V_fu_1352_p2;
        sext_ln1169_1_reg_2889_pp0_iter4_reg <= sext_ln1169_1_reg_2889;
        sext_ln1169_2_reg_2945_pp0_iter4_reg <= sext_ln1169_2_reg_2945;
        sext_ln1171_10_reg_2979_pp0_iter4_reg <= sext_ln1171_10_reg_2979;
        sext_ln1171_6_reg_2928_pp0_iter4_reg <= sext_ln1171_6_reg_2928;
        xor_ln794_1_reg_3223 <= xor_ln794_1_fu_1462_p2;
        xor_ln794_reg_3197 <= xor_ln794_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
        icmp_ln1551_reg_2875 <= icmp_ln1551_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        icmp_ln777_1_reg_2793 <= icmp_ln777_1_fu_538_p2;
        icmp_ln795_1_reg_2798 <= icmp_ln795_1_fu_544_p2;
        lms_aux_reg_M_imag_V_0 <= aux_tmp_data_M_imag_V_reg_2688;
        lms_aux_reg_M_imag_V_1 <= lms_aux_reg_M_imag_V_0;
        r_V_6_reg_2803 <= lms_aux_reg_M_imag_V_0;
        sub_ln1171_reg_2771 <= sub_ln1171_fu_503_p2;
        sub_ln1245_reg_2776 <= sub_ln1245_fu_508_p2;
        tmp_11_reg_2781 <= sub_ln1245_fu_508_p2[32'd79];
        tmp_12_reg_2787 <= sub_ln1245_fu_508_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter5_fsm_state82)) begin
        icmp_ln777_6_reg_3435 <= icmp_ln777_6_fu_2182_p2;
        icmp_ln777_7_reg_3463 <= icmp_ln777_7_fu_2230_p2;
        icmp_ln777_8_reg_3491 <= icmp_ln777_8_fu_2278_p2;
        icmp_ln777_9_reg_3519 <= icmp_ln777_9_fu_2326_p2;
        icmp_ln795_6_reg_3440 <= icmp_ln795_6_fu_2188_p2;
        icmp_ln795_7_reg_3468 <= icmp_ln795_7_fu_2236_p2;
        icmp_ln795_8_reg_3496 <= icmp_ln795_8_fu_2284_p2;
        icmp_ln795_9_reg_3524 <= icmp_ln795_9_fu_2332_p2;
        tmp_27_reg_3417 <= grp_fu_2093_p2[32'd174];
        tmp_28_reg_3429 <= grp_fu_2093_p2[32'd127];
        tmp_29_reg_3445 <= grp_fu_2109_p2[32'd174];
        tmp_30_reg_3457 <= grp_fu_2109_p2[32'd127];
        tmp_31_reg_3473 <= grp_fu_2125_p2[32'd174];
        tmp_32_reg_3485 <= grp_fu_2125_p2[32'd127];
        tmp_33_reg_3501 <= grp_fu_2141_p2[32'd174];
        tmp_34_reg_3513 <= grp_fu_2141_p2[32'd127];
        trunc_ln4_reg_3423 <= {{grp_fu_2093_p2[127:64]}};
        trunc_ln717_1_reg_3451 <= {{grp_fu_2109_p2[127:64]}};
        trunc_ln717_2_reg_3479 <= {{grp_fu_2125_p2[127:64]}};
        trunc_ln717_3_reg_3507 <= {{grp_fu_2141_p2[127:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
        icmp_ln777_reg_2832 <= icmp_ln777_fu_607_p2;
        icmp_ln795_reg_2837 <= icmp_ln795_fu_613_p2;
        select_ln384_3_reg_2842 <= select_ln384_3_fu_666_p3;
        sub_ln1246_reg_2815 <= sub_ln1246_fu_575_p2;
        tmp_2_reg_2820 <= sub_ln1246_fu_575_p2[32'd80];
        tmp_3_reg_2826 <= sub_ln1246_fu_575_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
        lms_aux_reg_M_real_V_0 <= aux_tmp_data_M_real_V_reg_2682;
        lms_aux_reg_M_real_V_1 <= lms_aux_reg_M_real_V_0;
        mul_ln1171_1_reg_2739 <= grp_fu_307_p2;
        mul_ln1171_2_reg_2744 <= grp_fu_313_p2;
        mul_ln1171_3_reg_2749 <= grp_fu_319_p2;
        mul_ln1171_reg_2734 <= grp_fu_281_p2;
        r_V_4_reg_2754 <= lms_aux_reg_M_real_V_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b0))) begin
        lms_weights_imag_V_0 <= select_ln340_10_fu_2476_p3;
        lms_weights_imag_V_1 <= select_ln340_12_fu_2628_p3;
        lms_weights_real_V_0 <= select_ln340_9_fu_2400_p3;
        lms_weights_real_V_1 <= select_ln340_11_fu_2552_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69))) begin
        lms_weights_imag_V_0_load_reg_2964 <= lms_weights_imag_V_0;
        lms_weights_real_V_0_load_reg_2953 <= lms_weights_real_V_0;
        lms_weights_real_V_1_load_reg_2917 <= lms_weights_real_V_1;
        mul_ln1171_5_reg_2935 <= grp_fu_773_p2;
        mul_ln1171_6_reg_2940 <= grp_fu_779_p2;
        sext_ln1169_2_reg_2945 <= sext_ln1169_2_fu_807_p1;
        sext_ln1171_10_reg_2979 <= sext_ln1171_10_fu_836_p1;
        sext_ln1171_6_reg_2928 <= sext_ln1171_6_fu_798_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state68))) begin
        lms_weights_imag_V_1_load_reg_2897 <= ap_sig_allocacmp_lms_weights_imag_V_1_load;
        sext_ln1169_1_reg_2889 <= sext_ln1169_1_fu_755_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state70))) begin
        mul_ln1171_10_reg_3016 <= grp_fu_848_p2;
        mul_ln1171_11_reg_3021 <= grp_fu_854_p2;
        mul_ln1171_4_reg_2991 <= grp_fu_793_p2;
        mul_ln1171_7_reg_3001 <= grp_fu_801_p2;
        mul_ln1171_8_reg_3006 <= grp_fu_818_p2;
        mul_ln1171_9_reg_3011 <= grp_fu_842_p2;
        sub_ln1171_1_reg_2996 <= sub_ln1171_1_fu_860_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1))) begin
        mul_ln1171_16_reg_3284 <= grp_fu_1546_p2;
        mul_ln1171_17_reg_3289 <= grp_fu_1551_p2;
        mul_ln1171_19_reg_3294 <= grp_fu_1556_p2;
        mul_ln1171_20_reg_3299 <= grp_fu_1561_p2;
        mul_ln1171_22_reg_3304 <= grp_fu_1566_p2;
        mul_ln1171_23_reg_3309 <= grp_fu_1571_p2;
        mul_ln1171_25_reg_3314 <= grp_fu_1576_p2;
        mul_ln1171_26_reg_3319 <= grp_fu_1581_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter5_fsm_state80)) begin
        mul_ln1171_18_reg_3377 <= grp_fu_2049_p2;
        mul_ln1171_21_reg_3382 <= grp_fu_2058_p2;
        mul_ln1171_24_reg_3387 <= grp_fu_2067_p2;
        mul_ln1171_27_reg_3392 <= grp_fu_2076_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state74))) begin
        rhs_1_reg_3176 <= rhs_1_fu_1327_p3;
        rhs_reg_3171 <= rhs_fu_1264_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1))) begin
        select_ln340_reg_3248 <= select_ln340_fu_1532_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state71))) begin
        sub_ln1171_2_reg_3046 <= sub_ln1171_2_fu_889_p2;
        sub_ln1245_1_reg_3036 <= sub_ln1245_1_fu_881_p2;
        sub_ln1245_2_reg_3051 <= sub_ln1245_2_fu_894_p2;
        sub_ln1246_1_reg_3026 <= sub_ln1246_1_fu_871_p2;
        trunc_ln1245_2_reg_3031 <= trunc_ln1245_2_fu_877_p1;
        trunc_ln1245_3_reg_3041 <= trunc_ln1245_3_fu_885_p1;
        trunc_ln1245_5_reg_3056 <= trunc_ln1245_5_fu_898_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (icmp_ln1551_reg_2875_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_iter4_fsm_state75))) begin
        udiv_ln712_reg_3233 <= grp_fu_749_p2;
    end
end

assign ap_ST_iter0_fsm_state10_blk = 1'b0;

assign ap_ST_iter0_fsm_state11_blk = 1'b0;

assign ap_ST_iter0_fsm_state12_blk = 1'b0;

assign ap_ST_iter0_fsm_state13_blk = 1'b0;

assign ap_ST_iter0_fsm_state14_blk = 1'b0;

assign ap_ST_iter0_fsm_state15_blk = 1'b0;

always @ (*) begin
    if (((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter0_fsm_state2_blk = 1'b0;

assign ap_ST_iter0_fsm_state3_blk = 1'b0;

assign ap_ST_iter0_fsm_state4_blk = 1'b0;

assign ap_ST_iter0_fsm_state5_blk = 1'b0;

assign ap_ST_iter0_fsm_state6_blk = 1'b0;

assign ap_ST_iter0_fsm_state7_blk = 1'b0;

assign ap_ST_iter0_fsm_state8_blk = 1'b0;

assign ap_ST_iter0_fsm_state9_blk = 1'b0;

assign ap_ST_iter1_fsm_state16_blk = 1'b0;

assign ap_ST_iter1_fsm_state17_blk = 1'b0;

assign ap_ST_iter1_fsm_state18_blk = 1'b0;

assign ap_ST_iter1_fsm_state19_blk = 1'b0;

assign ap_ST_iter1_fsm_state20_blk = 1'b0;

assign ap_ST_iter1_fsm_state21_blk = 1'b0;

assign ap_ST_iter1_fsm_state22_blk = 1'b0;

assign ap_ST_iter1_fsm_state23_blk = 1'b0;

assign ap_ST_iter1_fsm_state24_blk = 1'b0;

assign ap_ST_iter1_fsm_state25_blk = 1'b0;

assign ap_ST_iter1_fsm_state26_blk = 1'b0;

assign ap_ST_iter1_fsm_state27_blk = 1'b0;

assign ap_ST_iter1_fsm_state28_blk = 1'b0;

assign ap_ST_iter1_fsm_state29_blk = 1'b0;

assign ap_ST_iter1_fsm_state30_blk = 1'b0;

assign ap_ST_iter2_fsm_state31_blk = 1'b0;

assign ap_ST_iter2_fsm_state32_blk = 1'b0;

assign ap_ST_iter2_fsm_state33_blk = 1'b0;

assign ap_ST_iter2_fsm_state34_blk = 1'b0;

assign ap_ST_iter2_fsm_state35_blk = 1'b0;

assign ap_ST_iter2_fsm_state36_blk = 1'b0;

assign ap_ST_iter2_fsm_state37_blk = 1'b0;

assign ap_ST_iter2_fsm_state38_blk = 1'b0;

assign ap_ST_iter2_fsm_state39_blk = 1'b0;

assign ap_ST_iter2_fsm_state40_blk = 1'b0;

assign ap_ST_iter2_fsm_state41_blk = 1'b0;

assign ap_ST_iter2_fsm_state42_blk = 1'b0;

assign ap_ST_iter2_fsm_state43_blk = 1'b0;

assign ap_ST_iter2_fsm_state44_blk = 1'b0;

assign ap_ST_iter2_fsm_state45_blk = 1'b0;

assign ap_ST_iter3_fsm_state46_blk = 1'b0;

assign ap_ST_iter3_fsm_state47_blk = 1'b0;

assign ap_ST_iter3_fsm_state48_blk = 1'b0;

assign ap_ST_iter3_fsm_state49_blk = 1'b0;

assign ap_ST_iter3_fsm_state50_blk = 1'b0;

assign ap_ST_iter3_fsm_state51_blk = 1'b0;

assign ap_ST_iter3_fsm_state52_blk = 1'b0;

assign ap_ST_iter3_fsm_state53_blk = 1'b0;

assign ap_ST_iter3_fsm_state54_blk = 1'b0;

assign ap_ST_iter3_fsm_state55_blk = 1'b0;

assign ap_ST_iter3_fsm_state56_blk = 1'b0;

assign ap_ST_iter3_fsm_state57_blk = 1'b0;

assign ap_ST_iter3_fsm_state58_blk = 1'b0;

assign ap_ST_iter3_fsm_state59_blk = 1'b0;

assign ap_ST_iter3_fsm_state60_blk = 1'b0;

assign ap_ST_iter4_fsm_state61_blk = 1'b0;

assign ap_ST_iter4_fsm_state62_blk = 1'b0;

assign ap_ST_iter4_fsm_state63_blk = 1'b0;

assign ap_ST_iter4_fsm_state64_blk = 1'b0;

assign ap_ST_iter4_fsm_state65_blk = 1'b0;

assign ap_ST_iter4_fsm_state66_blk = 1'b0;

assign ap_ST_iter4_fsm_state67_blk = 1'b0;

assign ap_ST_iter4_fsm_state68_blk = 1'b0;

assign ap_ST_iter4_fsm_state69_blk = 1'b0;

assign ap_ST_iter4_fsm_state70_blk = 1'b0;

assign ap_ST_iter4_fsm_state71_blk = 1'b0;

assign ap_ST_iter4_fsm_state72_blk = 1'b0;

assign ap_ST_iter4_fsm_state73_blk = 1'b0;

assign ap_ST_iter4_fsm_state74_blk = 1'b0;

assign ap_ST_iter4_fsm_state75_blk = 1'b0;

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_iter5_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_iter5_fsm_state76_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_iter5_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_iter5_fsm_state77_blk = 1'b0;
    end
end

assign ap_ST_iter5_fsm_state78_blk = 1'b0;

assign ap_ST_iter5_fsm_state79_blk = 1'b0;

assign ap_ST_iter5_fsm_state80_blk = 1'b0;

assign ap_ST_iter5_fsm_state81_blk = 1'b0;

assign ap_ST_iter5_fsm_state82_blk = 1'b0;

always @ (*) begin
    if ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_iter5_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_iter5_fsm_state83_blk = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1551_reg_2875_pp0_iter4_reg == 1'd0)) begin
        ap_phi_mux_p_Val2_4_phi_fu_228_p4 = trunc_ln56_fu_1516_p1;
    end else begin
        ap_phi_mux_p_Val2_4_phi_fu_228_p4 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter5_fsm_state83)) begin
        ap_sig_allocacmp_lms_weights_imag_V_1_load = select_ln340_12_fu_2628_p3;
    end else begin
        ap_sig_allocacmp_lms_weights_imag_V_1_load = lms_weights_imag_V_1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state1)) begin
        aux_in_TDATA_blk_n = aux_in_TVALID_int_regslice;
    end else begin
        aux_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        aux_in_TREADY_int_regslice = 1'b1;
    end else begin
        aux_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_1546_ce = 1'b1;
    end else begin
        grp_fu_1546_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_1551_ce = 1'b1;
    end else begin
        grp_fu_1551_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_1556_ce = 1'b1;
    end else begin
        grp_fu_1556_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_1561_ce = 1'b1;
    end else begin
        grp_fu_1561_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_1566_ce = 1'b1;
    end else begin
        grp_fu_1566_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_1571_ce = 1'b1;
    end else begin
        grp_fu_1571_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_1576_ce = 1'b1;
    end else begin
        grp_fu_1576_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_1581_ce = 1'b1;
    end else begin
        grp_fu_1581_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state78) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_2005_ce = 1'b1;
    end else begin
        grp_fu_2005_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state80) | (1'b1 == ap_CS_iter5_fsm_state79))) begin
        grp_fu_2049_ce = 1'b1;
    end else begin
        grp_fu_2049_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state80) | (1'b1 == ap_CS_iter5_fsm_state79))) begin
        grp_fu_2058_ce = 1'b1;
    end else begin
        grp_fu_2058_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state80) | (1'b1 == ap_CS_iter5_fsm_state79))) begin
        grp_fu_2067_ce = 1'b1;
    end else begin
        grp_fu_2067_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state80) | (1'b1 == ap_CS_iter5_fsm_state79))) begin
        grp_fu_2076_ce = 1'b1;
    end else begin
        grp_fu_2076_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state82) | (1'b1 == ap_CS_iter5_fsm_state81))) begin
        grp_fu_2093_ce = 1'b1;
    end else begin
        grp_fu_2093_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state82) | (1'b1 == ap_CS_iter5_fsm_state81))) begin
        grp_fu_2109_ce = 1'b1;
    end else begin
        grp_fu_2109_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state82) | (1'b1 == ap_CS_iter5_fsm_state81))) begin
        grp_fu_2125_ce = 1'b1;
    end else begin
        grp_fu_2125_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state82) | (1'b1 == ap_CS_iter5_fsm_state81))) begin
        grp_fu_2141_ce = 1'b1;
    end else begin
        grp_fu_2141_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_2642_ce = 1'b1;
    end else begin
        grp_fu_2642_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_2648_ce = 1'b1;
    end else begin
        grp_fu_2648_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_2654_ce = 1'b1;
    end else begin
        grp_fu_2654_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        grp_fu_2662_ce = 1'b1;
    end else begin
        grp_fu_2662_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_281_ce = 1'b1;
    end else begin
        grp_fu_281_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_307_ce = 1'b1;
    end else begin
        grp_fu_307_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_313_ce = 1'b1;
    end else begin
        grp_fu_313_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_319_ce = 1'b1;
    end else begin
        grp_fu_319_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state15)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state75)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state74)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state73)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state72)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state71)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state70)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state68)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state67)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state66)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state65)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state64)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state63)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state62)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state61)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state60)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state59)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state58)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state57)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state56)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state55)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state54)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state53)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state52)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state51)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state50)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state49)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state48)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state47)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state46)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state45)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state44)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state43)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state42)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state41)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state40)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state39)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state38)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state37)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state36)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state35)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state34)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state33)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state32)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state31)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state14)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state13)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state12)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state30)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state29)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state28)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state27)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state26)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state25)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state24)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state23)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state22)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state21)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state20)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state19)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state18)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state17)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state16)))) begin
        grp_fu_749_ce = 1'b1;
    end else begin
        grp_fu_749_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state68)))) begin
        grp_fu_773_ce = 1'b1;
    end else begin
        grp_fu_773_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state68)))) begin
        grp_fu_779_ce = 1'b1;
    end else begin
        grp_fu_779_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state70)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69)))) begin
        grp_fu_793_ce = 1'b1;
    end else begin
        grp_fu_793_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state70)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69)))) begin
        grp_fu_801_ce = 1'b1;
    end else begin
        grp_fu_801_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state70)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69)))) begin
        grp_fu_818_ce = 1'b1;
    end else begin
        grp_fu_818_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state70)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69)))) begin
        grp_fu_842_ce = 1'b1;
    end else begin
        grp_fu_842_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state70)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69)))) begin
        grp_fu_848_ce = 1'b1;
    end else begin
        grp_fu_848_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state70)) | (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69)))) begin
        grp_fu_854_ce = 1'b1;
    end else begin
        grp_fu_854_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state1)) begin
        main_in_TDATA_blk_n = main_in_TVALID_int_regslice;
    end else begin
        main_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        main_in_TREADY_int_regslice = 1'b1;
    end else begin
        main_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state77) | (1'b1 == ap_CS_iter5_fsm_state76))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end
        end
        ap_ST_iter0_fsm_state2 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end
        end
        ap_ST_iter0_fsm_state3 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end
        end
        ap_ST_iter0_fsm_state4 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end
        end
        ap_ST_iter0_fsm_state5 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end
        end
        ap_ST_iter0_fsm_state6 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end
        end
        ap_ST_iter0_fsm_state7 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end
        end
        ap_ST_iter0_fsm_state8 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state9;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end
        end
        ap_ST_iter0_fsm_state9 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state9))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state10;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state9;
            end
        end
        ap_ST_iter0_fsm_state10 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state10))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state11;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state10;
            end
        end
        ap_ST_iter0_fsm_state11 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state11))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state12;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state11;
            end
        end
        ap_ST_iter0_fsm_state12 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state12))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state13;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state12;
            end
        end
        ap_ST_iter0_fsm_state13 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state13))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state14;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state13;
            end
        end
        ap_ST_iter0_fsm_state14 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state14))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state15;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state14;
            end
        end
        ap_ST_iter0_fsm_state15 : begin
            if (~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0)))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state15;
            end
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state16 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state16))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state17;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state16;
            end
        end
        ap_ST_iter1_fsm_state17 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state17))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state18;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state17;
            end
        end
        ap_ST_iter1_fsm_state18 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state18))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state19;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state18;
            end
        end
        ap_ST_iter1_fsm_state19 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state19))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state20;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state19;
            end
        end
        ap_ST_iter1_fsm_state20 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state20))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state21;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state20;
            end
        end
        ap_ST_iter1_fsm_state21 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state21))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state22;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state21;
            end
        end
        ap_ST_iter1_fsm_state22 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state22))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state23;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state22;
            end
        end
        ap_ST_iter1_fsm_state23 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state23))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state24;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state23;
            end
        end
        ap_ST_iter1_fsm_state24 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state24))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state25;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state24;
            end
        end
        ap_ST_iter1_fsm_state25 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state25))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state26;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state25;
            end
        end
        ap_ST_iter1_fsm_state26 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state26))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state27;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state26;
            end
        end
        ap_ST_iter1_fsm_state27 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state27))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state28;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state27;
            end
        end
        ap_ST_iter1_fsm_state28 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state28))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state29;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state28;
            end
        end
        ap_ST_iter1_fsm_state29 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state29))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state30;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state29;
            end
        end
        ap_ST_iter1_fsm_state30 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state15))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state16;
            end else if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b0 == ap_CS_iter0_fsm_state15))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state30;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state15))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state16;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state31 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state31))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state32;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state31;
            end
        end
        ap_ST_iter2_fsm_state32 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state32))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state33;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state32;
            end
        end
        ap_ST_iter2_fsm_state33 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state33))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state34;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state33;
            end
        end
        ap_ST_iter2_fsm_state34 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state34))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state35;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state34;
            end
        end
        ap_ST_iter2_fsm_state35 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state35))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state36;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state35;
            end
        end
        ap_ST_iter2_fsm_state36 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state36))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state37;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state36;
            end
        end
        ap_ST_iter2_fsm_state37 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state37))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state38;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state37;
            end
        end
        ap_ST_iter2_fsm_state38 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state38))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state39;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state38;
            end
        end
        ap_ST_iter2_fsm_state39 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state39))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state40;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state39;
            end
        end
        ap_ST_iter2_fsm_state40 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state40))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state41;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state40;
            end
        end
        ap_ST_iter2_fsm_state41 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state41))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state42;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state41;
            end
        end
        ap_ST_iter2_fsm_state42 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state42))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state43;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state42;
            end
        end
        ap_ST_iter2_fsm_state43 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state43))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state44;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state43;
            end
        end
        ap_ST_iter2_fsm_state44 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state44))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state45;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state44;
            end
        end
        ap_ST_iter2_fsm_state45 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state30))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state31;
            end else if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b0 == ap_CS_iter1_fsm_state30))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state45;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state30))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state31;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state46 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state46))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state47;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state46;
            end
        end
        ap_ST_iter3_fsm_state47 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state47))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state48;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state47;
            end
        end
        ap_ST_iter3_fsm_state48 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state48))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state49;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state48;
            end
        end
        ap_ST_iter3_fsm_state49 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state49))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state50;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state49;
            end
        end
        ap_ST_iter3_fsm_state50 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state50))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state51;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state50;
            end
        end
        ap_ST_iter3_fsm_state51 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state51))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state52;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state51;
            end
        end
        ap_ST_iter3_fsm_state52 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state52))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state53;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state52;
            end
        end
        ap_ST_iter3_fsm_state53 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state53))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state54;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state53;
            end
        end
        ap_ST_iter3_fsm_state54 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state54))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state55;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state54;
            end
        end
        ap_ST_iter3_fsm_state55 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state55))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state56;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state55;
            end
        end
        ap_ST_iter3_fsm_state56 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state56))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state57;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state56;
            end
        end
        ap_ST_iter3_fsm_state57 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state57))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state58;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state57;
            end
        end
        ap_ST_iter3_fsm_state58 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state58))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state59;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state58;
            end
        end
        ap_ST_iter3_fsm_state59 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state59))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state60;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state59;
            end
        end
        ap_ST_iter3_fsm_state60 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state45))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state46;
            end else if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b0 == ap_CS_iter2_fsm_state45))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state60;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state45))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state46;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state61 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state61))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state62;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state61;
            end
        end
        ap_ST_iter4_fsm_state62 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state62))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state63;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state62;
            end
        end
        ap_ST_iter4_fsm_state63 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state63))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state64;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state63;
            end
        end
        ap_ST_iter4_fsm_state64 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state64))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state65;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state64;
            end
        end
        ap_ST_iter4_fsm_state65 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state65))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state66;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state65;
            end
        end
        ap_ST_iter4_fsm_state66 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state66))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state67;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state66;
            end
        end
        ap_ST_iter4_fsm_state67 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state67))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state68;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state67;
            end
        end
        ap_ST_iter4_fsm_state68 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state68))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state69;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state68;
            end
        end
        ap_ST_iter4_fsm_state69 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state69))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state70;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state69;
            end
        end
        ap_ST_iter4_fsm_state70 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state70))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state71;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state70;
            end
        end
        ap_ST_iter4_fsm_state71 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state71))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state72;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state71;
            end
        end
        ap_ST_iter4_fsm_state72 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state72))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state73;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state72;
            end
        end
        ap_ST_iter4_fsm_state73 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state73))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state74;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state73;
            end
        end
        ap_ST_iter4_fsm_state74 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state74))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state75;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state74;
            end
        end
        ap_ST_iter4_fsm_state75 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state60))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state61;
            end else if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b0 == ap_CS_iter3_fsm_state60))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state75;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state60))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state61;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state76 : begin
            if (((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state77;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state76;
            end
        end
        ap_ST_iter5_fsm_state77 : begin
            if (((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state78;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state77;
            end
        end
        ap_ST_iter5_fsm_state78 : begin
            ap_NS_iter5_fsm = ap_ST_iter5_fsm_state79;
        end
        ap_ST_iter5_fsm_state79 : begin
            ap_NS_iter5_fsm = ap_ST_iter5_fsm_state80;
        end
        ap_ST_iter5_fsm_state80 : begin
            ap_NS_iter5_fsm = ap_ST_iter5_fsm_state81;
        end
        ap_ST_iter5_fsm_state81 : begin
            ap_NS_iter5_fsm = ap_ST_iter5_fsm_state82;
        end
        ap_ST_iter5_fsm_state82 : begin
            ap_NS_iter5_fsm = ap_ST_iter5_fsm_state83;
        end
        ap_ST_iter5_fsm_state83 : begin
            if (((1'b1 == ap_CS_iter4_fsm_state75) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b0))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state76;
            end else if (((1'b0 == ap_CS_iter4_fsm_state75) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b0))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state83;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter5_fsm_state83) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state76) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state75))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state76;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_3_fu_1875_p2 = ((p_Result_3_fu_1866_p4 == 17'd131071) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_1673_p2 = ((p_Result_1_fu_1664_p4 == 17'd131071) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_1881_p2 = ((p_Result_3_fu_1866_p4 == 17'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1679_p2 = ((p_Result_1_fu_1664_p4 == 17'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_1860_p2 = ((p_Result_2_fu_1851_p4 == 16'd65535) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_1658_p2 = ((p_Result_s_18_fu_1649_p4 == 16'd65535) ? 1'b1 : 1'b0);

assign add_ln1245_10_fu_2033_p2 = ($signed(sext_ln712_14_fu_2030_p1) + $signed(sext_ln712_13_fu_2027_p1));

assign add_ln1245_1_fu_958_p2 = ($signed(sext_ln1245_fu_955_p1) + $signed(sext_ln712_3_fu_952_p1));

assign add_ln1245_2_fu_1128_p2 = ($signed(sub_ln1246_2_reg_3115) + $signed(sext_ln712_5_fu_1124_p1));

assign add_ln1245_3_fu_1171_p2 = ($signed(sext_ln1245_1_fu_1168_p1) + $signed(sext_ln712_6_fu_1164_p1));

assign add_ln1245_6_fu_729_p2 = ($signed(grp_fu_2662_p3) + $signed(add_ln1245_4_reg_2864));

assign add_ln1245_7_fu_2017_p2 = ($signed(sext_ln712_10_fu_2014_p1) + $signed(sext_ln712_9_fu_2011_p1));

assign add_ln1245_fu_905_p2 = ($signed(sub_ln1246_1_reg_3026) + $signed(sext_ln712_2_fu_902_p1));

assign add_ln712_1_fu_972_p2 = ($signed(trunc_ln1245_3_reg_3041) + $signed(select_ln384_3_reg_2842_pp0_iter3_reg));

assign add_ln712_2_fu_1141_p2 = ($signed(trunc_ln1245_4_reg_3120) + $signed(select_ln384_5_fu_1066_p3));

assign add_ln712_3_fu_1185_p2 = ($signed(trunc_ln1245_5_reg_3056) + $signed(select_ln384_7_fu_1117_p3));

assign add_ln712_fu_918_p2 = ($signed(trunc_ln1245_2_reg_3031) + $signed(select_ln384_1_reg_2853_pp0_iter3_reg));

assign and_ln406_1_fu_1815_p2 = (p_Result_11_fu_1797_p3 & or_ln406_1_fu_1811_p2);

assign and_ln406_fu_1613_p2 = (p_Result_8_fu_1595_p3 & or_ln406_fu_1609_p2);

assign and_ln789_1_fu_1908_p2 = (xor_ln789_1_fu_1902_p2 & Range2_all_ones_1_fu_1860_p2);

assign and_ln789_fu_1706_p2 = (xor_ln789_fu_1700_p2 & Range2_all_ones_fu_1658_p2);

assign and_ln790_1_fu_1922_p2 = (carry_3_fu_1845_p2 & Range1_all_ones_3_fu_1875_p2);

assign and_ln790_fu_1720_p2 = (carry_1_fu_1643_p2 & Range1_all_ones_fu_1673_p2);

assign and_ln794_10_fu_2493_p2 = (xor_ln794_12_fu_2488_p2 & or_ln794_10_fu_2484_p2);

assign and_ln794_11_fu_2569_p2 = (xor_ln794_13_fu_2564_p2 & or_ln794_11_fu_2560_p2);

assign and_ln794_1_fu_631_p2 = (xor_ln794_3_fu_626_p2 & or_ln794_1_fu_622_p2);

assign and_ln794_2_fu_1031_p2 = (xor_ln794_4_fu_1026_p2 & or_ln794_2_fu_1022_p2);

assign and_ln794_3_fu_1082_p2 = (xor_ln794_7_fu_1077_p2 & or_ln794_5_fu_1073_p2);

assign and_ln794_4_fu_1223_p2 = (xor_ln794_8_fu_1218_p2 & or_ln794_6_fu_1213_p2);

assign and_ln794_5_fu_1286_p2 = (xor_ln794_9_fu_1281_p2 & or_ln794_7_fu_1276_p2);

assign and_ln794_8_fu_2347_p2 = (xor_ln794_10_fu_2342_p2 & or_ln794_8_fu_2338_p2);

assign and_ln794_9_fu_2417_p2 = (xor_ln794_11_fu_2412_p2 & or_ln794_9_fu_2408_p2);

assign and_ln794_fu_686_p2 = (xor_ln794_2_fu_681_p2 & or_ln794_fu_677_p2);

assign and_ln795_10_fu_2509_p2 = (tmp_31_reg_3473 & or_ln795_8_fu_2504_p2);

assign and_ln795_11_fu_2585_p2 = (tmp_33_reg_3501 & or_ln795_9_fu_2580_p2);

assign and_ln795_12_fu_357_p2 = (xor_ln795_10_fu_351_p2 & tmp_35_fu_329_p3);

assign and_ln795_13_fu_427_p2 = (xor_ln795_11_fu_421_p2 & tmp_37_fu_399_p3);

assign and_ln795_1_fu_702_p2 = (tmp_2_reg_2820 & or_ln795_fu_697_p2);

assign and_ln795_2_fu_1945_p2 = (p_Result_13_fu_1831_p3 & deleted_ones_3_fu_1914_p3);

assign and_ln795_3_fu_647_p2 = (tmp_11_reg_2781 & or_ln795_1_fu_642_p2);

assign and_ln795_4_fu_1047_p2 = (tmp_14_reg_3061 & or_ln795_2_fu_1042_p2);

assign and_ln795_5_fu_1098_p2 = (tmp_16_reg_3088 & or_ln795_3_fu_1093_p2);

assign and_ln795_6_fu_1245_p2 = (tmp_18_reg_3125 & or_ln795_4_fu_1239_p2);

assign and_ln795_7_fu_1308_p2 = (tmp_20_reg_3148 & or_ln795_5_fu_1302_p2);

assign and_ln795_8_fu_2363_p2 = (tmp_27_reg_3417 & or_ln795_6_fu_2358_p2);

assign and_ln795_9_fu_2433_p2 = (tmp_29_reg_3445 & or_ln795_7_fu_2428_p2);

assign and_ln795_fu_1743_p2 = (p_Result_10_fu_1629_p3 & deleted_ones_fu_1712_p3);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter0_fsm_state10 = ap_CS_iter0_fsm[32'd9];

assign ap_CS_iter0_fsm_state11 = ap_CS_iter0_fsm[32'd10];

assign ap_CS_iter0_fsm_state12 = ap_CS_iter0_fsm[32'd11];

assign ap_CS_iter0_fsm_state13 = ap_CS_iter0_fsm[32'd12];

assign ap_CS_iter0_fsm_state14 = ap_CS_iter0_fsm[32'd13];

assign ap_CS_iter0_fsm_state15 = ap_CS_iter0_fsm[32'd14];

assign ap_CS_iter0_fsm_state2 = ap_CS_iter0_fsm[32'd1];

assign ap_CS_iter0_fsm_state3 = ap_CS_iter0_fsm[32'd2];

assign ap_CS_iter0_fsm_state4 = ap_CS_iter0_fsm[32'd3];

assign ap_CS_iter0_fsm_state5 = ap_CS_iter0_fsm[32'd4];

assign ap_CS_iter0_fsm_state6 = ap_CS_iter0_fsm[32'd5];

assign ap_CS_iter0_fsm_state7 = ap_CS_iter0_fsm[32'd6];

assign ap_CS_iter0_fsm_state8 = ap_CS_iter0_fsm[32'd7];

assign ap_CS_iter0_fsm_state9 = ap_CS_iter0_fsm[32'd8];

assign ap_CS_iter1_fsm_state16 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter1_fsm_state17 = ap_CS_iter1_fsm[32'd2];

assign ap_CS_iter1_fsm_state18 = ap_CS_iter1_fsm[32'd3];

assign ap_CS_iter1_fsm_state19 = ap_CS_iter1_fsm[32'd4];

assign ap_CS_iter1_fsm_state20 = ap_CS_iter1_fsm[32'd5];

assign ap_CS_iter1_fsm_state21 = ap_CS_iter1_fsm[32'd6];

assign ap_CS_iter1_fsm_state22 = ap_CS_iter1_fsm[32'd7];

assign ap_CS_iter1_fsm_state23 = ap_CS_iter1_fsm[32'd8];

assign ap_CS_iter1_fsm_state24 = ap_CS_iter1_fsm[32'd9];

assign ap_CS_iter1_fsm_state25 = ap_CS_iter1_fsm[32'd10];

assign ap_CS_iter1_fsm_state26 = ap_CS_iter1_fsm[32'd11];

assign ap_CS_iter1_fsm_state27 = ap_CS_iter1_fsm[32'd12];

assign ap_CS_iter1_fsm_state28 = ap_CS_iter1_fsm[32'd13];

assign ap_CS_iter1_fsm_state29 = ap_CS_iter1_fsm[32'd14];

assign ap_CS_iter1_fsm_state30 = ap_CS_iter1_fsm[32'd15];

assign ap_CS_iter2_fsm_state31 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter2_fsm_state32 = ap_CS_iter2_fsm[32'd2];

assign ap_CS_iter2_fsm_state33 = ap_CS_iter2_fsm[32'd3];

assign ap_CS_iter2_fsm_state34 = ap_CS_iter2_fsm[32'd4];

assign ap_CS_iter2_fsm_state35 = ap_CS_iter2_fsm[32'd5];

assign ap_CS_iter2_fsm_state36 = ap_CS_iter2_fsm[32'd6];

assign ap_CS_iter2_fsm_state37 = ap_CS_iter2_fsm[32'd7];

assign ap_CS_iter2_fsm_state38 = ap_CS_iter2_fsm[32'd8];

assign ap_CS_iter2_fsm_state39 = ap_CS_iter2_fsm[32'd9];

assign ap_CS_iter2_fsm_state40 = ap_CS_iter2_fsm[32'd10];

assign ap_CS_iter2_fsm_state41 = ap_CS_iter2_fsm[32'd11];

assign ap_CS_iter2_fsm_state42 = ap_CS_iter2_fsm[32'd12];

assign ap_CS_iter2_fsm_state43 = ap_CS_iter2_fsm[32'd13];

assign ap_CS_iter2_fsm_state44 = ap_CS_iter2_fsm[32'd14];

assign ap_CS_iter2_fsm_state45 = ap_CS_iter2_fsm[32'd15];

assign ap_CS_iter3_fsm_state46 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter3_fsm_state47 = ap_CS_iter3_fsm[32'd2];

assign ap_CS_iter3_fsm_state48 = ap_CS_iter3_fsm[32'd3];

assign ap_CS_iter3_fsm_state49 = ap_CS_iter3_fsm[32'd4];

assign ap_CS_iter3_fsm_state50 = ap_CS_iter3_fsm[32'd5];

assign ap_CS_iter3_fsm_state51 = ap_CS_iter3_fsm[32'd6];

assign ap_CS_iter3_fsm_state52 = ap_CS_iter3_fsm[32'd7];

assign ap_CS_iter3_fsm_state53 = ap_CS_iter3_fsm[32'd8];

assign ap_CS_iter3_fsm_state54 = ap_CS_iter3_fsm[32'd9];

assign ap_CS_iter3_fsm_state55 = ap_CS_iter3_fsm[32'd10];

assign ap_CS_iter3_fsm_state56 = ap_CS_iter3_fsm[32'd11];

assign ap_CS_iter3_fsm_state57 = ap_CS_iter3_fsm[32'd12];

assign ap_CS_iter3_fsm_state58 = ap_CS_iter3_fsm[32'd13];

assign ap_CS_iter3_fsm_state59 = ap_CS_iter3_fsm[32'd14];

assign ap_CS_iter3_fsm_state60 = ap_CS_iter3_fsm[32'd15];

assign ap_CS_iter4_fsm_state61 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter4_fsm_state62 = ap_CS_iter4_fsm[32'd2];

assign ap_CS_iter4_fsm_state63 = ap_CS_iter4_fsm[32'd3];

assign ap_CS_iter4_fsm_state64 = ap_CS_iter4_fsm[32'd4];

assign ap_CS_iter4_fsm_state65 = ap_CS_iter4_fsm[32'd5];

assign ap_CS_iter4_fsm_state66 = ap_CS_iter4_fsm[32'd6];

assign ap_CS_iter4_fsm_state67 = ap_CS_iter4_fsm[32'd7];

assign ap_CS_iter4_fsm_state68 = ap_CS_iter4_fsm[32'd8];

assign ap_CS_iter4_fsm_state69 = ap_CS_iter4_fsm[32'd9];

assign ap_CS_iter4_fsm_state70 = ap_CS_iter4_fsm[32'd10];

assign ap_CS_iter4_fsm_state71 = ap_CS_iter4_fsm[32'd11];

assign ap_CS_iter4_fsm_state72 = ap_CS_iter4_fsm[32'd12];

assign ap_CS_iter4_fsm_state73 = ap_CS_iter4_fsm[32'd13];

assign ap_CS_iter4_fsm_state74 = ap_CS_iter4_fsm[32'd14];

assign ap_CS_iter4_fsm_state75 = ap_CS_iter4_fsm[32'd15];

assign ap_CS_iter5_fsm_state76 = ap_CS_iter5_fsm[32'd1];

assign ap_CS_iter5_fsm_state77 = ap_CS_iter5_fsm[32'd2];

assign ap_CS_iter5_fsm_state78 = ap_CS_iter5_fsm[32'd3];

assign ap_CS_iter5_fsm_state79 = ap_CS_iter5_fsm[32'd4];

assign ap_CS_iter5_fsm_state80 = ap_CS_iter5_fsm[32'd5];

assign ap_CS_iter5_fsm_state81 = ap_CS_iter5_fsm[32'd6];

assign ap_CS_iter5_fsm_state82 = ap_CS_iter5_fsm[32'd7];

assign ap_CS_iter5_fsm_state83 = ap_CS_iter5_fsm[32'd8];

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0));
end

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage14_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state76_pp0_stage0_iter5 = (output_r_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state77_pp0_stage1_iter5 = (output_r_TREADY_int_regslice == 1'b0);
end

assign ap_block_state78_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state83_pp0_stage7_iter5 = (regslice_both_output_V_data_V_U_apdone_blk == 1'b1);
end

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign aux_in_TREADY = regslice_both_aux_in_V_data_V_U_ack_in;

assign aux_tmp_data_M_real_V_fu_247_p1 = aux_in_TDATA_int_regslice[15:0];

assign carry_1_fu_1643_p2 = (xor_ln416_fu_1637_p2 & p_Result_9_fu_1602_p3);

assign carry_3_fu_1845_p2 = (xor_ln416_1_fu_1839_p2 & p_Result_12_fu_1804_p3);

assign conv7_i205_i_fu_1543_p1 = $signed(error_imag_V_reg_3228);

assign conv7_i221_i_fu_1540_p1 = $signed(error_real_V_reg_3202);

assign deleted_ones_3_fu_1914_p3 = ((carry_3_fu_1845_p2[0:0] == 1'b1) ? and_ln789_1_fu_1908_p2 : Range1_all_ones_3_fu_1875_p2);

assign deleted_ones_fu_1712_p3 = ((carry_1_fu_1643_p2[0:0] == 1'b1) ? and_ln789_fu_1706_p2 : Range1_all_ones_fu_1673_p2);

assign deleted_zeros_1_fu_1887_p3 = ((carry_3_fu_1845_p2[0:0] == 1'b1) ? Range1_all_ones_3_fu_1875_p2 : Range1_all_zeros_1_fu_1881_p2);

assign deleted_zeros_fu_1685_p3 = ((carry_1_fu_1643_p2[0:0] == 1'b1) ? Range1_all_ones_fu_1673_p2 : Range1_all_zeros_fu_1679_p2);

assign error_imag_V_fu_1488_p3 = ((xor_ln340_1_fu_1474_p2[0:0] == 1'b1) ? select_ln384_13_fu_1480_p3 : p_Val2_3_fu_1450_p1);

assign error_real_V_fu_1404_p3 = ((xor_ln340_fu_1390_p2[0:0] == 1'b1) ? select_ln384_12_fu_1396_p3 : p_Val2_1_fu_1366_p1);

assign grp_fu_1546_p0 = conv7_i221_i_fu_1540_p1;

assign grp_fu_1546_p1 = sext_ln1169_2_reg_2945_pp0_iter4_reg;

assign grp_fu_1551_p0 = conv7_i205_i_fu_1543_p1;

assign grp_fu_1551_p1 = sext_ln1171_10_reg_2979_pp0_iter4_reg;

assign grp_fu_1556_p0 = conv7_i221_i_fu_1540_p1;

assign grp_fu_1556_p1 = sext_ln1171_10_reg_2979_pp0_iter4_reg;

assign grp_fu_1561_p0 = conv7_i205_i_fu_1543_p1;

assign grp_fu_1561_p1 = sext_ln1169_2_reg_2945_pp0_iter4_reg;

assign grp_fu_1566_p0 = conv7_i221_i_fu_1540_p1;

assign grp_fu_1566_p1 = sext_ln1169_1_reg_2889_pp0_iter4_reg;

assign grp_fu_1571_p0 = conv7_i205_i_fu_1543_p1;

assign grp_fu_1571_p1 = sext_ln1171_6_reg_2928_pp0_iter4_reg;

assign grp_fu_1576_p0 = conv7_i221_i_fu_1540_p1;

assign grp_fu_1576_p1 = sext_ln1171_6_reg_2928_pp0_iter4_reg;

assign grp_fu_1581_p0 = conv7_i205_i_fu_1543_p1;

assign grp_fu_1581_p1 = sext_ln1169_1_reg_2889_pp0_iter4_reg;

assign grp_fu_2005_p0 = grp_fu_2005_p00;

assign grp_fu_2005_p00 = select_ln340_reg_3248;

assign grp_fu_2005_p1 = grp_fu_2005_p10;

assign grp_fu_2005_p10 = mu_read_reg_2884_pp0_iter4_reg;

assign grp_fu_2049_p0 = zext_ln1171_fu_2043_p1;

assign grp_fu_2058_p0 = zext_ln1171_fu_2043_p1;

assign grp_fu_2067_p0 = zext_ln1171_fu_2043_p1;

assign grp_fu_2076_p0 = zext_ln1171_fu_2043_p1;

assign grp_fu_2093_p0 = $signed(shl_ln_fu_2082_p3);

assign grp_fu_2109_p0 = $signed(shl_ln737_1_fu_2098_p3);

assign grp_fu_2125_p0 = $signed(shl_ln737_2_fu_2114_p3);

assign grp_fu_2141_p0 = $signed(shl_ln737_3_fu_2130_p3);

assign grp_fu_2642_p0 = sext_ln1169_3_fu_325_p1;

assign grp_fu_2642_p1 = sext_ln1169_3_fu_325_p1;

assign grp_fu_2648_p0 = sext_ln1169_4_fu_496_p1;

assign grp_fu_2648_p1 = sext_ln1169_4_fu_496_p1;

assign grp_fu_2654_p0 = sext_ln1169_5_fu_499_p1;

assign grp_fu_2654_p1 = sext_ln1169_5_fu_499_p1;

assign grp_fu_2662_p0 = sext_ln1169_6_fu_565_p1;

assign grp_fu_2662_p1 = sext_ln1169_6_fu_565_p1;

assign grp_fu_281_p0 = sext_ln1171_fu_277_p1;

assign grp_fu_281_p1 = sext_ln1169_fu_269_p1;

assign grp_fu_313_p1 = sext_ln1169_fu_269_p1;

assign grp_fu_319_p0 = sext_ln1171_fu_277_p1;

assign grp_fu_749_p1 = grp_fu_749_p10;

assign grp_fu_749_p10 = innerP_V_fu_733_p3;

assign grp_fu_793_p0 = sext_ln1171_1_fu_789_p1;

assign grp_fu_793_p1 = sext_ln1169_1_reg_2889;

assign grp_fu_801_p0 = sext_ln1171_1_fu_789_p1;

assign grp_fu_818_p0 = sext_ln1171_8_fu_814_p1;

assign grp_fu_818_p1 = sext_ln1169_2_fu_807_p1;

assign grp_fu_848_p1 = sext_ln1169_2_fu_807_p1;

assign grp_fu_854_p0 = sext_ln1171_8_fu_814_p1;

assign icmp_ln1551_fu_740_p2 = ((add_ln1245_6_reg_2869 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_1_fu_538_p2 = ((tmp_1_fu_528_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_2_fu_1208_p2 = ((tmp_6_reg_3142 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_3_fu_940_p2 = ((tmp_4_fu_930_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_4_fu_994_p2 = ((tmp_5_fu_984_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_5_fu_1271_p2 = ((tmp_7_reg_3165 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_6_fu_2182_p2 = ((tmp_8_fu_2172_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_7_fu_2230_p2 = ((tmp_9_fu_2220_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_8_fu_2278_p2 = ((tmp_s_fu_2268_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_9_fu_2326_p2 = ((tmp_10_fu_2316_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_607_p2 = ((tmp_fu_597_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln795_1_fu_544_p2 = ((tmp_1_fu_528_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln795_2_fu_946_p2 = ((tmp_4_fu_930_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_3_fu_1000_p2 = ((tmp_5_fu_984_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_4_fu_1234_p2 = ((tmp_6_reg_3142 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_5_fu_1297_p2 = ((tmp_7_reg_3165 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_6_fu_2188_p2 = ((tmp_8_fu_2172_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_7_fu_2236_p2 = ((tmp_9_fu_2220_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_8_fu_2284_p2 = ((tmp_s_fu_2268_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_9_fu_2332_p2 = ((tmp_10_fu_2316_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_fu_613_p2 = ((tmp_fu_597_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign innerP_V_fu_733_p3 = {{add_ln1245_6_reg_2869}, {32'd0}};

assign lhs_2_fu_1421_p3 = {{tmp_13_fu_1412_p4}, {32'd0}};

assign lhs_fu_1337_p3 = {{trunc_ln737_fu_1334_p1}, {32'd0}};

assign main_in_TREADY = regslice_both_main_in_V_data_V_U_ack_in;

assign or_ln340_1_fu_2438_p2 = (and_ln795_9_fu_2433_p2 | and_ln794_9_fu_2417_p2);

assign or_ln340_2_fu_2514_p2 = (and_ln795_10_fu_2509_p2 | and_ln794_10_fu_2493_p2);

assign or_ln340_3_fu_2590_p2 = (and_ln795_11_fu_2585_p2 | and_ln794_11_fu_2569_p2);

assign or_ln340_4_fu_2380_p2 = (xor_ln340_2_fu_2374_p2 | and_ln794_8_fu_2347_p2);

assign or_ln340_5_fu_2456_p2 = (xor_ln340_3_fu_2450_p2 | and_ln794_9_fu_2417_p2);

assign or_ln340_6_fu_2532_p2 = (xor_ln340_4_fu_2526_p2 | and_ln794_10_fu_2493_p2);

assign or_ln340_7_fu_2608_p2 = (xor_ln340_5_fu_2602_p2 | and_ln794_11_fu_2569_p2);

assign or_ln340_8_fu_369_p2 = (xor_ln794_14_fu_345_p2 | tmp_36_fu_337_p3);

assign or_ln340_9_fu_445_p2 = (xor_ln794_15_fu_415_p2 | tmp_38_fu_407_p3);

assign or_ln340_fu_2368_p2 = (and_ln795_8_fu_2363_p2 | and_ln794_8_fu_2347_p2);

assign or_ln384_1_fu_660_p2 = (and_ln795_3_fu_647_p2 | and_ln794_1_fu_631_p2);

assign or_ln384_2_fu_1060_p2 = (and_ln795_4_fu_1047_p2 | and_ln794_2_fu_1031_p2);

assign or_ln384_3_fu_1111_p2 = (and_ln795_5_fu_1098_p2 | and_ln794_3_fu_1082_p2);

assign or_ln384_4_fu_1258_p2 = (and_ln795_6_fu_1245_p2 | and_ln794_4_fu_1223_p2);

assign or_ln384_5_fu_1321_p2 = (and_ln795_7_fu_1308_p2 | and_ln794_5_fu_1286_p2);

assign or_ln384_6_fu_1774_p2 = (underflow_fu_1761_p2 | overflow_3_fu_1738_p2);

assign or_ln384_7_fu_1976_p2 = (underflow_1_fu_1963_p2 | overflow_4_fu_1940_p2);

assign or_ln384_fu_715_p2 = (and_ln795_1_fu_702_p2 | and_ln794_fu_686_p2);

assign or_ln406_1_fu_1811_p2 = (r_1_reg_3243 | p_Result_5_reg_3217);

assign or_ln406_fu_1609_p2 = (r_reg_3238 | p_Result_s_reg_3191);

assign or_ln794_10_fu_2484_p2 = (tmp_32_reg_3485 | icmp_ln777_8_reg_3491);

assign or_ln794_11_fu_2560_p2 = (tmp_34_reg_3513 | icmp_ln777_9_reg_3519);

assign or_ln794_1_fu_622_p2 = (tmp_12_reg_2787 | icmp_ln777_1_reg_2793);

assign or_ln794_2_fu_1022_p2 = (tmp_15_reg_3072 | icmp_ln777_3_reg_3078);

assign or_ln794_3_fu_1732_p2 = (xor_ln794_5_fu_1726_p2 | p_Result_10_fu_1629_p3);

assign or_ln794_4_fu_1934_p2 = (xor_ln794_6_fu_1928_p2 | p_Result_13_fu_1831_p3);

assign or_ln794_5_fu_1073_p2 = (tmp_17_reg_3099 | icmp_ln777_4_reg_3105);

assign or_ln794_6_fu_1213_p2 = (tmp_19_reg_3136 | icmp_ln777_2_fu_1208_p2);

assign or_ln794_7_fu_1276_p2 = (tmp_21_reg_3159 | icmp_ln777_5_fu_1271_p2);

assign or_ln794_8_fu_2338_p2 = (tmp_28_reg_3429 | icmp_ln777_6_reg_3435);

assign or_ln794_9_fu_2408_p2 = (tmp_30_reg_3457 | icmp_ln777_7_reg_3463);

assign or_ln794_fu_677_p2 = (tmp_3_reg_2826 | icmp_ln777_reg_2832);

assign or_ln795_10_fu_1749_p2 = (and_ln795_fu_1743_p2 | and_ln790_fu_1720_p2);

assign or_ln795_11_fu_1951_p2 = (and_ln795_2_fu_1945_p2 | and_ln790_1_fu_1922_p2);

assign or_ln795_1_fu_642_p2 = (xor_ln795_1_fu_637_p2 | icmp_ln795_1_reg_2798);

assign or_ln795_2_fu_1042_p2 = (xor_ln795_2_fu_1037_p2 | icmp_ln795_2_reg_3083);

assign or_ln795_3_fu_1093_p2 = (xor_ln795_3_fu_1088_p2 | icmp_ln795_3_reg_3110);

assign or_ln795_4_fu_1239_p2 = (xor_ln795_4_fu_1229_p2 | icmp_ln795_4_fu_1234_p2);

assign or_ln795_5_fu_1302_p2 = (xor_ln795_5_fu_1292_p2 | icmp_ln795_5_fu_1297_p2);

assign or_ln795_6_fu_2358_p2 = (xor_ln795_6_fu_2353_p2 | icmp_ln795_6_reg_3440);

assign or_ln795_7_fu_2428_p2 = (xor_ln795_7_fu_2423_p2 | icmp_ln795_7_reg_3468);

assign or_ln795_8_fu_2504_p2 = (xor_ln795_8_fu_2499_p2 | icmp_ln795_8_reg_3496);

assign or_ln795_9_fu_2580_p2 = (xor_ln795_9_fu_2575_p2 | icmp_ln795_9_reg_3524);

assign or_ln795_fu_697_p2 = (xor_ln795_fu_692_p2 | icmp_ln795_reg_2837);

assign output_r_TDATA_int_regslice = {{output_tmp_data_M_imag_V_fu_1982_p3}, {output_tmp_data_M_real_V_fu_1780_p3}};

assign output_r_TVALID = regslice_both_output_V_data_V_U_vld_out;

assign output_tmp_data_M_imag_V_fu_1982_p3 = ((or_ln384_7_fu_1976_p2[0:0] == 1'b1) ? select_ln384_16_fu_1968_p3 : p_Val2_9_fu_1825_p2);

assign output_tmp_data_M_real_V_fu_1780_p3 = ((or_ln384_6_fu_1774_p2[0:0] == 1'b1) ? select_ln384_14_fu_1766_p3 : p_Val2_6_fu_1623_p2);

assign overflow_1_fu_1468_p2 = (xor_ln794_1_fu_1462_p2 & p_Result_6_fu_1454_p3);

assign overflow_3_fu_1738_p2 = (xor_ln794_reg_3197 & or_ln794_3_fu_1732_p2);

assign overflow_4_fu_1940_p2 = (xor_ln794_1_reg_3223 & or_ln794_4_fu_1934_p2);

assign overflow_fu_1384_p2 = (xor_ln794_fu_1378_p2 & p_Result_4_fu_1370_p3);

assign p_Result_10_fu_1629_p3 = p_Val2_6_fu_1623_p2[32'd15];

assign p_Result_11_fu_1797_p3 = ret_V_1_reg_3207[32'd31];

assign p_Result_12_fu_1804_p3 = ret_V_1_reg_3207[32'd47];

assign p_Result_13_fu_1831_p3 = p_Val2_9_fu_1825_p2[32'd15];

assign p_Result_1_fu_1664_p4 = {{ret_V_reg_3181[64:48]}};

assign p_Result_2_fu_1851_p4 = {{ret_V_1_reg_3207[64:49]}};

assign p_Result_3_fu_1866_p4 = {{ret_V_1_reg_3207[64:48]}};

assign p_Result_4_fu_1370_p3 = ret_V_fu_1352_p2[32'd63];

assign p_Result_5_fu_1442_p3 = ret_V_1_fu_1436_p2[32'd64];

assign p_Result_6_fu_1454_p3 = ret_V_1_fu_1436_p2[32'd63];

assign p_Result_7_fu_1524_p3 = ap_phi_mux_p_Val2_4_phi_fu_228_p4[32'd63];

assign p_Result_8_fu_1595_p3 = ret_V_reg_3181[32'd31];

assign p_Result_9_fu_1602_p3 = ret_V_reg_3181[32'd47];

assign p_Result_s_18_fu_1649_p4 = {{ret_V_reg_3181[64:49]}};

assign p_Result_s_fu_1358_p3 = ret_V_fu_1352_p2[32'd64];

assign p_Val2_1_fu_1366_p1 = ret_V_fu_1352_p2[63:0];

assign p_Val2_3_fu_1450_p1 = ret_V_1_fu_1436_p2[63:0];

assign p_Val2_5_fu_1586_p4 = {{ret_V_reg_3181[47:32]}};

assign p_Val2_6_fu_1623_p2 = (p_Val2_5_fu_1586_p4 + zext_ln415_fu_1619_p1);

assign p_Val2_8_fu_1788_p4 = {{ret_V_1_reg_3207[47:32]}};

assign p_Val2_9_fu_1825_p2 = (p_Val2_8_fu_1788_p4 + zext_ln415_1_fu_1821_p1);

assign r_1_fu_1510_p2 = ((trunc_ln727_1_fu_1506_p1 != 31'd0) ? 1'b1 : 1'b0);

assign r_fu_1500_p2 = ((trunc_ln727_fu_1496_p1 != 31'd0) ? 1'b1 : 1'b0);

assign ret_V_1_fu_1436_p2 = ($signed(sext_ln1246_4_fu_1429_p1) - $signed(sext_ln712_8_fu_1433_p1));

assign ret_V_fu_1352_p2 = ($signed(sext_ln1246_3_fu_1345_p1) - $signed(sext_ln712_7_fu_1349_p1));

assign rhs_1_fu_1327_p3 = ((or_ln384_5_fu_1321_p2[0:0] == 1'b1) ? select_ln384_10_fu_1313_p3 : add_ln712_3_reg_3154);

assign rhs_fu_1264_p3 = ((or_ln384_4_fu_1258_p2[0:0] == 1'b1) ? select_ln384_8_fu_1250_p3 : add_ln712_2_reg_3131);

assign select_ln340_10_fu_2476_p3 = ((or_ln340_5_fu_2456_p2[0:0] == 1'b1) ? select_ln340_4_fu_2462_p3 : select_ln388_1_fu_2469_p3);

assign select_ln340_11_fu_2552_p3 = ((or_ln340_6_fu_2532_p2[0:0] == 1'b1) ? select_ln340_5_fu_2538_p3 : select_ln388_2_fu_2545_p3);

assign select_ln340_12_fu_2628_p3 = ((or_ln340_7_fu_2608_p2[0:0] == 1'b1) ? select_ln340_6_fu_2614_p3 : select_ln388_3_fu_2621_p3);

assign select_ln340_13_fu_391_p3 = ((or_ln340_8_fu_369_p2[0:0] == 1'b1) ? select_ln340_7_fu_375_p3 : select_ln388_4_fu_383_p3);

assign select_ln340_14_fu_467_p3 = ((or_ln340_9_fu_445_p2[0:0] == 1'b1) ? select_ln340_8_fu_451_p3 : select_ln388_5_fu_459_p3);

assign select_ln340_3_fu_2386_p3 = ((or_ln340_fu_2368_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln4_reg_3423);

assign select_ln340_4_fu_2462_p3 = ((or_ln340_1_fu_2438_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_1_reg_3451);

assign select_ln340_5_fu_2538_p3 = ((or_ln340_2_fu_2514_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_2_reg_3479);

assign select_ln340_6_fu_2614_p3 = ((or_ln340_3_fu_2590_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_3_reg_3507);

assign select_ln340_7_fu_375_p2 = lms_weights_real_V_2;

assign select_ln340_7_fu_375_p3 = ((xor_ln340_6_fu_363_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : select_ln340_7_fu_375_p2);

assign select_ln340_8_fu_451_p2 = lms_weights_imag_V_2;

assign select_ln340_8_fu_451_p3 = ((xor_ln340_7_fu_433_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : select_ln340_8_fu_451_p2);

assign select_ln340_9_fu_2400_p3 = ((or_ln340_4_fu_2380_p2[0:0] == 1'b1) ? select_ln340_3_fu_2386_p3 : select_ln388_fu_2393_p3);

assign select_ln340_fu_1532_p3 = ((p_Result_7_fu_1524_p3[0:0] == 1'b1) ? 63'd9223372036854775807 : trunc_ln755_fu_1520_p1);

assign select_ln384_10_fu_1313_p3 = ((and_ln794_5_fu_1286_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_12_fu_1396_p3 = ((overflow_fu_1384_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_13_fu_1480_p3 = ((overflow_1_fu_1468_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_14_fu_1766_p3 = ((overflow_3_fu_1738_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln384_16_fu_1968_p3 = ((overflow_4_fu_1940_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln384_1_fu_721_p3 = ((or_ln384_fu_715_p2[0:0] == 1'b1) ? select_ln384_fu_707_p3 : trunc_ln1245_fu_674_p1);

assign select_ln384_2_fu_652_p3 = ((and_ln794_1_fu_631_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_3_fu_666_p3 = ((or_ln384_1_fu_660_p2[0:0] == 1'b1) ? select_ln384_2_fu_652_p3 : trunc_ln1245_1_fu_619_p1);

assign select_ln384_4_fu_1052_p3 = ((and_ln794_2_fu_1031_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_5_fu_1066_p3 = ((or_ln384_2_fu_1060_p2[0:0] == 1'b1) ? select_ln384_4_fu_1052_p3 : add_ln712_reg_3067);

assign select_ln384_6_fu_1103_p3 = ((and_ln794_3_fu_1082_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_7_fu_1117_p3 = ((or_ln384_3_fu_1111_p2[0:0] == 1'b1) ? select_ln384_6_fu_1103_p3 : add_ln712_1_reg_3094);

assign select_ln384_8_fu_1250_p3 = ((and_ln794_4_fu_1223_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_fu_707_p3 = ((and_ln794_fu_686_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln388_1_fu_2469_p3 = ((and_ln795_9_fu_2433_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_1_reg_3451);

assign select_ln388_2_fu_2545_p3 = ((and_ln795_10_fu_2509_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_2_reg_3479);

assign select_ln388_3_fu_2621_p3 = ((and_ln795_11_fu_2585_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_3_reg_3507);

assign select_ln388_4_fu_383_p2 = lms_weights_real_V_2;

assign select_ln388_4_fu_383_p3 = ((and_ln795_12_fu_357_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : select_ln388_4_fu_383_p2);

assign select_ln388_5_fu_459_p2 = lms_weights_imag_V_2;

assign select_ln388_5_fu_459_p3 = ((and_ln795_13_fu_427_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : select_ln388_5_fu_459_p2);

assign select_ln388_fu_2393_p3 = ((and_ln795_8_fu_2363_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln4_reg_3423);

assign sext_ln1169_1_fu_755_p1 = r_V_4_reg_2754_pp0_iter3_reg;

assign sext_ln1169_2_fu_807_p1 = aux_tmp_data_M_real_V_reg_2682_pp0_iter3_reg;

assign sext_ln1169_3_fu_325_p1 = aux_tmp_data_M_real_V_fu_247_p1;

assign sext_ln1169_4_fu_496_p1 = aux_tmp_data_M_imag_V_reg_2688;

assign sext_ln1169_5_fu_499_p0 = lms_aux_reg_M_real_V_0;

assign sext_ln1169_5_fu_499_p1 = sext_ln1169_5_fu_499_p0;

assign sext_ln1169_6_fu_565_p0 = lms_aux_reg_M_imag_V_0;

assign sext_ln1169_6_fu_565_p1 = sext_ln1169_6_fu_565_p0;

assign sext_ln1169_fu_269_p0 = lms_aux_reg_M_real_V_1;

assign sext_ln1169_fu_269_p1 = sext_ln1169_fu_269_p0;

assign sext_ln1171_10_fu_836_p1 = aux_tmp_data_M_imag_V_reg_2688_pp0_iter3_reg;

assign sext_ln1171_1_fu_789_p0 = lms_weights_real_V_1;

assign sext_ln1171_1_fu_789_p1 = sext_ln1171_1_fu_789_p0;

assign sext_ln1171_6_fu_798_p1 = r_V_6_reg_2803_pp0_iter3_reg;

assign sext_ln1171_8_fu_814_p0 = lms_weights_real_V_0;

assign sext_ln1171_8_fu_814_p1 = sext_ln1171_8_fu_814_p0;

assign sext_ln1171_fu_277_p0 = lms_weights_real_V_2;

assign sext_ln1171_fu_277_p1 = sext_ln1171_fu_277_p0;

assign sext_ln1245_1_fu_1168_p1 = sub_ln1245_2_reg_3051;

assign sext_ln1245_fu_955_p1 = sub_ln1245_1_reg_3036;

assign sext_ln1246_1_fu_868_p1 = $signed(sub_ln1171_1_reg_2996);

assign sext_ln1246_2_fu_1009_p1 = $signed(sub_ln1171_2_reg_3046);

assign sext_ln1246_3_fu_1345_p1 = $signed(lhs_fu_1337_p3);

assign sext_ln1246_4_fu_1429_p1 = $signed(lhs_2_fu_1421_p3);

assign sext_ln1246_fu_572_p1 = $signed(sub_ln1171_reg_2771);

assign sext_ln712_10_fu_2014_p1 = $signed(mul_ln1171_17_reg_3289);

assign sext_ln712_13_fu_2027_p1 = $signed(mul_ln1171_22_reg_3304);

assign sext_ln712_14_fu_2030_p1 = $signed(mul_ln1171_23_reg_3309);

assign sext_ln712_1_fu_865_p1 = $signed(mul_ln1171_4_reg_2991);

assign sext_ln712_2_fu_902_p1 = select_ln384_1_reg_2853_pp0_iter3_reg;

assign sext_ln712_3_fu_952_p1 = select_ln384_3_reg_2842_pp0_iter3_reg;

assign sext_ln712_4_fu_1006_p1 = $signed(mul_ln1171_8_reg_3006);

assign sext_ln712_5_fu_1124_p1 = select_ln384_5_fu_1066_p3;

assign sext_ln712_6_fu_1164_p1 = select_ln384_7_fu_1117_p3;

assign sext_ln712_7_fu_1349_p1 = $signed(rhs_reg_3171);

assign sext_ln712_8_fu_1433_p1 = $signed(rhs_1_reg_3176);

assign sext_ln712_9_fu_2011_p1 = $signed(mul_ln1171_16_reg_3284);

assign sext_ln712_fu_569_p1 = $signed(mul_ln1171_reg_2734);

assign shl_ln737_1_fu_2098_p3 = {{lms_weights_imag_V_0_load_reg_2964_pp0_iter4_reg}, {64'd0}};

assign shl_ln737_2_fu_2114_p3 = {{lms_weights_real_V_1_load_reg_2917_pp0_iter4_reg}, {64'd0}};

assign shl_ln737_3_fu_2130_p3 = {{lms_weights_imag_V_1_load_reg_2897_pp0_iter4_reg}, {64'd0}};

assign shl_ln_fu_2082_p3 = {{lms_weights_real_V_0_load_reg_2953_pp0_iter4_reg}, {64'd0}};

assign sub_ln1171_1_fu_860_p2 = (79'd0 - mul_ln1171_5_reg_2935);

assign sub_ln1171_2_fu_889_p2 = (79'd0 - mul_ln1171_9_reg_3011);

assign sub_ln1171_fu_503_p2 = (79'd0 - mul_ln1171_1_reg_2739);

assign sub_ln1245_1_fu_881_p2 = (mul_ln1171_7_reg_3001 - mul_ln1171_6_reg_2940);

assign sub_ln1245_2_fu_894_p2 = (mul_ln1171_11_reg_3021 - mul_ln1171_10_reg_3016);

assign sub_ln1245_fu_508_p2 = (mul_ln1171_3_reg_2749 - mul_ln1171_2_reg_2744);

assign sub_ln1246_1_fu_871_p2 = ($signed(sext_ln712_1_fu_865_p1) - $signed(sext_ln1246_1_fu_868_p1));

assign sub_ln1246_2_fu_1012_p2 = ($signed(sext_ln712_4_fu_1006_p1) - $signed(sext_ln1246_2_fu_1009_p1));

assign sub_ln1246_5_fu_2023_p2 = (mul_ln1171_19_reg_3294 - mul_ln1171_20_reg_3299);

assign sub_ln1246_6_fu_2039_p2 = (mul_ln1171_25_reg_3314 - mul_ln1171_26_reg_3319);

assign sub_ln1246_fu_575_p2 = ($signed(sext_ln712_fu_569_p1) - $signed(sext_ln1246_fu_572_p1));

assign tmp_10_fu_2316_p4 = {{grp_fu_2141_p2[174:128]}};

assign tmp_13_fu_1412_p4 = {{p_0_reg_2671_pp0_iter3_reg[31:16]}};

assign tmp_1_fu_528_p4 = {{sub_ln1245_fu_508_p2[79:64]}};

assign tmp_35_fu_329_p1 = lms_weights_real_V_2;

assign tmp_35_fu_329_p3 = tmp_35_fu_329_p1[32'd63];

assign tmp_36_fu_337_p1 = lms_weights_real_V_2;

assign tmp_36_fu_337_p3 = tmp_36_fu_337_p1[32'd63];

assign tmp_37_fu_399_p1 = lms_weights_imag_V_2;

assign tmp_37_fu_399_p3 = tmp_37_fu_399_p1[32'd63];

assign tmp_38_fu_407_p1 = lms_weights_imag_V_2;

assign tmp_38_fu_407_p3 = tmp_38_fu_407_p1[32'd63];

assign tmp_42_fu_1693_p3 = ret_V_reg_3181[32'd48];

assign tmp_46_fu_1895_p3 = ret_V_1_reg_3207[32'd48];

assign tmp_4_fu_930_p4 = {{add_ln1245_fu_905_p2[80:64]}};

assign tmp_5_fu_984_p4 = {{add_ln1245_1_fu_958_p2[80:64]}};

assign tmp_8_fu_2172_p4 = {{grp_fu_2093_p2[174:128]}};

assign tmp_9_fu_2220_p4 = {{grp_fu_2109_p2[174:128]}};

assign tmp_fu_597_p4 = {{sub_ln1246_fu_575_p2[80:64]}};

assign tmp_s_fu_2268_p4 = {{grp_fu_2125_p2[174:128]}};

assign trunc_ln1245_1_fu_619_p1 = sub_ln1245_reg_2776[63:0];

assign trunc_ln1245_2_fu_877_p1 = sub_ln1246_1_fu_871_p2[63:0];

assign trunc_ln1245_3_fu_885_p1 = sub_ln1245_1_fu_881_p2[63:0];

assign trunc_ln1245_4_fu_1018_p1 = sub_ln1246_2_fu_1012_p2[63:0];

assign trunc_ln1245_5_fu_898_p1 = sub_ln1245_2_fu_894_p2[63:0];

assign trunc_ln1245_fu_674_p1 = sub_ln1246_reg_2815[63:0];

assign trunc_ln56_fu_1516_p1 = udiv_ln712_reg_3233[63:0];

assign trunc_ln727_1_fu_1506_p1 = ret_V_1_fu_1436_p2[30:0];

assign trunc_ln727_fu_1496_p1 = ret_V_fu_1352_p2[30:0];

assign trunc_ln737_fu_1334_p1 = p_0_reg_2671_pp0_iter3_reg[15:0];

assign trunc_ln755_fu_1520_p1 = ap_phi_mux_p_Val2_4_phi_fu_228_p4[62:0];

assign underflow_1_fu_1963_p2 = (xor_ln795_13_fu_1957_p2 & p_Result_5_reg_3217);

assign underflow_fu_1761_p2 = (xor_ln795_12_fu_1755_p2 & p_Result_s_reg_3191);

assign xor_ln340_1_fu_1474_p2 = (p_Result_6_fu_1454_p3 ^ p_Result_5_fu_1442_p3);

assign xor_ln340_2_fu_2374_p2 = (1'd1 ^ and_ln795_8_fu_2363_p2);

assign xor_ln340_3_fu_2450_p2 = (1'd1 ^ and_ln795_9_fu_2433_p2);

assign xor_ln340_4_fu_2526_p2 = (1'd1 ^ and_ln795_10_fu_2509_p2);

assign xor_ln340_5_fu_2602_p2 = (1'd1 ^ and_ln795_11_fu_2585_p2);

assign xor_ln340_6_fu_363_p2 = (tmp_36_fu_337_p3 ^ tmp_35_fu_329_p3);

assign xor_ln340_7_fu_433_p2 = (tmp_38_fu_407_p3 ^ tmp_37_fu_399_p3);

assign xor_ln340_fu_1390_p2 = (p_Result_s_fu_1358_p3 ^ p_Result_4_fu_1370_p3);

assign xor_ln416_1_fu_1839_p2 = (p_Result_13_fu_1831_p3 ^ 1'd1);

assign xor_ln416_fu_1637_p2 = (p_Result_10_fu_1629_p3 ^ 1'd1);

assign xor_ln789_1_fu_1902_p2 = (tmp_46_fu_1895_p3 ^ 1'd1);

assign xor_ln789_fu_1700_p2 = (tmp_42_fu_1693_p3 ^ 1'd1);

assign xor_ln794_10_fu_2342_p2 = (tmp_27_reg_3417 ^ 1'd1);

assign xor_ln794_11_fu_2412_p2 = (tmp_29_reg_3445 ^ 1'd1);

assign xor_ln794_12_fu_2488_p2 = (tmp_31_reg_3473 ^ 1'd1);

assign xor_ln794_13_fu_2564_p2 = (tmp_33_reg_3501 ^ 1'd1);

assign xor_ln794_14_fu_345_p2 = (tmp_35_fu_329_p3 ^ 1'd1);

assign xor_ln794_15_fu_415_p2 = (tmp_37_fu_399_p3 ^ 1'd1);

assign xor_ln794_1_fu_1462_p2 = (p_Result_5_fu_1442_p3 ^ 1'd1);

assign xor_ln794_2_fu_681_p2 = (tmp_2_reg_2820 ^ 1'd1);

assign xor_ln794_3_fu_626_p2 = (tmp_11_reg_2781 ^ 1'd1);

assign xor_ln794_4_fu_1026_p2 = (tmp_14_reg_3061 ^ 1'd1);

assign xor_ln794_5_fu_1726_p2 = (deleted_zeros_fu_1685_p3 ^ 1'd1);

assign xor_ln794_6_fu_1928_p2 = (deleted_zeros_1_fu_1887_p3 ^ 1'd1);

assign xor_ln794_7_fu_1077_p2 = (tmp_16_reg_3088 ^ 1'd1);

assign xor_ln794_8_fu_1218_p2 = (tmp_18_reg_3125 ^ 1'd1);

assign xor_ln794_9_fu_1281_p2 = (tmp_20_reg_3148 ^ 1'd1);

assign xor_ln794_fu_1378_p2 = (p_Result_s_fu_1358_p3 ^ 1'd1);

assign xor_ln795_10_fu_351_p2 = (tmp_36_fu_337_p3 ^ 1'd1);

assign xor_ln795_11_fu_421_p2 = (tmp_38_fu_407_p3 ^ 1'd1);

assign xor_ln795_12_fu_1755_p2 = (or_ln795_10_fu_1749_p2 ^ 1'd1);

assign xor_ln795_13_fu_1957_p2 = (or_ln795_11_fu_1951_p2 ^ 1'd1);

assign xor_ln795_1_fu_637_p2 = (tmp_12_reg_2787 ^ 1'd1);

assign xor_ln795_2_fu_1037_p2 = (tmp_15_reg_3072 ^ 1'd1);

assign xor_ln795_3_fu_1088_p2 = (tmp_17_reg_3099 ^ 1'd1);

assign xor_ln795_4_fu_1229_p2 = (tmp_19_reg_3136 ^ 1'd1);

assign xor_ln795_5_fu_1292_p2 = (tmp_21_reg_3159 ^ 1'd1);

assign xor_ln795_6_fu_2353_p2 = (tmp_28_reg_3429 ^ 1'd1);

assign xor_ln795_7_fu_2423_p2 = (tmp_30_reg_3457 ^ 1'd1);

assign xor_ln795_8_fu_2499_p2 = (tmp_32_reg_3485 ^ 1'd1);

assign xor_ln795_9_fu_2575_p2 = (tmp_34_reg_3513 ^ 1'd1);

assign xor_ln795_fu_692_p2 = (tmp_3_reg_2826 ^ 1'd1);

assign zext_ln1171_fu_2043_p1 = r_V_8_reg_3324;

assign zext_ln415_1_fu_1821_p1 = and_ln406_1_fu_1815_p2;

assign zext_ln415_fu_1619_p1 = and_ln406_fu_1613_p2;

endmodule //nlms_module_1tap
