

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_169_166'
================================================================
* Date:           Tue Feb  8 11:01:58 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       20|       20|        17|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b1502_num_2_0916_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1502_num_2_0916_reload"   --->   Operation 21 'read' 'b1502_num_2_0916_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b1502_num_1_0917_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1502_num_1_0917_reload"   --->   Operation 22 'read' 'b1502_num_1_0917_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b1502_num_0_0918_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1502_num_0_0918_reload"   --->   Operation 23 'read' 'b1502_num_0_0918_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b1500_num_2_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1500_num_2_0_reload"   --->   Operation 24 'read' 'b1500_num_2_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b1500_num_1_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1500_num_1_0_reload"   --->   Operation 25 'read' 'b1500_num_1_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%b1500_num_0_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1500_num_0_0_reload"   --->   Operation 26 'read' 'b1500_num_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit13.i1018"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_60 = load i3 %i" [../src/ban.cpp:173]   --->   Operation 29 'load' 'i_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_60, i3 5" [../src/ban.cpp:169]   --->   Operation 31 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_60, i3 1" [../src/ban.cpp:169]   --->   Operation 33 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split35_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i44.i1061.preheader.exitStub" [../src/ban.cpp:169]   --->   Operation 34 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_60, i3 3" [../src/ban.cpp:172]   --->   Operation 35 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i_60" [../src/ban.cpp:173]   --->   Operation 36 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %b1500_num_0_0_reload_read, i32 %b1500_num_1_0_reload_read, i32 %b1500_num_2_0_reload_read, i2 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 37 'mux' 'tmp_s' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i" [../src/ban.cpp:169]   --->   Operation 38 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 39 [3/3] (7.01ns)   --->   "%mul_i_i23_i1 = fmul i32 %tmp_s, i32 %b1502_num_0_0918_reload_read" [../src/ban.cpp:173]   --->   Operation 39 'fmul' 'mul_i_i23_i1' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 40 [2/3] (7.01ns)   --->   "%mul_i_i23_i1 = fmul i32 %tmp_s, i32 %b1502_num_0_0918_reload_read" [../src/ban.cpp:173]   --->   Operation 40 'fmul' 'mul_i_i23_i1' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 41 [1/3] (7.01ns)   --->   "%mul_i_i23_i1 = fmul i32 %tmp_s, i32 %b1502_num_0_0918_reload_read" [../src/ban.cpp:173]   --->   Operation 41 'fmul' 'mul_i_i23_i1' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 42 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i23_i1, i32 0" [../src/ban.cpp:173]   --->   Operation 42 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_60, i3 7" [../src/ban.cpp:172]   --->   Operation 43 'add' 'add_ln172' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln172_13 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 44 'icmp' 'icmp_ln172_13' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.54ns)   --->   "%add_ln173 = add i2 %trunc_ln173, i2 3" [../src/ban.cpp:173]   --->   Operation 45 'add' 'add_ln173' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.47ns)   --->   "%tmp_145 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %b1500_num_0_0_reload_read, i32 %b1500_num_1_0_reload_read, i32 %b1500_num_2_0_reload_read, i2 %add_ln173" [../src/ban.cpp:173]   --->   Operation 46 'mux' 'tmp_145' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 47 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i23_i1, i32 0" [../src/ban.cpp:173]   --->   Operation 47 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [3/3] (7.01ns)   --->   "%mul_1_i_i30_i1 = fmul i32 %tmp_145, i32 %b1502_num_1_0917_reload_read" [../src/ban.cpp:173]   --->   Operation 48 'fmul' 'mul_1_i_i30_i1' <Predicate = (icmp_ln172_13)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 49 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i23_i1, i32 0" [../src/ban.cpp:173]   --->   Operation 49 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [2/3] (7.01ns)   --->   "%mul_1_i_i30_i1 = fmul i32 %tmp_145, i32 %b1502_num_1_0917_reload_read" [../src/ban.cpp:173]   --->   Operation 50 'fmul' 'mul_1_i_i30_i1' <Predicate = (icmp_ln172_13)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 51 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i23_i1, i32 0" [../src/ban.cpp:173]   --->   Operation 51 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.44ns)   --->   "%tmp_131 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 52 'select' 'tmp_131' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 53 [1/3] (7.01ns)   --->   "%mul_1_i_i30_i1 = fmul i32 %tmp_145, i32 %b1502_num_1_0917_reload_read" [../src/ban.cpp:173]   --->   Operation 53 'fmul' 'mul_1_i_i30_i1' <Predicate = (icmp_ln172_13)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 54 [4/4] (6.43ns)   --->   "%tmp2_18 = fadd i32 %tmp_131, i32 %mul_1_i_i30_i1" [../src/ban.cpp:173]   --->   Operation 54 'fadd' 'tmp2_18' <Predicate = (icmp_ln172_13)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 55 [1/1] (0.67ns)   --->   "%add_ln172_8 = add i3 %i_60, i3 6" [../src/ban.cpp:172]   --->   Operation 55 'add' 'add_ln172_8' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.58ns)   --->   "%icmp_ln172_14 = icmp_ult  i3 %add_ln172_8, i3 3" [../src/ban.cpp:172]   --->   Operation 56 'icmp' 'icmp_ln172_14' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.28ns)   --->   "%xor_ln173 = xor i2 %trunc_ln173, i2 2" [../src/ban.cpp:173]   --->   Operation 57 'xor' 'xor_ln173' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.47ns)   --->   "%tmp_146 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %b1500_num_0_0_reload_read, i32 %b1500_num_1_0_reload_read, i32 %b1500_num_2_0_reload_read, i2 %xor_ln173" [../src/ban.cpp:173]   --->   Operation 58 'mux' 'tmp_146' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 59 [3/4] (6.43ns)   --->   "%tmp2_18 = fadd i32 %tmp_131, i32 %mul_1_i_i30_i1" [../src/ban.cpp:173]   --->   Operation 59 'fadd' 'tmp2_18' <Predicate = (icmp_ln172_13)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [3/3] (7.01ns)   --->   "%mul_2_i_i37_i1 = fmul i32 %tmp_146, i32 %b1502_num_2_0916_reload_read" [../src/ban.cpp:173]   --->   Operation 60 'fmul' 'mul_2_i_i37_i1' <Predicate = (icmp_ln172_14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 61 [2/4] (6.43ns)   --->   "%tmp2_18 = fadd i32 %tmp_131, i32 %mul_1_i_i30_i1" [../src/ban.cpp:173]   --->   Operation 61 'fadd' 'tmp2_18' <Predicate = (icmp_ln172_13)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [2/3] (7.01ns)   --->   "%mul_2_i_i37_i1 = fmul i32 %tmp_146, i32 %b1502_num_2_0916_reload_read" [../src/ban.cpp:173]   --->   Operation 62 'fmul' 'mul_2_i_i37_i1' <Predicate = (icmp_ln172_14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 63 [1/4] (6.43ns)   --->   "%tmp2_18 = fadd i32 %tmp_131, i32 %mul_1_i_i30_i1" [../src/ban.cpp:173]   --->   Operation 63 'fadd' 'tmp2_18' <Predicate = (icmp_ln172_13)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [1/1] (0.44ns)   --->   "%tmp_133 = select i1 %icmp_ln172_13, i32 %tmp2_18, i32 %tmp_131" [../src/ban.cpp:172]   --->   Operation 64 'select' 'tmp_133' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 65 [1/3] (7.01ns)   --->   "%mul_2_i_i37_i1 = fmul i32 %tmp_146, i32 %b1502_num_2_0916_reload_read" [../src/ban.cpp:173]   --->   Operation 65 'fmul' 'mul_2_i_i37_i1' <Predicate = (icmp_ln172_14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 66 [4/4] (6.43ns)   --->   "%tmp2_19 = fadd i32 %tmp_133, i32 %mul_2_i_i37_i1" [../src/ban.cpp:173]   --->   Operation 66 'fadd' 'tmp2_19' <Predicate = (icmp_ln172_14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 67 [3/4] (6.43ns)   --->   "%tmp2_19 = fadd i32 %tmp_133, i32 %mul_2_i_i37_i1" [../src/ban.cpp:173]   --->   Operation 67 'fadd' 'tmp2_19' <Predicate = (icmp_ln172_14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 68 [2/4] (6.43ns)   --->   "%tmp2_19 = fadd i32 %tmp_133, i32 %mul_2_i_i37_i1" [../src/ban.cpp:173]   --->   Operation 68 'fadd' 'tmp2_19' <Predicate = (icmp_ln172_14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.88>
ST_16 : Operation 69 [1/4] (6.43ns)   --->   "%tmp2_19 = fadd i32 %tmp_133, i32 %mul_2_i_i37_i1" [../src/ban.cpp:173]   --->   Operation 69 'fadd' 'tmp2_19' <Predicate = (icmp_ln172_14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 70 [1/1] (0.44ns)   --->   "%tmp_135 = select i1 %icmp_ln172_14, i32 %tmp2_19, i32 %tmp_133" [../src/ban.cpp:172]   --->   Operation 70 'select' 'tmp_135' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln172_cast = zext i3 %i_60" [../src/ban.cpp:173]   --->   Operation 71 'zext' 'trunc_ln172_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 72 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "%aux_3_addr = getelementptr i32 %aux_3, i64 0, i64 %trunc_ln172_cast" [../src/ban.cpp:177]   --->   Operation 73 'getelementptr' 'aux_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 74 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_135, i3 %aux_3_addr" [../src/ban.cpp:177]   --->   Operation 74 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit13.i1018"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b1500_num_0_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1500_num_1_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1500_num_2_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1502_num_0_0918_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1502_num_1_0917_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1502_num_2_0916_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aux_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                            (alloca           ) [ 010000000000000000]
b1502_num_2_0916_reload_read (read             ) [ 011111111111100000]
b1502_num_1_0917_reload_read (read             ) [ 011111111000000000]
b1502_num_0_0918_reload_read (read             ) [ 011110000000000000]
b1500_num_2_0_reload_read    (read             ) [ 011111111100000000]
b1500_num_1_0_reload_read    (read             ) [ 011111111100000000]
b1500_num_0_0_reload_read    (read             ) [ 011111111100000000]
store_ln0                    (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 000000000000000000]
i_60                         (load             ) [ 011111111111111111]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
icmp_ln169                   (icmp             ) [ 011111111111111110]
empty                        (speclooptripcount) [ 000000000000000000]
add_ln169                    (add              ) [ 000000000000000000]
br_ln169                     (br               ) [ 000000000000000000]
icmp_ln172                   (icmp             ) [ 011111111000000000]
trunc_ln173                  (trunc            ) [ 011111111100000000]
tmp_s                        (mux              ) [ 011110000000000000]
store_ln169                  (store            ) [ 000000000000000000]
mul_i_i23_i1                 (fmul             ) [ 010001111000000000]
add_ln172                    (add              ) [ 000000000000000000]
icmp_ln172_13                (icmp             ) [ 010000111111100000]
add_ln173                    (add              ) [ 000000000000000000]
tmp_145                      (mux              ) [ 010000111000000000]
tmp2                         (fadd             ) [ 000000000000000000]
tmp_131                      (select           ) [ 010000000111100000]
mul_1_i_i30_i1               (fmul             ) [ 010000000111100000]
add_ln172_8                  (add              ) [ 000000000000000000]
icmp_ln172_14                (icmp             ) [ 010000000011111110]
xor_ln173                    (xor              ) [ 000000000000000000]
tmp_146                      (mux              ) [ 010000000011100000]
tmp2_18                      (fadd             ) [ 000000000000000000]
tmp_133                      (select           ) [ 010000000000011110]
mul_2_i_i37_i1               (fmul             ) [ 010000000000011110]
tmp2_19                      (fadd             ) [ 000000000000000000]
tmp_135                      (select           ) [ 010000000000000001]
trunc_ln172_cast             (zext             ) [ 000000000000000000]
specloopname_ln169           (specloopname     ) [ 000000000000000000]
aux_3_addr                   (getelementptr    ) [ 000000000000000000]
store_ln177                  (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 000000000000000000]
ret_ln0                      (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b1500_num_0_0_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1500_num_0_0_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b1500_num_1_0_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1500_num_1_0_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b1500_num_2_0_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1500_num_2_0_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b1502_num_0_0918_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1502_num_0_0918_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b1502_num_1_0917_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1502_num_1_0917_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b1502_num_2_0916_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1502_num_2_0916_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="aux_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b1502_num_2_0916_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1502_num_2_0916_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b1502_num_1_0917_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1502_num_1_0917_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b1502_num_0_0918_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1502_num_0_0918_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b1500_num_2_0_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1500_num_2_0_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b1500_num_1_0_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1500_num_1_0_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="b1500_num_0_0_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1500_num_0_0_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="aux_3_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_3_addr/17 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln177_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/17 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2_18/9 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2_19/13 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i_i23_i1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="5"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_i_i30_i1/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="32" slack="9"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_i_i37_i1/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_60_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_60/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln169_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln169_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln172_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln173_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="0" index="3" bw="32" slack="0"/>
<pin id="169" dir="0" index="4" bw="2" slack="0"/>
<pin id="170" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln169_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln172_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="4"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln172_13_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_13/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln173_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="4"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_145_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="4"/>
<pin id="200" dir="0" index="2" bw="32" slack="4"/>
<pin id="201" dir="0" index="3" bw="32" slack="4"/>
<pin id="202" dir="0" index="4" bw="2" slack="0"/>
<pin id="203" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_145/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_131_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="7"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_131/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln172_8_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="8"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_8/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln172_14_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_14/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln173_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="8"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_146_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="8"/>
<pin id="232" dir="0" index="2" bw="32" slack="8"/>
<pin id="233" dir="0" index="3" bw="32" slack="8"/>
<pin id="234" dir="0" index="4" bw="2" slack="0"/>
<pin id="235" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_146/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_133_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="7"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="4"/>
<pin id="242" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_133/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_135_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="7"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="4"/>
<pin id="248" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_135/16 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln172_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="16"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln172_cast/17 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="261" class="1005" name="b1502_num_2_0916_reload_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="9"/>
<pin id="263" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="b1502_num_2_0916_reload_read "/>
</bind>
</comp>

<comp id="266" class="1005" name="b1502_num_1_0917_reload_read_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="5"/>
<pin id="268" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b1502_num_1_0917_reload_read "/>
</bind>
</comp>

<comp id="271" class="1005" name="b1502_num_0_0918_reload_read_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1502_num_0_0918_reload_read "/>
</bind>
</comp>

<comp id="276" class="1005" name="b1500_num_2_0_reload_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="4"/>
<pin id="278" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b1500_num_2_0_reload_read "/>
</bind>
</comp>

<comp id="282" class="1005" name="b1500_num_1_0_reload_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="4"/>
<pin id="284" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b1500_num_1_0_reload_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="b1500_num_0_0_reload_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="4"/>
<pin id="290" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b1500_num_0_0_reload_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="i_60_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="4"/>
<pin id="296" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="i_60 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln169_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="15"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln172_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="310" class="1005" name="trunc_ln173_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="4"/>
<pin id="312" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_s_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="321" class="1005" name="mul_i_i23_i1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i23_i1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="icmp_ln172_13_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172_13 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_145_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_131_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_131 "/>
</bind>
</comp>

<comp id="342" class="1005" name="mul_1_i_i30_i1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_i_i30_i1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln172_14_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172_14 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_146_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_133_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_133 "/>
</bind>
</comp>

<comp id="363" class="1005" name="mul_2_i_i37_i1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_i_i37_i1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_135_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_135 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="139" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="139" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="90" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="84" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="78" pin="2"/><net_sink comp="164" pin=3"/></net>

<net id="175"><net_src comp="160" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="180"><net_src comp="148" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="192" pin="2"/><net_sink comp="197" pin=4"/></net>

<net id="211"><net_src comp="109" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="224" pin="2"/><net_sink comp="229" pin=4"/></net>

<net id="243"><net_src comp="114" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="118" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="257"><net_src comp="56" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="264"><net_src comp="60" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="269"><net_src comp="66" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="274"><net_src comp="72" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="279"><net_src comp="78" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="197" pin=3"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="229" pin=3"/></net>

<net id="285"><net_src comp="84" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="291"><net_src comp="90" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="297"><net_src comp="139" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="304"><net_src comp="142" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="154" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="313"><net_src comp="160" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="319"><net_src comp="164" pin="5"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="324"><net_src comp="122" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="329"><net_src comp="186" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="334"><net_src comp="197" pin="5"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="339"><net_src comp="206" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="345"><net_src comp="126" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="350"><net_src comp="218" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="355"><net_src comp="229" pin="5"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="360"><net_src comp="238" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="366"><net_src comp="130" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="371"><net_src comp="244" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="103" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aux_3 | {17 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_169_166 : b1500_num_0_0_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_169_166 : b1500_num_1_0_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_169_166 : b1500_num_2_0_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_169_166 : b1502_num_0_0918_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_169_166 : b1502_num_1_0917_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_169_166 : b1502_num_2_0916_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_60 : 1
		icmp_ln169 : 2
		add_ln169 : 2
		br_ln169 : 3
		icmp_ln172 : 2
		trunc_ln173 : 2
		tmp_s : 3
		store_ln169 : 3
	State 2
	State 3
	State 4
	State 5
		icmp_ln172_13 : 1
		tmp_145 : 1
	State 6
	State 7
	State 8
		tmp_131 : 1
	State 9
		icmp_ln172_14 : 1
	State 10
	State 11
	State 12
		tmp_133 : 1
	State 13
	State 14
	State 15
	State 16
		tmp_135 : 1
	State 17
		aux_3_addr : 1
		store_ln177 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                grp_fu_109               |    2    |   227   |   214   |
|   fadd   |                grp_fu_114               |    2    |   227   |   214   |
|          |                grp_fu_118               |    2    |   227   |   214   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                grp_fu_122               |    3    |   128   |   135   |
|   fmul   |                grp_fu_126               |    3    |   128   |   135   |
|          |                grp_fu_130               |    3    |   128   |   135   |
|----------|-----------------------------------------|---------|---------|---------|
|          |              tmp_131_fu_206             |    0    |    0    |    32   |
|  select  |              tmp_133_fu_238             |    0    |    0    |    32   |
|          |              tmp_135_fu_244             |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               tmp_s_fu_164              |    0    |    0    |    14   |
|    mux   |              tmp_145_fu_197             |    0    |    0    |    14   |
|          |              tmp_146_fu_229             |    0    |    0    |    14   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             add_ln169_fu_148            |    0    |    0    |    10   |
|    add   |             add_ln172_fu_181            |    0    |    0    |    10   |
|          |             add_ln173_fu_192            |    0    |    0    |    9    |
|          |            add_ln172_8_fu_213           |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            icmp_ln169_fu_142            |    0    |    0    |    8    |
|   icmp   |            icmp_ln172_fu_154            |    0    |    0    |    8    |
|          |           icmp_ln172_13_fu_186          |    0    |    0    |    8    |
|          |           icmp_ln172_14_fu_218          |    0    |    0    |    8    |
|----------|-----------------------------------------|---------|---------|---------|
|    xor   |             xor_ln173_fu_224            |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          | b1502_num_2_0916_reload_read_read_fu_60 |    0    |    0    |    0    |
|          | b1502_num_1_0917_reload_read_read_fu_66 |    0    |    0    |    0    |
|   read   | b1502_num_0_0918_reload_read_read_fu_72 |    0    |    0    |    0    |
|          |   b1500_num_2_0_reload_read_read_fu_78  |    0    |    0    |    0    |
|          |   b1500_num_1_0_reload_read_read_fu_84  |    0    |    0    |    0    |
|          |   b1500_num_0_0_reload_read_read_fu_90  |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln173_fu_160           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   zext   |         trunc_ln172_cast_fu_250         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    15   |   1065  |   1258  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|  b1500_num_0_0_reload_read_reg_288 |   32   |
|  b1500_num_1_0_reload_read_reg_282 |   32   |
|  b1500_num_2_0_reload_read_reg_276 |   32   |
|b1502_num_0_0918_reload_read_reg_271|   32   |
|b1502_num_1_0917_reload_read_reg_266|   32   |
|b1502_num_2_0916_reload_read_reg_261|   32   |
|            i_60_reg_294            |    3   |
|              i_reg_254             |    3   |
|         icmp_ln169_reg_301         |    1   |
|        icmp_ln172_13_reg_326       |    1   |
|        icmp_ln172_14_reg_347       |    1   |
|         icmp_ln172_reg_305         |    1   |
|       mul_1_i_i30_i1_reg_342       |   32   |
|       mul_2_i_i37_i1_reg_363       |   32   |
|        mul_i_i23_i1_reg_321        |   32   |
|           tmp_131_reg_336          |   32   |
|           tmp_133_reg_357          |   32   |
|           tmp_135_reg_368          |   32   |
|           tmp_145_reg_331          |   32   |
|           tmp_146_reg_352          |   32   |
|            tmp_s_reg_316           |   32   |
|         trunc_ln173_reg_310        |    2   |
+------------------------------------+--------+
|                Total               |   492  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |  1065  |  1258  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   492  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |  1557  |  1258  |
+-----------+--------+--------+--------+
