<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Resource Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2021.1 (Version 2021.1.0.17)</p>
        <p>Date: Mon Jan 10 14:51:51 2022
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>M2S005</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>144 TQ</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Temp</td>
                <td>0:25:85</td>
            </tr>
            <tr>
                <td>Voltage</td>
                <td>1.26:1.20:1.14</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.2V</td>
            </tr>
            <tr>
                <td>Ramp Rate</td>
                <td>100ms Minimum</td>
            </tr>
            <tr>
                <td>System Controller Suspend Mode</td>
                <td>No</td>
            </tr>
            <tr>
                <td>PLL Supply Voltage</td>
                <td>2.5V</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 2.5V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>No</td>
            </tr>
            <tr>
                <td>Restrict SPI Pins</td>
                <td>No</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>aufgabe1</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Enable Single Event Transient mitigation</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Enable Design Separation Methodology</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>39</td>
                <td>6060</td>
                <td>0.64</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>17</td>
                <td>6060</td>
                <td>0.28</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>252</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>26</td>
                <td>84</td>
                <td>30.95</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>26</td>
                <td>84</td>
                <td>30.95</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>38</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM64x18</td>
                <td>0</td>
                <td>11</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM1K18</td>
                <td>0</td>
                <td>10</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>MACC</td>
                <td>0</td>
                <td>11</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Chip Globals</td>
                <td>2</td>
                <td>8</td>
                <td>25.00</td>
            </tr>
            <tr>
                <td>CCC</td>
                <td>0</td>
                <td>2</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RCOSC_25_50MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RCOSC_1MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>XTLOSC</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>MSS</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>39</td>
                <td>17</td>
            </tr>
            <tr>
                <td>RAM64x18 Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>RAM1K18 Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>MACC Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>39</td>
                <td>17</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>14</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>1</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>14</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>12</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>I/O Technology</h2>
        <table cellpadding="4">
            <tr>
                <th>I/O Standard</th>
                <th>Vddi</th>
                <th>Vref</th>
                <th>Input</th>
                <th>Output</th>
                <th>Bidirectional</th>
            </tr>
            <tr>
                <td>LVCMOS25</td>
                <td> 2.50v</td>
                <td> N/A</td>
                <td> 14</td>
                <td> 12</td>
                <td> 0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>17</td>
                <td>INT_NET</td>
                <td>Net   : clk_c</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: clk_ibuf_RNIVTI2/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>17</td>
                <td>INT_NET</td>
                <td>Net   : rst_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: rst_ibuf_RNIUUM5/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>11</td>
                <td>INT_NET</td>
                <td>Net   : u1/cnt4_Z[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/cnt4[0]</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : u1/cnt4_Z[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/cnt4[1]</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : u1/sw_out[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/sw_out_1[3]</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : u1/sw_out[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/sw_out_1[2]</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : u1/sw_out[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/sw_out_1[1]</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : u1/sw_out[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/sw_out_1[0]</td>
            </tr>
            <tr>
                <td>5</td>
                <td>INT_NET</td>
                <td>Net   : rst_c</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: rst_ibuf</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : u1/cnt14_Z[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/cnt14[0]</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : u1/cnt14_Z[13]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/cnt14[13]</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : u1/cnt14_Z[12]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/cnt14[12]</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>11</td>
                <td>INT_NET</td>
                <td>Net   : u1/cnt4_Z[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/cnt4[0]</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : u1/cnt4_Z[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/cnt4[1]</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : u1/sw_out[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/sw_out_1[3]</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : u1/sw_out[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/sw_out_1[2]</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : u1/sw_out[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/sw_out_1[1]</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : u1/sw_out[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/sw_out_1[0]</td>
            </tr>
            <tr>
                <td>5</td>
                <td>INT_NET</td>
                <td>Net   : rst_c</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: rst_ibuf</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : u1/cnt14_Z[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/cnt14[0]</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : u1/cnt14_Z[13]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/cnt14[13]</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : u1/cnt14_Z[12]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: u1/cnt14[12]</td>
            </tr>
        </table>
    </body>
</html>
