# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_03.srcs/sources_1/new/Lab03_FA.vhd" \
"../../../../lab_03.srcs/sources_1/new/Lab03_RCA_4.vhd" \
"../../../../lab_03.srcs/sources_1/new/lab03_HA.vhd" \
"../../../../lab_03.srcs/sim_1/new/RCA_TB.vhd" \

# Do not sort compile order
nosort
