// Seed: 462783079
module module_0 (
    input  tri   id_0,
    output wire  id_1
    , id_13,
    input  wand  id_2,
    input  uwire id_3
    , id_14,
    input  uwire id_4,
    output wire  id_5,
    input  uwire id_6,
    input  uwire id_7,
    output wand  id_8,
    output uwire id_9,
    input  wand  id_10,
    output tri0  id_11
);
  wire id_15;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input tri id_2,
    input wand id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wand id_7,
    input wor id_8,
    input tri id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    output wand id_13,
    input tri0 id_14
    , id_21,
    input wor id_15,
    output supply1 id_16,
    input wand id_17,
    input wand id_18,
    output wire id_19
);
  always #1
    if (1) begin
      assert (id_0.id_3 & 1);
    end
  xnor (id_4, id_2, id_14, id_9, id_18, id_0, id_17, id_6, id_5, id_8, id_3, id_11);
  module_0(
      id_0, id_13, id_14, id_8, id_3, id_4, id_14, id_18, id_16, id_16, id_12, id_4
  );
endmodule
