

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_normalize_blocks'
================================================================
* Date:           Sun Oct 12 09:48:07 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4108|     4108|  41.080 us|  41.080 us|  4108|  4108|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- normalize_blocks  |     4106|     4106|        12|          1|          1|  4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 15 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_31"   --->   Operation 24 'read' 'sum_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %idx"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc114.7"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i16 %idx" [activation_accelerator.cpp:304]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %i, i32 15" [activation_accelerator.cpp:304]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %tmp, void %for.inc114.7.split, void %for.end119.exitStub" [activation_accelerator.cpp:304]   --->   Operation 30 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i, i32 3, i32 14" [activation_accelerator.cpp:311]   --->   Operation 31 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i12 %lshr_ln3" [activation_accelerator.cpp:311]   --->   Operation 32 'zext' 'zext_ln311' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 33 'getelementptr' 'exp_x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%exp_x_load = load i12 %exp_x_addr" [activation_accelerator.cpp:311]   --->   Operation 34 'load' 'exp_x_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln313_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i, i32 2, i32 14" [activation_accelerator.cpp:313]   --->   Operation 35 'partselect' 'lshr_ln313_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%exp_x_1_addr = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 36 'getelementptr' 'exp_x_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%exp_x_1_load = load i12 %exp_x_1_addr" [activation_accelerator.cpp:311]   --->   Operation 37 'load' 'exp_x_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%exp_x_2_addr = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 38 'getelementptr' 'exp_x_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%exp_x_2_load = load i12 %exp_x_2_addr" [activation_accelerator.cpp:311]   --->   Operation 39 'load' 'exp_x_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%exp_x_3_addr = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 40 'getelementptr' 'exp_x_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%exp_x_3_load = load i12 %exp_x_3_addr" [activation_accelerator.cpp:311]   --->   Operation 41 'load' 'exp_x_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%exp_x_4_addr = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 42 'getelementptr' 'exp_x_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%exp_x_4_load = load i12 %exp_x_4_addr" [activation_accelerator.cpp:311]   --->   Operation 43 'load' 'exp_x_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%exp_x_5_addr = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 44 'getelementptr' 'exp_x_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%exp_x_5_load = load i12 %exp_x_5_addr" [activation_accelerator.cpp:311]   --->   Operation 45 'load' 'exp_x_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%exp_x_6_addr = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 46 'getelementptr' 'exp_x_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%exp_x_6_load = load i12 %exp_x_6_addr" [activation_accelerator.cpp:311]   --->   Operation 47 'load' 'exp_x_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%exp_x_7_addr = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 48 'getelementptr' 'exp_x_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%exp_x_7_load = load i12 %exp_x_7_addr" [activation_accelerator.cpp:311]   --->   Operation 49 'load' 'exp_x_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "%add_ln304 = add i16 %i, i16 8" [activation_accelerator.cpp:304]   --->   Operation 50 'add' 'add_ln304' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln304 = store i16 %add_ln304, i16 %idx" [activation_accelerator.cpp:304]   --->   Operation 51 'store' 'store_ln304' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%exp_x_load = load i12 %exp_x_addr" [activation_accelerator.cpp:311]   --->   Operation 52 'load' 'exp_x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%exp_x_1_load = load i12 %exp_x_1_addr" [activation_accelerator.cpp:311]   --->   Operation 53 'load' 'exp_x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%exp_x_2_load = load i12 %exp_x_2_addr" [activation_accelerator.cpp:311]   --->   Operation 54 'load' 'exp_x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%exp_x_3_load = load i12 %exp_x_3_addr" [activation_accelerator.cpp:311]   --->   Operation 55 'load' 'exp_x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%exp_x_4_load = load i12 %exp_x_4_addr" [activation_accelerator.cpp:311]   --->   Operation 56 'load' 'exp_x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%exp_x_5_load = load i12 %exp_x_5_addr" [activation_accelerator.cpp:311]   --->   Operation 57 'load' 'exp_x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%exp_x_6_load = load i12 %exp_x_6_addr" [activation_accelerator.cpp:311]   --->   Operation 58 'load' 'exp_x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%exp_x_7_load = load i12 %exp_x_7_addr" [activation_accelerator.cpp:311]   --->   Operation 59 'load' 'exp_x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 60 [9/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 60 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [9/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 61 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [9/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 62 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [9/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 63 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [9/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 64 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [9/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 65 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [9/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 66 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [9/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 67 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 68 [8/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 68 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [8/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 69 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [8/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 70 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [8/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 71 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [8/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 72 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [8/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 73 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [8/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 74 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [8/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 75 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 76 [7/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 76 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [7/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 77 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [7/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 78 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [7/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 79 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [7/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 80 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [7/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 81 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [7/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 82 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [7/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 83 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 84 [6/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 84 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [6/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 85 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [6/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 86 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [6/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 87 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [6/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 88 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [6/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 89 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [6/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 90 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [6/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 91 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 92 [5/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 92 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [5/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 93 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [5/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 94 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [5/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 95 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [5/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 96 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [5/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 97 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [5/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 98 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [5/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 99 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 100 [4/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 100 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [4/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 101 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [4/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 102 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [4/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 103 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [4/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 104 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [4/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 105 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [4/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 106 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [4/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 107 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 108 [3/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 108 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [3/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 109 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [3/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 110 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [3/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 111 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [3/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 112 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [3/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 113 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [3/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 114 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [3/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 115 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 116 [2/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 116 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [2/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 117 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [2/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 118 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [2/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 119 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [2/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 120 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [2/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 121 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [2/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 122 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [2/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 123 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 124 [1/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 124 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln313 = bitcast i32 %y" [activation_accelerator.cpp:313]   --->   Operation 125 'bitcast' 'bitcast_ln313' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 126 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 127 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln313_1 = bitcast i32 %y_1" [activation_accelerator.cpp:313]   --->   Operation 128 'bitcast' 'bitcast_ln313_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln313_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_1, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 129 'partselect' 'trunc_ln313_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 130 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln313_2 = bitcast i32 %y_2" [activation_accelerator.cpp:313]   --->   Operation 131 'bitcast' 'bitcast_ln313_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln313_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_2, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 132 'partselect' 'trunc_ln313_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 133 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln313_3 = bitcast i32 %y_3" [activation_accelerator.cpp:313]   --->   Operation 134 'bitcast' 'bitcast_ln313_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln313_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_3, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 135 'partselect' 'trunc_ln313_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 136 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln313_4 = bitcast i32 %y_4" [activation_accelerator.cpp:313]   --->   Operation 137 'bitcast' 'bitcast_ln313_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln313_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_4, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 138 'partselect' 'trunc_ln313_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 139 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln313_5 = bitcast i32 %y_5" [activation_accelerator.cpp:313]   --->   Operation 140 'bitcast' 'bitcast_ln313_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln313_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_5, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 141 'partselect' 'trunc_ln313_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 142 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln313_6 = bitcast i32 %y_6" [activation_accelerator.cpp:313]   --->   Operation 143 'bitcast' 'bitcast_ln313_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln313_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_6, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 144 'partselect' 'trunc_ln313_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 145 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln313_7 = bitcast i32 %y_7" [activation_accelerator.cpp:313]   --->   Operation 146 'bitcast' 'bitcast_ln313_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln313_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_7, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 147 'partselect' 'trunc_ln313_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln305 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [activation_accelerator.cpp:305]   --->   Operation 148 'specpipeline' 'specpipeline_ln305' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [activation_accelerator.cpp:304]   --->   Operation 149 'specloopname' 'specloopname_ln304' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i13 %lshr_ln313_1" [activation_accelerator.cpp:313]   --->   Operation 150 'zext' 'zext_ln313' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln313" [activation_accelerator.cpp:313]   --->   Operation 151 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln5, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4" [activation_accelerator.cpp:313]   --->   Operation 152 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln313" [activation_accelerator.cpp:313]   --->   Operation 153 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_1, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5" [activation_accelerator.cpp:313]   --->   Operation 154 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln313" [activation_accelerator.cpp:313]   --->   Operation 155 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_2, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6" [activation_accelerator.cpp:313]   --->   Operation 156 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln313" [activation_accelerator.cpp:313]   --->   Operation 157 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_3, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7" [activation_accelerator.cpp:313]   --->   Operation 158 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln313 = or i13 %lshr_ln313_1, i13 1" [activation_accelerator.cpp:313]   --->   Operation 159 'or' 'or_ln313' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln313_1 = zext i13 %or_ln313" [activation_accelerator.cpp:313]   --->   Operation 160 'zext' 'zext_ln313_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln313_1" [activation_accelerator.cpp:313]   --->   Operation 161 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_4, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8" [activation_accelerator.cpp:313]   --->   Operation 162 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln313_1" [activation_accelerator.cpp:313]   --->   Operation 163 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_5, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9" [activation_accelerator.cpp:313]   --->   Operation 164 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln313_1" [activation_accelerator.cpp:313]   --->   Operation 165 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_6, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10" [activation_accelerator.cpp:313]   --->   Operation 166 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln313_1" [activation_accelerator.cpp:313]   --->   Operation 167 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_7, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11" [activation_accelerator.cpp:313]   --->   Operation 168 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln304 = br void %for.inc114.7" [activation_accelerator.cpp:304]   --->   Operation 169 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.28ns
The critical path consists of the following:
	'alloca' operation ('idx') [14]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:304) on local variable 'idx' [27]  (0 ns)
	'add' operation ('add_ln304', activation_accelerator.cpp:304) [96]  (0.853 ns)
	'store' operation ('store_ln304', activation_accelerator.cpp:304) of variable 'add_ln304', activation_accelerator.cpp:304 on local variable 'idx' [97]  (0.427 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('exp_x_load', activation_accelerator.cpp:311) on array 'exp_x' [37]  (1.24 ns)

 <State 3>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:311) [38]  (7.06 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:311) [38]  (7.06 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:311) [38]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:311) [38]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:311) [38]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:311) [38]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:311) [38]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:311) [38]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:311) [38]  (7.06 ns)

 <State 12>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4', activation_accelerator.cpp:313) [43]  (0 ns)
	'store' operation ('store_ln313', activation_accelerator.cpp:313) of variable 'trunc_ln5', activation_accelerator.cpp:313 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3' [44]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
