This is the implementation of a RISC V CPU.
This CPU supports all RV32I and RV32F with a branch predictor and a hazard detetion
