#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Sep  5 22:55:37 2021
# Process ID: 51480
# Current directory: /home/lorenzogomez/free_range_vhdl/free_range_vhdl
# Command line: vivado free_range_vhdl.xpr
# Log file: /home/lorenzogomez/free_range_vhdl/free_range_vhdl/vivado.log
# Journal file: /home/lorenzogomez/free_range_vhdl/free_range_vhdl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project free_range_vhdl.xpr
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top d_ff [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source d_ff.tcl
add_bp {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} 15
add_bp {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} 17
remove_bps -file {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} -line 15
add_bp {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} 15
close_sim
launch_simulation
source d_ff.tcl
add_bp {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} 17
add_bp {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} 15
remove_bps -file {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} -line 15
remove_bps -file {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} -line 17
add_bp {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} 17
remove_bps -file {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} -line 17
add_bp {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} 17
remove_bps -file {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} -line 17
add_bp {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} 15
remove_bps -file {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} -line 15
add_bp {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} 15
remove_bps -file {/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl} -line 15
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/lorenzogomez/free_range_vhdl/ch7/listing_7_2.vhdl
update_compile_order -fileset sim_1
