#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x163e6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x163bd50 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x163c9d0 .functor NOT 1, L_0x16b5f50, C4<0>, C4<0>, C4<0>;
L_0x1656830 .functor XOR 8, L_0x16b5ae0, L_0x16b5ca0, C4<00000000>, C4<00000000>;
L_0x168e070 .functor XOR 8, L_0x1656830, L_0x16b5de0, C4<00000000>, C4<00000000>;
v0x16b36f0_0 .net *"_ivl_10", 7 0, L_0x16b5de0;  1 drivers
v0x16b37f0_0 .net *"_ivl_12", 7 0, L_0x168e070;  1 drivers
v0x16b38d0_0 .net *"_ivl_2", 7 0, L_0x16b5a40;  1 drivers
v0x16b3990_0 .net *"_ivl_4", 7 0, L_0x16b5ae0;  1 drivers
v0x16b3a70_0 .net *"_ivl_6", 7 0, L_0x16b5ca0;  1 drivers
v0x16b3ba0_0 .net *"_ivl_8", 7 0, L_0x1656830;  1 drivers
v0x16b3c80_0 .net "areset", 0 0, L_0x163cde0;  1 drivers
v0x16b3d20_0 .var "clk", 0 0;
v0x16b3dc0_0 .net "predict_history_dut", 6 0, v0x16b2ad0_0;  1 drivers
v0x16b3f10_0 .net "predict_history_ref", 6 0, L_0x16b58b0;  1 drivers
v0x16b3fb0_0 .net "predict_pc", 6 0, L_0x16b4b40;  1 drivers
v0x16b4050_0 .net "predict_taken_dut", 0 0, v0x16b2cc0_0;  1 drivers
v0x16b40f0_0 .net "predict_taken_ref", 0 0, L_0x16b56f0;  1 drivers
v0x16b4190_0 .net "predict_valid", 0 0, v0x16afa60_0;  1 drivers
v0x16b4230_0 .var/2u "stats1", 223 0;
v0x16b42d0_0 .var/2u "strobe", 0 0;
v0x16b4390_0 .net "tb_match", 0 0, L_0x16b5f50;  1 drivers
v0x16b4540_0 .net "tb_mismatch", 0 0, L_0x163c9d0;  1 drivers
v0x16b45e0_0 .net "train_history", 6 0, L_0x16b50f0;  1 drivers
v0x16b46a0_0 .net "train_mispredicted", 0 0, L_0x16b4f90;  1 drivers
v0x16b4740_0 .net "train_pc", 6 0, L_0x16b5280;  1 drivers
v0x16b4800_0 .net "train_taken", 0 0, L_0x16b4d70;  1 drivers
v0x16b48a0_0 .net "train_valid", 0 0, v0x16b03e0_0;  1 drivers
v0x16b4940_0 .net "wavedrom_enable", 0 0, v0x16b04b0_0;  1 drivers
v0x16b49e0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x16b0550_0;  1 drivers
v0x16b4a80_0 .net "wavedrom_title", 511 0, v0x16b0630_0;  1 drivers
L_0x16b5a40 .concat [ 7 1 0 0], L_0x16b58b0, L_0x16b56f0;
L_0x16b5ae0 .concat [ 7 1 0 0], L_0x16b58b0, L_0x16b56f0;
L_0x16b5ca0 .concat [ 7 1 0 0], v0x16b2ad0_0, v0x16b2cc0_0;
L_0x16b5de0 .concat [ 7 1 0 0], L_0x16b58b0, L_0x16b56f0;
L_0x16b5f50 .cmp/eeq 8, L_0x16b5a40, L_0x168e070;
S_0x1640710 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x163bd50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x163fed0 .param/l "LNT" 0 3 22, C4<01>;
P_0x163ff10 .param/l "LT" 0 3 22, C4<10>;
P_0x163ff50 .param/l "SNT" 0 3 22, C4<00>;
P_0x163ff90 .param/l "ST" 0 3 22, C4<11>;
P_0x163ffd0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x163d2c0 .functor XOR 7, v0x16adc00_0, L_0x16b4b40, C4<0000000>, C4<0000000>;
L_0x1667ac0 .functor XOR 7, L_0x16b50f0, L_0x16b5280, C4<0000000>, C4<0000000>;
v0x167ab50_0 .net *"_ivl_11", 0 0, L_0x16b5600;  1 drivers
L_0x7f589ed121c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x167ae20_0 .net *"_ivl_12", 0 0, L_0x7f589ed121c8;  1 drivers
L_0x7f589ed12210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x163ca40_0 .net *"_ivl_16", 6 0, L_0x7f589ed12210;  1 drivers
v0x163cc80_0 .net *"_ivl_4", 1 0, L_0x16b5410;  1 drivers
v0x163ce50_0 .net *"_ivl_6", 8 0, L_0x16b5510;  1 drivers
L_0x7f589ed12180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x163d3b0_0 .net *"_ivl_9", 1 0, L_0x7f589ed12180;  1 drivers
v0x16ad8e0_0 .net "areset", 0 0, L_0x163cde0;  alias, 1 drivers
v0x16ad9a0_0 .net "clk", 0 0, v0x16b3d20_0;  1 drivers
v0x16ada60 .array "pht", 0 127, 1 0;
v0x16adb20_0 .net "predict_history", 6 0, L_0x16b58b0;  alias, 1 drivers
v0x16adc00_0 .var "predict_history_r", 6 0;
v0x16adce0_0 .net "predict_index", 6 0, L_0x163d2c0;  1 drivers
v0x16addc0_0 .net "predict_pc", 6 0, L_0x16b4b40;  alias, 1 drivers
v0x16adea0_0 .net "predict_taken", 0 0, L_0x16b56f0;  alias, 1 drivers
v0x16adf60_0 .net "predict_valid", 0 0, v0x16afa60_0;  alias, 1 drivers
v0x16ae020_0 .net "train_history", 6 0, L_0x16b50f0;  alias, 1 drivers
v0x16ae100_0 .net "train_index", 6 0, L_0x1667ac0;  1 drivers
v0x16ae1e0_0 .net "train_mispredicted", 0 0, L_0x16b4f90;  alias, 1 drivers
v0x16ae2a0_0 .net "train_pc", 6 0, L_0x16b5280;  alias, 1 drivers
v0x16ae380_0 .net "train_taken", 0 0, L_0x16b4d70;  alias, 1 drivers
v0x16ae440_0 .net "train_valid", 0 0, v0x16b03e0_0;  alias, 1 drivers
E_0x164d4b0 .event posedge, v0x16ad8e0_0, v0x16ad9a0_0;
L_0x16b5410 .array/port v0x16ada60, L_0x16b5510;
L_0x16b5510 .concat [ 7 2 0 0], L_0x163d2c0, L_0x7f589ed12180;
L_0x16b5600 .part L_0x16b5410, 1, 1;
L_0x16b56f0 .functor MUXZ 1, L_0x7f589ed121c8, L_0x16b5600, v0x16afa60_0, C4<>;
L_0x16b58b0 .functor MUXZ 7, L_0x7f589ed12210, v0x16adc00_0, v0x16afa60_0, C4<>;
S_0x1642110 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1640710;
 .timescale -12 -12;
v0x167a730_0 .var/i "i", 31 0;
S_0x16ae660 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x163bd50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x16ae810 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x163cde0 .functor BUFZ 1, v0x16afb30_0, C4<0>, C4<0>, C4<0>;
L_0x7f589ed120a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16af2f0_0 .net *"_ivl_10", 0 0, L_0x7f589ed120a8;  1 drivers
L_0x7f589ed120f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16af3d0_0 .net *"_ivl_14", 6 0, L_0x7f589ed120f0;  1 drivers
L_0x7f589ed12138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16af4b0_0 .net *"_ivl_18", 6 0, L_0x7f589ed12138;  1 drivers
L_0x7f589ed12018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16af570_0 .net *"_ivl_2", 6 0, L_0x7f589ed12018;  1 drivers
L_0x7f589ed12060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16af650_0 .net *"_ivl_6", 0 0, L_0x7f589ed12060;  1 drivers
v0x16af780_0 .net "areset", 0 0, L_0x163cde0;  alias, 1 drivers
v0x16af820_0 .net "clk", 0 0, v0x16b3d20_0;  alias, 1 drivers
v0x16af8f0_0 .net "predict_pc", 6 0, L_0x16b4b40;  alias, 1 drivers
v0x16af9c0_0 .var "predict_pc_r", 6 0;
v0x16afa60_0 .var "predict_valid", 0 0;
v0x16afb30_0 .var "reset", 0 0;
v0x16afbd0_0 .net "tb_match", 0 0, L_0x16b5f50;  alias, 1 drivers
v0x16afc90_0 .net "train_history", 6 0, L_0x16b50f0;  alias, 1 drivers
v0x16afd80_0 .var "train_history_r", 6 0;
v0x16afe40_0 .net "train_mispredicted", 0 0, L_0x16b4f90;  alias, 1 drivers
v0x16aff10_0 .var "train_mispredicted_r", 0 0;
v0x16affb0_0 .net "train_pc", 6 0, L_0x16b5280;  alias, 1 drivers
v0x16b01b0_0 .var "train_pc_r", 6 0;
v0x16b0270_0 .net "train_taken", 0 0, L_0x16b4d70;  alias, 1 drivers
v0x16b0340_0 .var "train_taken_r", 0 0;
v0x16b03e0_0 .var "train_valid", 0 0;
v0x16b04b0_0 .var "wavedrom_enable", 0 0;
v0x16b0550_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x16b0630_0 .var "wavedrom_title", 511 0;
E_0x164c950/0 .event negedge, v0x16ad9a0_0;
E_0x164c950/1 .event posedge, v0x16ad9a0_0;
E_0x164c950 .event/or E_0x164c950/0, E_0x164c950/1;
L_0x16b4b40 .functor MUXZ 7, L_0x7f589ed12018, v0x16af9c0_0, v0x16afa60_0, C4<>;
L_0x16b4d70 .functor MUXZ 1, L_0x7f589ed12060, v0x16b0340_0, v0x16b03e0_0, C4<>;
L_0x16b4f90 .functor MUXZ 1, L_0x7f589ed120a8, v0x16aff10_0, v0x16b03e0_0, C4<>;
L_0x16b50f0 .functor MUXZ 7, L_0x7f589ed120f0, v0x16afd80_0, v0x16b03e0_0, C4<>;
L_0x16b5280 .functor MUXZ 7, L_0x7f589ed12138, v0x16b01b0_0, v0x16b03e0_0, C4<>;
S_0x16ae8d0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x16ae660;
 .timescale -12 -12;
v0x16aeb30_0 .var/2u "arfail", 0 0;
v0x16aec10_0 .var "async", 0 0;
v0x16aecd0_0 .var/2u "datafail", 0 0;
v0x16aed70_0 .var/2u "srfail", 0 0;
E_0x164c700 .event posedge, v0x16ad9a0_0;
E_0x162e9f0 .event negedge, v0x16ad9a0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x164c700;
    %wait E_0x164c700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16afb30_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x164c700;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x162e9f0;
    %load/vec4 v0x16afbd0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16aecd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16afb30_0, 0;
    %wait E_0x164c700;
    %load/vec4 v0x16afbd0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16aeb30_0, 0, 1;
    %wait E_0x164c700;
    %load/vec4 v0x16afbd0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16aed70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16afb30_0, 0;
    %load/vec4 v0x16aed70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x16aeb30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x16aec10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x16aecd0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x16aec10_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x16aee30 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x16ae660;
 .timescale -12 -12;
v0x16af030_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16af110 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x16ae660;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16b08b0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x163bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x16b15f0_0 .var "GHR", 6 0;
v0x16b16f0 .array "PHT", 0 127, 1 0;
v0x16b27b0_0 .net "areset", 0 0, L_0x163cde0;  alias, 1 drivers
v0x16b28d0_0 .net "clk", 0 0, v0x16b3d20_0;  alias, 1 drivers
v0x16b29c0_0 .var/i "i", 31 0;
v0x16b2ad0_0 .var "predict_history", 6 0;
v0x16b2bb0_0 .net "predict_pc", 6 0, L_0x16b4b40;  alias, 1 drivers
v0x16b2cc0_0 .var "predict_taken", 0 0;
v0x16b2d80_0 .net "predict_valid", 0 0, v0x16afa60_0;  alias, 1 drivers
v0x16b2e20_0 .net "train_history", 6 0, L_0x16b50f0;  alias, 1 drivers
v0x16b2f30_0 .net "train_mispredicted", 0 0, L_0x16b4f90;  alias, 1 drivers
v0x16b3020_0 .net "train_pc", 6 0, L_0x16b5280;  alias, 1 drivers
v0x16b3130_0 .net "train_taken", 0 0, L_0x16b4d70;  alias, 1 drivers
v0x16b3220_0 .net "train_valid", 0 0, v0x16b03e0_0;  alias, 1 drivers
E_0x1693620/0 .event anyedge, v0x16adf60_0, v0x16addc0_0, v0x16b15f0_0, v0x16b1210_0;
v0x16b16f0_0 .array/port v0x16b16f0, 0;
v0x16b16f0_1 .array/port v0x16b16f0, 1;
v0x16b16f0_2 .array/port v0x16b16f0, 2;
v0x16b16f0_3 .array/port v0x16b16f0, 3;
E_0x1693620/1 .event anyedge, v0x16b16f0_0, v0x16b16f0_1, v0x16b16f0_2, v0x16b16f0_3;
v0x16b16f0_4 .array/port v0x16b16f0, 4;
v0x16b16f0_5 .array/port v0x16b16f0, 5;
v0x16b16f0_6 .array/port v0x16b16f0, 6;
v0x16b16f0_7 .array/port v0x16b16f0, 7;
E_0x1693620/2 .event anyedge, v0x16b16f0_4, v0x16b16f0_5, v0x16b16f0_6, v0x16b16f0_7;
v0x16b16f0_8 .array/port v0x16b16f0, 8;
v0x16b16f0_9 .array/port v0x16b16f0, 9;
v0x16b16f0_10 .array/port v0x16b16f0, 10;
v0x16b16f0_11 .array/port v0x16b16f0, 11;
E_0x1693620/3 .event anyedge, v0x16b16f0_8, v0x16b16f0_9, v0x16b16f0_10, v0x16b16f0_11;
v0x16b16f0_12 .array/port v0x16b16f0, 12;
v0x16b16f0_13 .array/port v0x16b16f0, 13;
v0x16b16f0_14 .array/port v0x16b16f0, 14;
v0x16b16f0_15 .array/port v0x16b16f0, 15;
E_0x1693620/4 .event anyedge, v0x16b16f0_12, v0x16b16f0_13, v0x16b16f0_14, v0x16b16f0_15;
v0x16b16f0_16 .array/port v0x16b16f0, 16;
v0x16b16f0_17 .array/port v0x16b16f0, 17;
v0x16b16f0_18 .array/port v0x16b16f0, 18;
v0x16b16f0_19 .array/port v0x16b16f0, 19;
E_0x1693620/5 .event anyedge, v0x16b16f0_16, v0x16b16f0_17, v0x16b16f0_18, v0x16b16f0_19;
v0x16b16f0_20 .array/port v0x16b16f0, 20;
v0x16b16f0_21 .array/port v0x16b16f0, 21;
v0x16b16f0_22 .array/port v0x16b16f0, 22;
v0x16b16f0_23 .array/port v0x16b16f0, 23;
E_0x1693620/6 .event anyedge, v0x16b16f0_20, v0x16b16f0_21, v0x16b16f0_22, v0x16b16f0_23;
v0x16b16f0_24 .array/port v0x16b16f0, 24;
v0x16b16f0_25 .array/port v0x16b16f0, 25;
v0x16b16f0_26 .array/port v0x16b16f0, 26;
v0x16b16f0_27 .array/port v0x16b16f0, 27;
E_0x1693620/7 .event anyedge, v0x16b16f0_24, v0x16b16f0_25, v0x16b16f0_26, v0x16b16f0_27;
v0x16b16f0_28 .array/port v0x16b16f0, 28;
v0x16b16f0_29 .array/port v0x16b16f0, 29;
v0x16b16f0_30 .array/port v0x16b16f0, 30;
v0x16b16f0_31 .array/port v0x16b16f0, 31;
E_0x1693620/8 .event anyedge, v0x16b16f0_28, v0x16b16f0_29, v0x16b16f0_30, v0x16b16f0_31;
v0x16b16f0_32 .array/port v0x16b16f0, 32;
v0x16b16f0_33 .array/port v0x16b16f0, 33;
v0x16b16f0_34 .array/port v0x16b16f0, 34;
v0x16b16f0_35 .array/port v0x16b16f0, 35;
E_0x1693620/9 .event anyedge, v0x16b16f0_32, v0x16b16f0_33, v0x16b16f0_34, v0x16b16f0_35;
v0x16b16f0_36 .array/port v0x16b16f0, 36;
v0x16b16f0_37 .array/port v0x16b16f0, 37;
v0x16b16f0_38 .array/port v0x16b16f0, 38;
v0x16b16f0_39 .array/port v0x16b16f0, 39;
E_0x1693620/10 .event anyedge, v0x16b16f0_36, v0x16b16f0_37, v0x16b16f0_38, v0x16b16f0_39;
v0x16b16f0_40 .array/port v0x16b16f0, 40;
v0x16b16f0_41 .array/port v0x16b16f0, 41;
v0x16b16f0_42 .array/port v0x16b16f0, 42;
v0x16b16f0_43 .array/port v0x16b16f0, 43;
E_0x1693620/11 .event anyedge, v0x16b16f0_40, v0x16b16f0_41, v0x16b16f0_42, v0x16b16f0_43;
v0x16b16f0_44 .array/port v0x16b16f0, 44;
v0x16b16f0_45 .array/port v0x16b16f0, 45;
v0x16b16f0_46 .array/port v0x16b16f0, 46;
v0x16b16f0_47 .array/port v0x16b16f0, 47;
E_0x1693620/12 .event anyedge, v0x16b16f0_44, v0x16b16f0_45, v0x16b16f0_46, v0x16b16f0_47;
v0x16b16f0_48 .array/port v0x16b16f0, 48;
v0x16b16f0_49 .array/port v0x16b16f0, 49;
v0x16b16f0_50 .array/port v0x16b16f0, 50;
v0x16b16f0_51 .array/port v0x16b16f0, 51;
E_0x1693620/13 .event anyedge, v0x16b16f0_48, v0x16b16f0_49, v0x16b16f0_50, v0x16b16f0_51;
v0x16b16f0_52 .array/port v0x16b16f0, 52;
v0x16b16f0_53 .array/port v0x16b16f0, 53;
v0x16b16f0_54 .array/port v0x16b16f0, 54;
v0x16b16f0_55 .array/port v0x16b16f0, 55;
E_0x1693620/14 .event anyedge, v0x16b16f0_52, v0x16b16f0_53, v0x16b16f0_54, v0x16b16f0_55;
v0x16b16f0_56 .array/port v0x16b16f0, 56;
v0x16b16f0_57 .array/port v0x16b16f0, 57;
v0x16b16f0_58 .array/port v0x16b16f0, 58;
v0x16b16f0_59 .array/port v0x16b16f0, 59;
E_0x1693620/15 .event anyedge, v0x16b16f0_56, v0x16b16f0_57, v0x16b16f0_58, v0x16b16f0_59;
v0x16b16f0_60 .array/port v0x16b16f0, 60;
v0x16b16f0_61 .array/port v0x16b16f0, 61;
v0x16b16f0_62 .array/port v0x16b16f0, 62;
v0x16b16f0_63 .array/port v0x16b16f0, 63;
E_0x1693620/16 .event anyedge, v0x16b16f0_60, v0x16b16f0_61, v0x16b16f0_62, v0x16b16f0_63;
v0x16b16f0_64 .array/port v0x16b16f0, 64;
v0x16b16f0_65 .array/port v0x16b16f0, 65;
v0x16b16f0_66 .array/port v0x16b16f0, 66;
v0x16b16f0_67 .array/port v0x16b16f0, 67;
E_0x1693620/17 .event anyedge, v0x16b16f0_64, v0x16b16f0_65, v0x16b16f0_66, v0x16b16f0_67;
v0x16b16f0_68 .array/port v0x16b16f0, 68;
v0x16b16f0_69 .array/port v0x16b16f0, 69;
v0x16b16f0_70 .array/port v0x16b16f0, 70;
v0x16b16f0_71 .array/port v0x16b16f0, 71;
E_0x1693620/18 .event anyedge, v0x16b16f0_68, v0x16b16f0_69, v0x16b16f0_70, v0x16b16f0_71;
v0x16b16f0_72 .array/port v0x16b16f0, 72;
v0x16b16f0_73 .array/port v0x16b16f0, 73;
v0x16b16f0_74 .array/port v0x16b16f0, 74;
v0x16b16f0_75 .array/port v0x16b16f0, 75;
E_0x1693620/19 .event anyedge, v0x16b16f0_72, v0x16b16f0_73, v0x16b16f0_74, v0x16b16f0_75;
v0x16b16f0_76 .array/port v0x16b16f0, 76;
v0x16b16f0_77 .array/port v0x16b16f0, 77;
v0x16b16f0_78 .array/port v0x16b16f0, 78;
v0x16b16f0_79 .array/port v0x16b16f0, 79;
E_0x1693620/20 .event anyedge, v0x16b16f0_76, v0x16b16f0_77, v0x16b16f0_78, v0x16b16f0_79;
v0x16b16f0_80 .array/port v0x16b16f0, 80;
v0x16b16f0_81 .array/port v0x16b16f0, 81;
v0x16b16f0_82 .array/port v0x16b16f0, 82;
v0x16b16f0_83 .array/port v0x16b16f0, 83;
E_0x1693620/21 .event anyedge, v0x16b16f0_80, v0x16b16f0_81, v0x16b16f0_82, v0x16b16f0_83;
v0x16b16f0_84 .array/port v0x16b16f0, 84;
v0x16b16f0_85 .array/port v0x16b16f0, 85;
v0x16b16f0_86 .array/port v0x16b16f0, 86;
v0x16b16f0_87 .array/port v0x16b16f0, 87;
E_0x1693620/22 .event anyedge, v0x16b16f0_84, v0x16b16f0_85, v0x16b16f0_86, v0x16b16f0_87;
v0x16b16f0_88 .array/port v0x16b16f0, 88;
v0x16b16f0_89 .array/port v0x16b16f0, 89;
v0x16b16f0_90 .array/port v0x16b16f0, 90;
v0x16b16f0_91 .array/port v0x16b16f0, 91;
E_0x1693620/23 .event anyedge, v0x16b16f0_88, v0x16b16f0_89, v0x16b16f0_90, v0x16b16f0_91;
v0x16b16f0_92 .array/port v0x16b16f0, 92;
v0x16b16f0_93 .array/port v0x16b16f0, 93;
v0x16b16f0_94 .array/port v0x16b16f0, 94;
v0x16b16f0_95 .array/port v0x16b16f0, 95;
E_0x1693620/24 .event anyedge, v0x16b16f0_92, v0x16b16f0_93, v0x16b16f0_94, v0x16b16f0_95;
v0x16b16f0_96 .array/port v0x16b16f0, 96;
v0x16b16f0_97 .array/port v0x16b16f0, 97;
v0x16b16f0_98 .array/port v0x16b16f0, 98;
v0x16b16f0_99 .array/port v0x16b16f0, 99;
E_0x1693620/25 .event anyedge, v0x16b16f0_96, v0x16b16f0_97, v0x16b16f0_98, v0x16b16f0_99;
v0x16b16f0_100 .array/port v0x16b16f0, 100;
v0x16b16f0_101 .array/port v0x16b16f0, 101;
v0x16b16f0_102 .array/port v0x16b16f0, 102;
v0x16b16f0_103 .array/port v0x16b16f0, 103;
E_0x1693620/26 .event anyedge, v0x16b16f0_100, v0x16b16f0_101, v0x16b16f0_102, v0x16b16f0_103;
v0x16b16f0_104 .array/port v0x16b16f0, 104;
v0x16b16f0_105 .array/port v0x16b16f0, 105;
v0x16b16f0_106 .array/port v0x16b16f0, 106;
v0x16b16f0_107 .array/port v0x16b16f0, 107;
E_0x1693620/27 .event anyedge, v0x16b16f0_104, v0x16b16f0_105, v0x16b16f0_106, v0x16b16f0_107;
v0x16b16f0_108 .array/port v0x16b16f0, 108;
v0x16b16f0_109 .array/port v0x16b16f0, 109;
v0x16b16f0_110 .array/port v0x16b16f0, 110;
v0x16b16f0_111 .array/port v0x16b16f0, 111;
E_0x1693620/28 .event anyedge, v0x16b16f0_108, v0x16b16f0_109, v0x16b16f0_110, v0x16b16f0_111;
v0x16b16f0_112 .array/port v0x16b16f0, 112;
v0x16b16f0_113 .array/port v0x16b16f0, 113;
v0x16b16f0_114 .array/port v0x16b16f0, 114;
v0x16b16f0_115 .array/port v0x16b16f0, 115;
E_0x1693620/29 .event anyedge, v0x16b16f0_112, v0x16b16f0_113, v0x16b16f0_114, v0x16b16f0_115;
v0x16b16f0_116 .array/port v0x16b16f0, 116;
v0x16b16f0_117 .array/port v0x16b16f0, 117;
v0x16b16f0_118 .array/port v0x16b16f0, 118;
v0x16b16f0_119 .array/port v0x16b16f0, 119;
E_0x1693620/30 .event anyedge, v0x16b16f0_116, v0x16b16f0_117, v0x16b16f0_118, v0x16b16f0_119;
v0x16b16f0_120 .array/port v0x16b16f0, 120;
v0x16b16f0_121 .array/port v0x16b16f0, 121;
v0x16b16f0_122 .array/port v0x16b16f0, 122;
v0x16b16f0_123 .array/port v0x16b16f0, 123;
E_0x1693620/31 .event anyedge, v0x16b16f0_120, v0x16b16f0_121, v0x16b16f0_122, v0x16b16f0_123;
v0x16b16f0_124 .array/port v0x16b16f0, 124;
v0x16b16f0_125 .array/port v0x16b16f0, 125;
v0x16b16f0_126 .array/port v0x16b16f0, 126;
v0x16b16f0_127 .array/port v0x16b16f0, 127;
E_0x1693620/32 .event anyedge, v0x16b16f0_124, v0x16b16f0_125, v0x16b16f0_126, v0x16b16f0_127;
E_0x1693620 .event/or E_0x1693620/0, E_0x1693620/1, E_0x1693620/2, E_0x1693620/3, E_0x1693620/4, E_0x1693620/5, E_0x1693620/6, E_0x1693620/7, E_0x1693620/8, E_0x1693620/9, E_0x1693620/10, E_0x1693620/11, E_0x1693620/12, E_0x1693620/13, E_0x1693620/14, E_0x1693620/15, E_0x1693620/16, E_0x1693620/17, E_0x1693620/18, E_0x1693620/19, E_0x1693620/20, E_0x1693620/21, E_0x1693620/22, E_0x1693620/23, E_0x1693620/24, E_0x1693620/25, E_0x1693620/26, E_0x1693620/27, E_0x1693620/28, E_0x1693620/29, E_0x1693620/30, E_0x1693620/31, E_0x1693620/32;
S_0x16b1010 .scope begin, "$unm_blk_10" "$unm_blk_10" 4 54, 4 54 0, S_0x16b08b0;
 .timescale 0 0;
v0x16b1210_0 .var/i "index", 31 0;
S_0x16b1310 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 32, 4 32 0, S_0x16b08b0;
 .timescale 0 0;
v0x16b1510_0 .var/i "index", 31 0;
S_0x16b34d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x163bd50;
 .timescale -12 -12;
E_0x1693910 .event anyedge, v0x16b42d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16b42d0_0;
    %nor/r;
    %assign/vec4 v0x16b42d0_0, 0;
    %wait E_0x1693910;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16ae660;
T_4 ;
    %wait E_0x164c700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16afb30_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16afb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16afa60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16aff10_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x16afd80_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x16b01b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16b0340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16afa60_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x16af9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16aec10_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x16ae8d0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16af110;
    %join;
    %wait E_0x164c700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16afb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16afa60_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16af9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16afa60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16afd80_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16b01b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16b0340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16aff10_0, 0;
    %wait E_0x162e9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16afb30_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x16afd80_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x164c700;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16afd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b0340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x164c700;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16af110;
    %join;
    %wait E_0x164c700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16afb30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16af9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16afa60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16afd80_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16b01b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16b0340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16aff10_0, 0;
    %wait E_0x162e9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16afb30_0, 0;
    %wait E_0x164c700;
    %wait E_0x164c700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x16afd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b0340_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x164c700;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16afd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b0340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x16afd80_0, 0;
    %wait E_0x164c700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x164c700;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16af110;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x164c950;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x16b03e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16b0340_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x16b01b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x16af9c0_0, 0;
    %assign/vec4 v0x16afa60_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x16afd80_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x16aff10_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1640710;
T_5 ;
    %wait E_0x164d4b0;
    %load/vec4 v0x16ad8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1642110;
    %jmp t_0;
    .scope S_0x1642110;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x167a730_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x167a730_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x167a730_0;
    %store/vec4a v0x16ada60, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x167a730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x167a730_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1640710;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x16adc00_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x16adf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x16adc00_0;
    %load/vec4 v0x16adea0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x16adc00_0, 0;
T_5.5 ;
    %load/vec4 v0x16ae440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x16ae100_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16ada60, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x16ae380_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x16ae100_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16ada60, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x16ae100_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16ada60, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x16ae100_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16ada60, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x16ae380_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x16ae100_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16ada60, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x16ae100_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16ada60, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x16ae1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x16ae020_0;
    %load/vec4 v0x16ae380_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x16adc00_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x16b08b0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b29c0_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x16b29c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x16b29c0_0;
    %store/vec4a v0x16b16f0, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x16b29c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x16b29c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0x16b08b0;
T_7 ;
    %wait E_0x164d4b0;
    %load/vec4 v0x16b27b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16b15f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b29c0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x16b29c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x16b29c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16b16f0, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x16b29c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x16b29c0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x16b3220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0x16b1310;
    %jmp t_2;
    .scope S_0x16b1310;
t_3 ;
    %load/vec4 v0x16b3020_0;
    %pad/u 32;
    %load/vec4 v0x16b2e20_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x16b1510_0, 0, 32;
    %load/vec4 v0x16b3130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %ix/getv/s 4, v0x16b1510_0;
    %load/vec4a v0x16b16f0, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %ix/getv/s 4, v0x16b1510_0;
    %load/vec4a v0x16b16f0, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x16b1510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16b16f0, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0x16b1510_0;
    %load/vec4a v0x16b16f0, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %ix/getv/s 4, v0x16b1510_0;
    %load/vec4a v0x16b16f0, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x16b1510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16b16f0, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x16b2f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x16b2e20_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x16b3130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16b15f0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x16b15f0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x16b3130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16b15f0_0, 0;
T_7.14 ;
    %end;
    .scope S_0x16b08b0;
t_2 %join;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x16b2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x16b15f0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x16b2cc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16b15f0_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x16b08b0;
T_8 ;
    %wait E_0x1693620;
    %load/vec4 v0x16b2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_5, S_0x16b1010;
    %jmp t_4;
    .scope S_0x16b1010;
t_5 ;
    %load/vec4 v0x16b2bb0_0;
    %pad/u 32;
    %load/vec4 v0x16b15f0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x16b1210_0, 0, 32;
    %load/vec4 v0x16b15f0_0;
    %store/vec4 v0x16b2ad0_0, 0, 7;
    %ix/getv/s 4, v0x16b1210_0;
    %load/vec4a v0x16b16f0, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x16b2cc0_0, 0, 1;
    %end;
    .scope S_0x16b08b0;
t_4 %join;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b2cc0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x16b2ad0_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x163bd50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b3d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b42d0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x163bd50;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x16b3d20_0;
    %inv;
    %store/vec4 v0x16b3d20_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x163bd50;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16af820_0, v0x16b4540_0, v0x16b3d20_0, v0x16b3c80_0, v0x16b4190_0, v0x16b3fb0_0, v0x16b48a0_0, v0x16b4800_0, v0x16b46a0_0, v0x16b45e0_0, v0x16b4740_0, v0x16b40f0_0, v0x16b4050_0, v0x16b3f10_0, v0x16b3dc0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x163bd50;
T_12 ;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x163bd50;
T_13 ;
    %wait E_0x164c950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b4230_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b4230_0, 4, 32;
    %load/vec4 v0x16b4390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b4230_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b4230_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b4230_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x16b40f0_0;
    %load/vec4 v0x16b40f0_0;
    %load/vec4 v0x16b4050_0;
    %xor;
    %load/vec4 v0x16b40f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b4230_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b4230_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x16b3f10_0;
    %load/vec4 v0x16b3f10_0;
    %load/vec4 v0x16b3dc0_0;
    %xor;
    %load/vec4 v0x16b3f10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b4230_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x16b4230_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b4230_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/gshare/iter3/response4/top_module.sv";
