# Copyright (c) 2024 Renesas Electronics Corporation
# SPDX-License-Identifier: Apache-2.0

description: Renesas RA clock control node (sub-clock)

compatible: "renesas,ra-cgc-pclk"

include: [clock-controller.yaml, base.yaml]

properties:
  clk_src:
    type: int
    required: true
  clk_div:
    type: int
    required: true
    description: Prescale divider to calculate the subclock frequency from the
                 system clock frequency.
  clk_out:
    type: int

  "#clock-cells":
    const: 2


clock-cells:
  - mstp
  - stop_bit

