#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Aug 27 21:29:56 2024
# Process ID: 23307
# Current directory: /home/hakam/Repos/ChaosCore/syn
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/hakam/Repos/ChaosCore/syn/vivado.log
# Journal file: /home/hakam/Repos/ChaosCore/syn/vivado.jou
# Running On        :hakam-MS-7D46
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i3-12100F
# CPU Frequency     :3559.016 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16615 MB
# Swap memory       :4294 MB
# Total Virtual     :20910 MB
# Available Virtual :18019 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "SOC"
# set board_file "???"
# set board_name "ultra96v2"
# set fpga_part "xczu3eg-sbva484-1-i"
# set lib_dir [file normalize "./../hw/verilog"]
# set constraints_dir [file normalize "./constraints"]
# set bdf_dir [file normalize "./bdf"]
# set fp [open "$lib_dir/axi_filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/firrtl_black_box_resource_files.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc "${constraints_dir}/constraints.xdc"
# synth_design -top "$top_module" -part ${fpga_part} -mode out_of_context
Command: synth_design -top SOC -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2563.637 ; gain = 303.691 ; free physical = 7635 ; free virtual = 15617
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:188]
WARNING: [Synth 8-11065] parameter 'CL_M_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:189]
WARNING: [Synth 8-11065] parameter 'AUSER_WIDTH' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:191]
WARNING: [Synth 8-11065] parameter 'M_BASE_ADDR_INT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:218]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:229]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore_tile' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BP' [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'gshare' [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PHT_memory' [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_65536x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_65536x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'PHT_memory' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'gshare' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_4096x56' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_4096x56' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAS' [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_128x39' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_128x39' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BP' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'predecoder' [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x288' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x288.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x288' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x288.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'predecoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PC_gen' [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'PC_gen' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x288' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x288.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x288' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x288.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_frontend_memory_request' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x65' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x65' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_frontend_memory_request' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x54' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x54.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x54' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x54.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_packet_decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x744' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x744.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x744' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x744.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'fetch_packet_decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x744' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x744.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x744' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x744.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'rename' [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6157] synthesizing module 'free_list' [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:173]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:175]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'free_list' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
INFO: [Synth 8-6157] synthesizing module 'WAW_handler' [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'WAW_handler' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAT' [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAT' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet_1' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x744_0' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x744_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x744_0' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x744_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'rename' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'backend' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS' [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS_1' [/home/hakam/Repos/ChaosCore/hw/verilog/RS_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'MOB' [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'MOB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'sim_nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x32' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'sim_nReadmWrite' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU' [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'branch_unit' [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'branch_unit' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU_1' [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AGU' [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:70]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:72]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:74]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:77]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:80]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'AGU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'backend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_shared_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x70' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x70' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_shared_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_WB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_busy_64x1' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_busy_64x1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_WB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_entry_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x17' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x17' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_entry_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_64x54' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x54.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'fetch_64x54' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x54.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_instruction_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_final_AXI_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_final_AXI_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem_1' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'icache_ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x278' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x278' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'icache_ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_validator' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_validator' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_instruction_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_data_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x68' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x68' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue3_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_3x68' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_3x68' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue3_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_256x8' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_256x8' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem_32' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_64x21' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_64x21' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem_32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_data_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore_tile' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AXI_debug_printer' [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'AXI_debug_printer' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_wrap_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 1 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M00_BASE_ADDR bound to: 0 - type: integer 
	Parameter M00_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M00_CONNECT_READ bound to: 3 - type: integer 
	Parameter M00_CONNECT_WRITE bound to: 3 - type: integer 
	Parameter M00_SECURE bound to: 0 - type: integer 
	Parameter M01_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter M01_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M01_CONNECT_READ bound to: 3 - type: integer 
	Parameter M01_CONNECT_WRITE bound to: 3 - type: integer 
	Parameter M01_SECURE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 1 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 64'b1000000000000000000000000000000000000000000000000000000000000000 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001100000000000000000000000000000011000 
	Parameter M_CONNECT_READ bound to: 4'b1111 
	Parameter M_CONNECT_WRITE bound to: 4'b1111 
	Parameter M_SECURE bound to: 2'b00 
INFO: [Synth 8-251] Addressing configuration for axi_interconnect instance  [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:236]
INFO: [Synth 8-251] 0 (0): 0 / 24 -- 0-ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-251] 1 (0): 80000000 / 24 -- 80000000-80ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
	Parameter PORTS bound to: 4 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_wrap_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'SOC' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:51]
WARNING: [Synth 8-6014] Unused sequential element _R1_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:57]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:47]
WARNING: [Synth 8-6014] Unused sequential element io_fetch_packet_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:235]
WARNING: [Synth 8-6014] Unused sequential element REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:103]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x288.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x54.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x744.sv:47]
WARNING: [Synth 8-6014] Unused sequential element hasBeenResetReg_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:170]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x744_0.sv:47]
WARNING: [Synth 8-6014] Unused sequential element ready_memory_0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:2301]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:87]
WARNING: [Synth 8-6014] Unused sequential element _R1_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:93]
WARNING: [Synth 8-6014] Unused sequential element _R2_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:99]
WARNING: [Synth 8-6014] Unused sequential element _R3_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:105]
WARNING: [Synth 8-6014] Unused sequential element _R4_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:111]
WARNING: [Synth 8-6014] Unused sequential element _R5_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:117]
WARNING: [Synth 8-6014] Unused sequential element _R6_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:123]
WARNING: [Synth 8-6014] Unused sequential element _R7_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:129]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element monitor_output_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:109]
WARNING: [Synth 8-6014] Unused sequential element monitor_output_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:87]
WARNING: [Synth 8-6014] Unused sequential element hasBeenResetReg_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:51]
WARNING: [Synth 8-6014] Unused sequential element _R1_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:57]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:63]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x54.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:47]
WARNING: [Synth 8-6014] Unused sequential element replay_address_wr_data_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:190]
WARNING: [Synth 8-6014] Unused sequential element replay_address_wr_en_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:192]
WARNING: [Synth 8-6014] Unused sequential element hit_oh_vec_1_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:206]
WARNING: [Synth 8-6014] Unused sequential element miss_REG_1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:216]
WARNING: [Synth 8-6014] Unused sequential element miss_REG_2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:216]
WARNING: [Synth 8-6014] Unused sequential element CPU_response_bits_instructions_1_instruction_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:313]
WARNING: [Synth 8-6014] Unused sequential element CPU_response_bits_instructions_2_instruction_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:314]
WARNING: [Synth 8-6014] Unused sequential element CPU_response_bits_instructions_3_instruction_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:315]
WARNING: [Synth 8-6014] Unused sequential element CPU_response_valid_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:243]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x68.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x68.sv:47]
WARNING: [Synth 8-6014] Unused sequential element non_cacheable_buffer_0_data_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6280]
WARNING: [Synth 8-6014] Unused sequential element non_cacheable_buffer_0_memory_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6281]
WARNING: [Synth 8-6014] Unused sequential element non_cacheable_buffer_0_access_width_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6282]
WARNING: [Synth 8-6014] Unused sequential element output_cacheable_r_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6303]
WARNING: [Synth 8-6014] Unused sequential element output_cacheable_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6304]
WARNING: [Synth 8-6014] Unused sequential element valid_miss_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:269]
WARNING: [Synth 8-6014] Unused sequential element valid_miss_REG_2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:270]
WARNING: [Synth 8-6014] Unused sequential element data_memory_active_address_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:495]
WARNING: [Synth 8-6014] Unused sequential element data_memory_evict_address_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:498]
WARNING: [Synth 8-6014] Unused sequential element tag_hit_OH_1_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:541]
WARNING: [Synth 8-6014] Unused sequential element tag_hit_OH_2_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:543]
WARNING: [Synth 8-6014] Unused sequential element tag_hit_OH_3_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:545]
WARNING: [Synth 8-6014] Unused sequential element REG_3_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:3541]
WARNING: [Synth 8-6014] Unused sequential element PLRU_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:940]
WARNING: [Synth 8-6014] Unused sequential element REG_4_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5672]
WARNING: [Synth 8-6014] Unused sequential element REG_6_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:1460]
WARNING: [Synth 8-6014] Unused sequential element REG_7_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:1524]
WARNING: [Synth 8-6014] Unused sequential element writeback_set_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:2632]
WARNING: [Synth 8-6014] Unused sequential element writeback_dirty_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:2621]
WARNING: [Synth 8-6014] Unused sequential element cacheable_request_Q_io_enq_bits_write_valid_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6293]
WARNING: [Synth 8-6014] Unused sequential element cacheable_request_Q_io_enq_bits_read_valid_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6297]
WARNING: [Synth 8-6014] Unused sequential element cacheable_request_Q_io_enq_bits_read_address_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6300]
WARNING: [Synth 8-6014] Unused sequential element output_address_r_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6305]
WARNING: [Synth 8-3936] Found unconnected internal register 'cacheable_request_Q_io_enq_bits_read_address_REG_1_reg' and it is trimmed from '64' to '32' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6301]
WARNING: [Synth 8-6014] Unused sequential element valid_miss_REG_1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:269]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_4_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5306]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_5_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5307]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_6_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5308]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_7_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5309]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_8_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5310]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_9_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5311]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_10_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5312]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_11_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5313]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_12_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5314]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_13_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5315]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_14_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5316]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_15_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5317]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_16_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5318]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_17_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5319]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_18_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5320]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_19_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5321]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_20_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5322]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_21_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5323]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_22_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5324]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_23_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5325]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_24_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5326]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_25_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5327]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_26_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5328]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_27_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5329]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_28_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5330]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_29_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5331]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_30_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5332]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_31_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5333]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_0_REG_1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5335]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_1_REG_1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5336]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_2_REG_1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5337]
WARNING: [Synth 8-6014] Unused sequential element data_memories_data_in_3_REG_1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:5338]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[6] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[5] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[4] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[3] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[2] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[1] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[3] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[2] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module AXI_debug_printer is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3247.848 ; gain = 987.902 ; free physical = 6918 ; free virtual = 14913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3247.848 ; gain = 987.902 ; free physical = 6954 ; free virtual = 14948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3247.848 ; gain = 987.902 ; free physical = 6954 ; free virtual = 14948
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3247.848 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14948
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3400.691 ; gain = 0.000 ; free physical = 6877 ; free virtual = 14895
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3412.613 ; gain = 0.000 ; free physical = 6866 ; free virtual = 14884
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3412.613 ; gain = 1152.668 ; free physical = 5416 ; free virtual = 13430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3420.617 ; gain = 1160.672 ; free physical = 5441 ; free virtual = 13455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3420.617 ; gain = 1160.672 ; free physical = 5440 ; free virtual = 13454
---------------------------------------------------------------------------------
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "mem_65536x2:/Memory_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6430] The Block RAM "mem_4096x56:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "mem_128x39:/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x288:/Memory_reg" of size (depth=16 x width=288) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x65:/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x54:/Memory_reg" of size (depth=16 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x744:/Memory_reg" of size (depth=16 x width=744) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_2x744_0:/Memory_reg" of size (depth=2 x width=744) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x70:/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x17:/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fetch_64x54:/Memory_reg" of size (depth=64 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x2:/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "mem_64x278:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "ram_8x352:/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_2x352:/Memory_reg" of size (depth=2 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_8x68:/Memory_reg" of size (depth=8 x width=68) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_3x68:/Memory_reg" of size (depth=3 x width=68) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3424.703 ; gain = 1164.758 ; free physical = 252 ; free virtual = 7880
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 13    
	   3 Input   32 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 7     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 37    
	   2 Input    3 Bit       Adders := 29    
	   3 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 32    
	   3 Input    2 Bit       Adders := 6     
	   4 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 10    
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	              288 Bit    Registers := 1     
	              264 Bit    Registers := 2     
	              256 Bit    Registers := 4     
	              224 Bit    Registers := 1     
	               64 Bit    Registers := 35    
	               54 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 197   
	               21 Bit    Registers := 41    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 107   
	                7 Bit    Registers := 200   
	                6 Bit    Registers := 84    
	                5 Bit    Registers := 73    
	                4 Bit    Registers := 199   
	                3 Bit    Registers := 85    
	                2 Bit    Registers := 337   
	                1 Bit    Registers := 1860  
+---RAMs : 
	             224K Bit	(4096 X 56 bit)          RAMs := 1     
	             128K Bit	(65536 X 2 bit)          RAMs := 1     
	              17K Bit	(64 X 278 bit)          RAMs := 2     
	              11K Bit	(16 X 744 bit)          RAMs := 1     
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(16 X 288 bit)          RAMs := 1     
	               4K Bit	(64 X 70 bit)          RAMs := 1     
	               3K Bit	(64 X 54 bit)          RAMs := 5     
	               2K Bit	(8 X 352 bit)          RAMs := 2     
	               1K Bit	(16 X 65 bit)          RAMs := 1     
	               1K Bit	(2 X 744 bit)          RAMs := 1     
	               1K Bit	(64 X 17 bit)          RAMs := 4     
	              864 Bit	(16 X 54 bit)          RAMs := 1     
	              704 Bit	(2 X 352 bit)          RAMs := 1     
	              544 Bit	(8 X 68 bit)          RAMs := 2     
	              204 Bit	(3 X 68 bit)          RAMs := 1     
	              128 Bit	(64 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2048 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 29    
	   2 Input   64 Bit        Muxes := 108   
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 90    
	   4 Input   32 Bit        Muxes := 18    
	   6 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 111   
	   4 Input   21 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 304   
	   4 Input    8 Bit        Muxes := 96    
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 468   
	   2 Input    6 Bit        Muxes := 157   
	   2 Input    5 Bit        Muxes := 197   
	   2 Input    4 Bit        Muxes := 236   
	   4 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 234   
	   5 Input    3 Bit        Muxes := 17    
	   3 Input    3 Bit        Muxes := 17    
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 720   
	   3 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 18    
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 2147  
	   5 Input    1 Bit        Muxes := 48    
	   8 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design backend__GC0 has port _FU0_io_FU_input_ready driven by constant 1
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[4] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[3] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[2] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_address[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_memory_type[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_memory_type[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_access_width[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_access_width[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_is_unsigned driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[4] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[3] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[2] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_0_bits_wr_data[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port _FU1_io_FU_input_ready driven by constant 1
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_branch_taken driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GC0 has port io_FU_outputs_1_bits_target_address[4] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FU2/ALU /\io_FU_output_bits_fetch_PC_REG_reg[31] )
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FU1/ALU /\io_FU_output_bits_fetch_PC_REG_reg[31] )
INFO: [Synth 8-3886] merging instance 'FU0/branch_unit/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU0/branch_unit/io_FU_output_bits_RD_data_REG_reg[0]'
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch /bp/RAS/RAS_memory/mem_ext/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch /instruction_Q/ram_ext/Memory_reg" of size (depth=16 x width=288) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch /PC_Q/ram_ext/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch /BTB_Q/ram_ext/Memory_reg" of size (depth=16 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/rename/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg " of size (depth=2 x width=744) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_0/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_1/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_2/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_3/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'fetch_prediction_bank_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x54.sv:48]
INFO: [Synth 8-4471] merging register 'fetch_resolved_banks_0_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x54.sv:48]
INFO: [Synth 8-4471] merging register 'fetch_resolved_banks_1_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x54.sv:48]
INFO: [Synth 8-4471] merging register 'fetch_resolved_banks_2_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x54.sv:48]
INFO: [Synth 8-4471] merging register 'fetch_resolved_banks_3_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x54.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_output_ROB_index_REG_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:720]
INFO: [Synth 8-6904] The RAM "ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_0_ext/Memory_reg" of size (depth=64 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_1_ext/Memory_reg" of size (depth=64 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_2_ext/Memory_reg" of size (depth=64 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_3_ext/Memory_reg" of size (depth=64 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/fetch_prediction_bank_ext/Memory_reg" of size (depth=64 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/frontend/instruction_queue/ram_ext/Memory_reg" of size (depth=16 x width=744) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "\frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "\frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg " was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch/bp/RAS/RAS_memory/mem_ext/Memory_reg " of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch/instruction_Q/ram_ext/Memory_reg " of size (depth=16 x width=288) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch/PC_Q/ram_ext/Memory_reg " of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch/BTB_Q/ram_ext/Memory_reg " of size (depth=16 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/rename/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg " of size (depth=2 x width=744) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/frontend/instruction_queue/ram_ext/Memory_reg" of size (depth=16 x width=744) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_0_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_0_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_0_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_0_ext/Memory_reg" of size (depth=64 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_1_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_1_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_1_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_1_ext/Memory_reg" of size (depth=64 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_2_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_2_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_2_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_2_ext/Memory_reg" of size (depth=64 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_3_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_3_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_3_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_3_ext/Memory_reg" of size (depth=64 x width=54) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_prediction_bank_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_prediction_bank_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_prediction_bank_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/fetch_prediction_bank_ext/Memory_reg" of size (depth=64 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_0_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_1_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_2_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_3_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_prediction_bank_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance ROB/i_5/i_0/fetch_resolved_banks_0_ext/Memory_reg_0_63_35_41 from module extram__46 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance ROB/i_6/i_0/fetch_resolved_banks_1_ext/Memory_reg_0_63_35_41 from module extram__48 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance ROB/i_7/i_0/fetch_resolved_banks_2_ext/Memory_reg_0_63_35_41 from module extram__50 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance ROB/i_8/i_0/fetch_resolved_banks_3_ext/Memory_reg_0_63_35_41 from module extram__52 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_168_181 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_154_167 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_140_153 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_126_139 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_322_335 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_308_321 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_294_307 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_280_293 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_476_489 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_462_475 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_448_461 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_434_447 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_630_643 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_616_629 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_602_615 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_588_601 from module ChaosCore__GC0 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/instruction_fetch /\bp/prediction_skid_buffer/ram_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/gshare/PHT_io_writeEnableC_REG_reg' (FD) to 'frontend/instruction_fetch/bp/gshare/REG_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/instruction_fetch /\bp/gshare/REG_reg )
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[0]' (FDR) to 'frontend/instruction_fetch/bp/RAS/RAS_memory/din_buff_reg[0]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/RAS/RAS_memory/din_buff_reg[0]' (FDR) to 'frontend/instruction_fetch/bp/RAS/RAS_memory/din_buff_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/instruction_fetch /\PC_gen/PC_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[1]' (FDR) to 'frontend/instruction_fetch/bp/RAS/RAS_memory/din_buff_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/RAS/RAS_memory/din_buff_reg[1]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[2]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[3]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[4]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[5]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[6]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[7]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[8]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[9]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[10]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[11]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[12]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[13]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[14]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[15]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[16]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[17]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[18]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[19]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[20]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[21]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[22]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[23]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[24]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[25]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[26]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[27]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[28]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[29]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[30]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_target_reg[31]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[17]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[17]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTBbr_type_t_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/instruction_fetch /\bp/BTB/BTB_memory/hazard_reg_reg )
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_56_64 from module extram__28 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_42_55 from module extram__28 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_168_181 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_154_167 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_140_153 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_126_139 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_322_335 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_308_321 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_294_307 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_280_293 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_476_489 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_462_475 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_448_461 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_434_447 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_630_643 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_616_629 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_602_615 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/i_0/frontend/instruction_queue/ram_ext/Memory_reg_0_15_588_601 from module extram__34 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_42_55 from module extram__28 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_168_181 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_154_167 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_140_153 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_126_139 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_322_335 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_308_321 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_294_307 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_280_293 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_476_489 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_462_475 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_448_461 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_434_447 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_630_643 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_616_629 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_602_615 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_588_601 from module extram__32 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/rename/i_0/i_0/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg_0_1_168_181 from module extram__32 due to constant propagation
INFO: [Synth 8-4471] merging register 'LRU_memory_io_wr_addr_REG_reg[5:0]' into 'LRU_memory/mem_ext/_R0_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:303]
INFO: [Synth 8-6904] The RAM "instruction_cache/LRU_memory/mem_ext/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/non_cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=68) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/non_cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=68) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/CPU_response_skid_buffer/ram_ext/Memory_reg" of size (depth=3 x width=68) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/AXI_request_Q/ram_ext/Memory_reg" of size (depth=2 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_1/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_2/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_3/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_0/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_0/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_1/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_2/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_3/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_4/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_5/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_6/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_7/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_8/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_9/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_10/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_11/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_12/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_13/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_14/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_15/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_16/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_17/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_18/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_19/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_20/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_21/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_22/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_23/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_24/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_25/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_26/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_27/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_28/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_29/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_30/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_31/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "instruction_cache/LRU_memory/mem_ext/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/non_cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=68) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/non_cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=68) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/CPU_response_skid_buffer/ram_ext/Memory_reg" of size (depth=3 x width=68) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/AXI_request_Q/ram_ext/Memory_reg" of size (depth=2 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_1/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_2/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_3/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_0/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_5_5 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_8_8 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_7_7 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_6_6 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_11_11 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_10_10 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_9_9 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_14_14 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_13_13 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_12_12 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_17_17 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_16_16 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_15_15 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_20_20 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_19_19 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_18_18 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_5_5 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_8_8 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_7_7 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_6_6 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_11_11 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_10_10 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_9_9 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_14_14 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_13_13 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_12_12 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_17_17 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_16_16 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_15_15 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_20_20 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_19_19 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_18_18 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_5_5 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_8_8 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_7_7 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_6_6 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_11_11 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_10_10 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_9_9 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_14_14 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_13_13 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_12_12 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_17_17 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_16_16 from module extram__64 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_read_address_REG_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_read_address_REG_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_read_address_REG_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_read_address_REG_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_read_address_REG_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_8/\tag_memories_3/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_5/\tag_memories_1/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_6/\tag_memories_2/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_9/\tag_memories_0/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arsize_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arsize_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awsize_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awsize_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (instruction_cache/CPU_response_skid_buffer/\ram_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/CPU_response_skid_buffer/\ram_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AR_buf_arlen_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\request_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AR_buf_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[159] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 3436.629 ; gain = 1176.684 ; free physical = 327 ; free virtual = 6861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\frontend/instruction_fetch  | bp/BTB/BTB_memory/mem_ext/Memory_reg | 4 K x 56(READ_FIRST)   | W |   | 4 K x 56(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 4,2,1           | 
|instruction_cache            | data_memory_0/mem_ext/Memory_reg     | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|instruction_cache            | data_memory_1/mem_ext/Memory_reg     | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
+-----------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                         | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+
|\frontend/instruction_fetch         | bp/RAS/RAS_memory/mem_ext/Memory_reg                            | Implied   | 128 x 39             | RAM64M8 x 12   | 
|\frontend/instruction_fetch         | predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg          | Implied   | 2 x 288              | RAM32M16 x 21  | 
|\frontend/instruction_fetch         | instruction_Q/ram_ext/Memory_reg                                | Implied   | 16 x 288             | RAM32M16 x 21  | 
|\frontend/instruction_fetch         | PC_Q/ram_ext/Memory_reg                                         | Implied   | 16 x 65              | RAM32M16 x 5   | 
|\frontend/instruction_fetch         | BTB_Q/ram_ext/Memory_reg                                        | Implied   | 16 x 54              | RAM32M16 x 4   | 
|\frontend/rename                    | renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg               | Implied   | 2 x 743              | RAM32M16 x 54  | 
|ChaosCore__GC0                      | frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 744              | RAM32M16 x 54  | 
|ChaosCore__GC0                      | frontend/instruction_queue/ram_ext/Memory_reg                   | Implied   | 16 x 744             | RAM32M16 x 54  | 
|ROB                                 | shared_mem/mem_ext/Memory_reg                                   | Implied   | 64 x 70              | RAM64M8 x 20   | 
|ROB                                 | ROB_entry_banks_0/mem_ext/Memory_reg                            | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_1/mem_ext/Memory_reg                            | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_2/mem_ext/Memory_reg                            | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_3/mem_ext/Memory_reg                            | Implied   | 64 x 17              | RAM64M8 x 3    | 
|instruction_cache                   | LRU_memory/mem_ext/Memory_reg                                   | Implied   | 64 x 2               | RAM64X1S x 2   | 
|data_cache/cacheable_request_Q      | ram_ext/Memory_reg                                              | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/non_cacheable_request_Q  | ram_ext/Memory_reg                                              | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/cacheable_response_Q     | ram_ext/Memory_reg                                              | Implied   | 8 x 68               | RAM32M16 x 5   | 
|data_cache/non_cacheable_response_Q | ram_ext/Memory_reg                                              | Implied   | 8 x 68               | RAM32M16 x 5   | 
|data_cache/CPU_response_skid_buffer | ram_ext/Memory_reg                                              | Implied   | 4 x 68               | RAM32M16 x 5   | 
|data_cache                          | AXI_request_Q/ram_ext/Memory_reg                                | Implied   | 2 x 352              | RAM32M16 x 26  | 
|data_cache                          | tag_memories_1/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_2/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_3/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_0/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | data_memories_0/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_1/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_2/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_3/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_4/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_5/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_6/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_7/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_8/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_9/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_10/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_11/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_12/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_13/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_14/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_15/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_16/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_17/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_18/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_19/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_20/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_21/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_22/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_23/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_24/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_25/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_26/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_27/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_28/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_29/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_30/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_31/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 3534.410 ; gain = 1274.465 ; free physical = 249 ; free virtual = 6844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-7149.0/oG. 5.0ps)
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5584] The signal "ChaosCore_tilei_16/\ChaosCore_tile/instruction_cache /data_memory_0/mem_ext/Memory_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5584] The signal "ChaosCore_tilei_16/\ChaosCore_tile/instruction_cache /data_memory_1/mem_ext/Memory_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5582] The block RAM "ChaosCorei_3/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/gshare/PHT/mem_ext/Memory_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6430] The Block RAM "ChaosCorei_3/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "ChaosCorei_3/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "ChaosCorei_3/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/gshare/PHT/mem_ext/Memory_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5582] The block RAM "ChaosCorei_3/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/BTB/BTB_memory/mem_ext/Memory_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6430] The Block RAM "ChaosCorei_3/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/BTB/BTB_memory/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:33 ; elapsed = 00:03:35 . Memory (MB): peak = 4755.457 ; gain = 2495.512 ; free physical = 310 ; free virtual = 5647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                        | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ChaosCorei_3/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch  | bp/BTB/BTB_memory/mem_ext/Memory_reg | 4 K x 56(READ_FIRST)   | W |   | 4 K x 56(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      |                 | 
+-------------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                         | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+
|ROB                                 | shared_mem/mem_ext/Memory_reg                                   | Implied   | 64 x 70              | RAM64M8 x 20   | 
|ROB                                 | ROB_entry_banks_0/mem_ext/Memory_reg                            | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_1/mem_ext/Memory_reg                            | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_2/mem_ext/Memory_reg                            | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_3/mem_ext/Memory_reg                            | Implied   | 64 x 17              | RAM64M8 x 3    | 
|\frontend/instruction_fetch         | bp/RAS/RAS_memory/mem_ext/Memory_reg                            | Implied   | 128 x 39             | RAM64M8 x 12   | 
|\frontend/instruction_fetch         | predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg          | Implied   | 2 x 288              | RAM32M16 x 21  | 
|\frontend/instruction_fetch         | instruction_Q/ram_ext/Memory_reg                                | Implied   | 16 x 288             | RAM32M16 x 21  | 
|\frontend/instruction_fetch         | PC_Q/ram_ext/Memory_reg                                         | Implied   | 16 x 65              | RAM32M16 x 5   | 
|\frontend/instruction_fetch         | BTB_Q/ram_ext/Memory_reg                                        | Implied   | 16 x 54              | RAM32M16 x 4   | 
|\frontend/rename                    | renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg               | Implied   | 2 x 743              | RAM32M16 x 54  | 
|ChaosCore__GC0                      | frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 744              | RAM32M16 x 54  | 
|ChaosCore__GC0                      | frontend/instruction_queue/ram_ext/Memory_reg                   | Implied   | 16 x 744             | RAM32M16 x 54  | 
|instruction_cache                   | LRU_memory/mem_ext/Memory_reg                                   | Implied   | 64 x 2               | RAM64X1S x 2   | 
|data_cache/cacheable_request_Q      | ram_ext/Memory_reg                                              | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/non_cacheable_request_Q  | ram_ext/Memory_reg                                              | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/cacheable_response_Q     | ram_ext/Memory_reg                                              | Implied   | 8 x 68               | RAM32M16 x 5   | 
|data_cache/non_cacheable_response_Q | ram_ext/Memory_reg                                              | Implied   | 8 x 68               | RAM32M16 x 5   | 
|data_cache/CPU_response_skid_buffer | ram_ext/Memory_reg                                              | Implied   | 4 x 68               | RAM32M16 x 5   | 
|data_cache                          | AXI_request_Q/ram_ext/Memory_reg                                | Implied   | 2 x 352              | RAM32M16 x 26  | 
|data_cache                          | tag_memories_1/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_2/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_3/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_0/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | data_memories_0/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_1/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_2/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_3/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_4/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_5/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_6/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_7/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_8/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_9/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_10/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_11/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_12/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_13/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_14/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_15/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_16/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_17/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_18/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_19/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_20/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_21/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_22/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_23/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_24/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_25/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_26/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_27/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_28/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_29/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_30/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_31/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_3' (RAMB36E2_1) to 'ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_2'
INFO: [Synth 8-223] decloning instance 'ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_4' (RAMB36E2_1) to 'ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_2'
INFO: [Synth 8-223] decloning instance 'ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_5' (RAMB36E2_1) to 'ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_2'
INFO: [Synth 8-7052] The timing for the instance ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCorei_3/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:41 ; elapsed = 00:03:53 . Memory (MB): peak = 4767.383 ; gain = 2507.438 ; free physical = 214 ; free virtual = 2621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:46 ; elapsed = 00:04:00 . Memory (MB): peak = 4767.383 ; gain = 2507.438 ; free physical = 188 ; free virtual = 2624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:47 ; elapsed = 00:04:00 . Memory (MB): peak = 4767.383 ; gain = 2507.438 ; free physical = 187 ; free virtual = 2623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:51 ; elapsed = 00:04:05 . Memory (MB): peak = 4767.383 ; gain = 2507.438 ; free physical = 174 ; free virtual = 2608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:51 ; elapsed = 00:04:05 . Memory (MB): peak = 4767.383 ; gain = 2507.438 ; free physical = 172 ; free virtual = 2606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:52 ; elapsed = 00:04:07 . Memory (MB): peak = 4767.383 ; gain = 2507.438 ; free physical = 172 ; free virtual = 2607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:53 ; elapsed = 00:04:07 . Memory (MB): peak = 4767.383 ; gain = 2507.438 ; free physical = 172 ; free virtual = 2607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY8    |   135|
|2     |LUT1      |   102|
|3     |LUT2      |  2347|
|4     |LUT3      |  4153|
|5     |LUT4      |  2415|
|6     |LUT5      |  7983|
|7     |LUT6      | 29937|
|8     |MUXF7     |  3720|
|9     |MUXF8     |  1285|
|10    |RAM256X1S |   256|
|11    |RAM32M    |     4|
|12    |RAM32M16  |   183|
|13    |RAM64M    |     2|
|14    |RAM64M8   |   111|
|15    |RAM64X1S  |    22|
|16    |RAMB18E2  |     1|
|17    |RAMB36E2  |     9|
|19    |FDRE      | 13529|
|20    |FDSE      |     9|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:53 ; elapsed = 00:04:07 . Memory (MB): peak = 4767.383 ; gain = 2507.438 ; free physical = 172 ; free virtual = 2607
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 275 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:43 ; elapsed = 00:04:04 . Memory (MB): peak = 4767.383 ; gain = 2342.672 ; free physical = 10226 ; free virtual = 13707
Synthesis Optimization Complete : Time (s): cpu = 00:04:52 ; elapsed = 00:04:12 . Memory (MB): peak = 4767.383 ; gain = 2507.438 ; free physical = 10234 ; free virtual = 13700
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4767.383 ; gain = 0.000 ; free physical = 10181 ; free virtual = 13673
INFO: [Netlist 29-17] Analyzing 5718 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4767.383 ; gain = 0.000 ; free physical = 10268 ; free virtual = 13769
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 578 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 183 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 111 instances
  RAM64X1S => RAM64X1S (RAMS64E): 22 instances

Synth Design complete | Checksum: db981db5
INFO: [Common 17-83] Releasing license: Synthesis
642 Infos, 337 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:06 ; elapsed = 00:04:29 . Memory (MB): peak = 4767.383 ; gain = 3350.445 ; free physical = 10246 ; free virtual = 13756
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 13238.345; main = 3582.163; forked = 10341.991
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 20957.887; main = 4763.469; forked = 16194.422
# report_utilization -file utilization_synth.rpt -hierarchical -hierarchical_depth 10 -hierarchical_percentage
# report_timing_summary -file timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 5170.992 ; gain = 403.609 ; free physical = 10688 ; free virtual = 14388
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 5235.023 ; gain = 64.031 ; free physical = 10662 ; free virtual = 14365

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1e9337465

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10662 ; free virtual = 14365

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e9337465

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10482 ; free virtual = 14190

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e9337465

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10482 ; free virtual = 14190
Phase 1 Initialization | Checksum: 1e9337465

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10482 ; free virtual = 14190

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e9337465

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10480 ; free virtual = 14188

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e9337465

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10481 ; free virtual = 14189
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e9337465

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10481 ; free virtual = 14189

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 167 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 30 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 120853555

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10479 ; free virtual = 14187
Retarget | Checksum: 120853555
INFO: [Opt 31-389] Phase Retarget created 123 cells and removed 161 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 167ff5857

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10476 ; free virtual = 14185
Constant propagation | Checksum: 167ff5857
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 3 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: e6eb03c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10460 ; free virtual = 14177
Sweep | Checksum: e6eb03c4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: e6eb03c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10456 ; free virtual = 14173
BUFG optimization | Checksum: e6eb03c4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e6eb03c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10456 ; free virtual = 14173
Shift Register Optimization | Checksum: e6eb03c4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: e6eb03c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10456 ; free virtual = 14173
Post Processing Netlist | Checksum: e6eb03c4
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: b51ee148

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10456 ; free virtual = 14173

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10456 ; free virtual = 14173
Phase 9.2 Verifying Netlist Connectivity | Checksum: b51ee148

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10456 ; free virtual = 14173
Phase 9 Finalization | Checksum: b51ee148

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10456 ; free virtual = 14173
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             123  |             161  |                                              0  |
|  Constant propagation         |               2  |               3  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b51ee148

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5235.023 ; gain = 0.000 ; free physical = 10456 ; free virtual = 14173

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 7 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 7 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: fb85489c

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10216 ; free virtual = 13945
Ending Power Optimization Task | Checksum: fb85489c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 5307.059 ; gain = 72.035 ; free physical = 10216 ; free virtual = 13945

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fb85489c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10216 ; free virtual = 13945

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10216 ; free virtual = 13945
Ending Netlist Obfuscation Task | Checksum: 86ef51ad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10216 ; free virtual = 13945
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5307.059 ; gain = 136.066 ; free physical = 10216 ; free virtual = 13945
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10177 ; free virtual = 13912
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3da43726

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10177 ; free virtual = 13912
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10177 ; free virtual = 13912

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5cafda07

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10180 ; free virtual = 13917

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eb0a8258

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10140 ; free virtual = 13864

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eb0a8258

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10140 ; free virtual = 13864
Phase 1 Placer Initialization | Checksum: eb0a8258

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 10140 ; free virtual = 13865

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 103a0e55e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9958 ; free virtual = 13685

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 103a0e55e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9958 ; free virtual = 13685

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 103a0e55e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9392 ; free virtual = 13547

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 8e922e60

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9393 ; free virtual = 13548

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 8e922e60

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9393 ; free virtual = 13548
Phase 2.1.1 Partition Driven Placement | Checksum: 8e922e60

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9393 ; free virtual = 13548
Phase 2.1 Floorplanning | Checksum: 8e922e60

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9393 ; free virtual = 13548

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 8e922e60

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9393 ; free virtual = 13548

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: dbaf6f34

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9393 ; free virtual = 13548

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 135033213

Time (s): cpu = 00:04:06 ; elapsed = 00:01:14 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9216 ; free virtual = 13383

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1769 LUTNM shape to break, 382 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 282, two critical 1487, total 1000, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1149 nets or LUTs. Breaked 1000 LUTs, combined 149 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 71 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 30 nets.  Re-placed 117 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 0 new cell, deleted 42 existing cells and moved 117 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9263 ; free virtual = 13434
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/tag_memories_2/ram_ext/A[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/tag_memories_2/ram_ext/A[7]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1280 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/tag_memories_2/ram_ext/A[6]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1536 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/tag_memories_2/ram_ext/A[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/tag_memories_2/ram_ext/A[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/tag_memories_2/ram_ext/A[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/tag_memories_2/ram_ext/A[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-1132] Very high fanout net 'ChaosCore_tile/data_cache/tag_memories_2/ram_ext/A[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1024 to 257 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 257.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9266 ; free virtual = 13438

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |            149  |                  1149  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             42  |                    30  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |            191  |                  1179  |           0  |          10  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 10f03e1b3

Time (s): cpu = 00:04:13 ; elapsed = 00:01:19 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9292 ; free virtual = 13458
Phase 2.4 Global Placement Core | Checksum: 1789a26d0

Time (s): cpu = 00:04:44 ; elapsed = 00:01:28 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9338 ; free virtual = 13510
Phase 2 Global Placement | Checksum: 1789a26d0

Time (s): cpu = 00:04:44 ; elapsed = 00:01:28 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9338 ; free virtual = 13510

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17793cd4d

Time (s): cpu = 00:04:58 ; elapsed = 00:01:32 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9299 ; free virtual = 13483

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16c534eb8

Time (s): cpu = 00:05:04 ; elapsed = 00:01:33 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9297 ; free virtual = 13482

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: f38693c3

Time (s): cpu = 00:05:45 ; elapsed = 00:01:45 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9138 ; free virtual = 13325

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 15ea1e426

Time (s): cpu = 00:05:54 ; elapsed = 00:01:52 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8949 ; free virtual = 13235
Phase 3.3.2 Slice Area Swap | Checksum: 15ea1e426

Time (s): cpu = 00:05:55 ; elapsed = 00:01:52 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8957 ; free virtual = 13242
Phase 3.3 Small Shape DP | Checksum: 16149a879

Time (s): cpu = 00:06:02 ; elapsed = 00:01:54 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8968 ; free virtual = 13251

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 16a5980b7

Time (s): cpu = 00:06:04 ; elapsed = 00:01:56 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8940 ; free virtual = 13263

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1237256d4

Time (s): cpu = 00:06:04 ; elapsed = 00:01:56 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8942 ; free virtual = 13265

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1793e0c4b

Time (s): cpu = 00:06:40 ; elapsed = 00:02:13 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8985 ; free virtual = 13321
Phase 3 Detail Placement | Checksum: 1793e0c4b

Time (s): cpu = 00:06:40 ; elapsed = 00:02:13 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8985 ; free virtual = 13321

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d20d1fa9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.164 | TNS=-2017.013 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c64ff145

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9018 ; free virtual = 13360
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a0431949

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9018 ; free virtual = 13360
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d20d1fa9

Time (s): cpu = 00:07:08 ; elapsed = 00:02:20 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9018 ; free virtual = 13360

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.581. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 211e03eb1

Time (s): cpu = 00:07:43 ; elapsed = 00:02:49 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9011 ; free virtual = 13363

Time (s): cpu = 00:07:43 ; elapsed = 00:02:49 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 9013 ; free virtual = 13365
Phase 4.1 Post Commit Optimization | Checksum: 211e03eb1

Time (s): cpu = 00:07:44 ; elapsed = 00:02:49 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8968 ; free virtual = 13320

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 211e03eb1

Time (s): cpu = 00:07:55 ; elapsed = 00:02:54 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8825 ; free virtual = 13181

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|      South|                1x1|                8x8|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 211e03eb1

Time (s): cpu = 00:07:56 ; elapsed = 00:02:54 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8825 ; free virtual = 13181
Phase 4.3 Placer Reporting | Checksum: 211e03eb1

Time (s): cpu = 00:07:56 ; elapsed = 00:02:54 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8833 ; free virtual = 13179

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8833 ; free virtual = 13182

Time (s): cpu = 00:07:56 ; elapsed = 00:02:54 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8833 ; free virtual = 13182
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26a72b02f

Time (s): cpu = 00:07:56 ; elapsed = 00:02:55 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8833 ; free virtual = 13182
Ending Placer Task | Checksum: 18893fc13

Time (s): cpu = 00:07:56 ; elapsed = 00:02:55 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8833 ; free virtual = 13182
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:02 ; elapsed = 00:02:57 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8833 ; free virtual = 13182
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7a742ec8 ConstDB: 0 ShapeSum: ee8d558d RouteDB: 1f9277be
Nodegraph reading from file.  Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8861 ; free virtual = 13216
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 6c5de569 | NumContArr: d6690e67 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c818e90a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:04 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8921 ; free virtual = 13281

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c818e90a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:04 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8906 ; free virtual = 13265

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c818e90a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:04 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8906 ; free virtual = 13266

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 2c818e90a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8906 ; free virtual = 13266

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 221a29582

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8911 ; free virtual = 13271
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.305 | TNS=-94.009| WHS=0.000  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 51290
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23437
  Number of Partially Routed Nets     = 27853
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2109191f1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:11 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8972 ; free virtual = 13330

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2109191f1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:11 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8973 ; free virtual = 13330

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 28f0abdc9

Time (s): cpu = 00:01:42 ; elapsed = 00:00:29 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8990 ; free virtual = 13345

Phase 4.2 Update Timing
Phase 4.2 Update Timing | Checksum: 2bcf0a22e

Time (s): cpu = 00:01:47 ; elapsed = 00:00:30 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8990 ; free virtual = 13345
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4 Initial Routing | Checksum: 2ece943fd

Time (s): cpu = 00:01:56 ; elapsed = 00:00:32 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8990 ; free virtual = 13345

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      6.62|   32x32|      7.71|   32x32|      7.93|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|     11.63|   32x32|     14.44|   32x32|     11.95|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      3.30|     4x4|      2.29|   16x16|     10.07|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      3.94|   16x16|      2.64|   32x32|      8.37|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X5Y39->INT_X20Y70 (CLEL_L_X5Y39->CLEL_R_X20Y70)
	INT_X16Y50->INT_X31Y65 (CLEM_X16Y50->CLEL_R_X31Y65)
	INT_X16Y49->INT_X31Y64 (CLEM_X16Y49->CLEL_R_X31Y64)
	INT_X16Y48->INT_X31Y63 (CLEM_X16Y48->CLEL_R_X31Y63)
	INT_X16Y47->INT_X31Y62 (CLEM_X16Y47->CLEL_R_X31Y62)
SOUTH
	INT_X0Y131->INT_X31Y162 (PSS_ALTO_X0Y0->CLEL_R_X31Y162)
	INT_X0Y130->INT_X31Y161 (PSS_ALTO_X0Y0->CLEL_R_X31Y161)
	INT_X0Y129->INT_X31Y160 (PSS_ALTO_X0Y0->CLEL_R_X31Y160)
	INT_X0Y128->INT_X31Y159 (PSS_ALTO_X0Y0->CLEL_R_X31Y159)
EAST
	INT_X16Y119->INT_X23Y134 (CLEM_X16Y119->CLEL_R_X23Y134)
	INT_X32Y164->INT_X32Y171 (CLEM_R_X32Y164->CMT_RIGHT_X32Y120)
	INT_X32Y156->INT_X32Y163 (CLEM_R_X32Y156->CMT_RIGHT_X32Y120)
	INT_X32Y148->INT_X32Y155 (CLEM_R_X32Y148->XIPHY_BYTE_RIGHT_X32Y150)
	INT_X32Y140->INT_X32Y147 (CLEM_R_X32Y140->CMT_RIGHT_X32Y120)
WEST
	INT_X12Y122->INT_X19Y153 (BRAM_X12Y120->CLEL_R_X19Y153)
	INT_X8Y132->INT_X15Y139 (BRAM_X8Y130->CLEL_R_X15Y139)
	INT_X8Y139->INT_X15Y146 (BRAM_X8Y135->CLEL_R_X15Y146)
	INT_X8Y131->INT_X15Y138 (BRAM_X8Y130->CLEL_R_X15Y138)
	INT_X8Y130->INT_X15Y137 (BRAM_X8Y130->CLEL_R_X15Y137)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X3Y42->INT_X26Y73 (CLEM_X3Y42->DSP_X26Y70)
	INT_X16Y52->INT_X31Y67 (CLEM_X16Y52->CLEL_R_X31Y67)
	INT_X16Y51->INT_X31Y66 (CLEM_X16Y51->CLEL_R_X31Y66)
	INT_X16Y50->INT_X31Y65 (CLEM_X16Y50->CLEL_R_X31Y65)
	INT_X16Y49->INT_X31Y64 (CLEM_X16Y49->CLEL_R_X31Y64)
SOUTH
	INT_X0Y116->INT_X31Y163 (PSS_ALTO_X0Y0->CLEL_R_X31Y163)
	INT_X0Y116->INT_X31Y147 (PSS_ALTO_X0Y0->CLEL_R_X31Y147)
	INT_X0Y115->INT_X31Y146 (PSS_ALTO_X0Y0->CLEL_R_X31Y146)
	INT_X0Y114->INT_X31Y145 (PSS_ALTO_X0Y0->CLEL_R_X31Y145)
	INT_X0Y113->INT_X31Y144 (PSS_ALTO_X0Y0->CLEL_R_X31Y144)
WEST
	INT_X10Y125->INT_X17Y148 (INT_X10Y125->CLEL_R_X17Y148)
	INT_X8Y132->INT_X15Y139 (BRAM_X8Y130->CLEL_R_X15Y139)
	INT_X8Y131->INT_X15Y138 (BRAM_X8Y130->CLEL_R_X15Y138)
	INT_X8Y130->INT_X15Y137 (BRAM_X8Y130->CLEL_R_X15Y137)
	INT_X8Y129->INT_X15Y136 (BRAM_X8Y125->CLEL_R_X15Y136)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X11Y37->INT_X26Y68 (CLEM_X11Y37->DSP_X26Y65)
	INT_X16Y47->INT_X31Y62 (CLEM_X16Y47->CLEL_R_X31Y62)
	INT_X16Y46->INT_X31Y61 (CLEM_X16Y46->CLEL_R_X31Y61)
	INT_X16Y45->INT_X31Y60 (CLEM_X16Y45->CLEL_R_X31Y60)
	INT_X16Y44->INT_X31Y59 (CLEM_X16Y44->CLEL_R_X31Y59)
SOUTH
	INT_X16Y124->INT_X31Y171 (CLEM_X16Y124->CLEL_R_X31Y171)
	INT_X16Y148->INT_X31Y163 (CLEM_X16Y148->CLEL_R_X31Y163)
	INT_X16Y132->INT_X31Y147 (CLEM_X16Y132->CLEL_R_X31Y147)
	INT_X16Y147->INT_X31Y162 (CLEM_X16Y147->CLEL_R_X31Y162)
	INT_X16Y131->INT_X31Y146 (CLEM_X16Y131->CLEL_R_X31Y146)
EAST
	INT_X16Y116->INT_X31Y131 (CLEM_X16Y116->CLEL_R_X31Y131)
	INT_X32Y164->INT_X32Y179 (CLEM_R_X32Y164->XIPHY_BYTE_RIGHT_X32Y165)
	INT_X32Y148->INT_X32Y163 (CLEM_R_X32Y148->CMT_RIGHT_X32Y120)
	INT_X32Y132->INT_X32Y147 (CLEM_R_X32Y132->CMT_RIGHT_X32Y120)
WEST
	INT_X5Y123->INT_X20Y154 (CLEL_L_X5Y123->CLEL_R_X20Y154)
	INT_X4Y132->INT_X19Y147 (CLEM_X4Y132->CLEL_R_X19Y147)
	INT_X4Y131->INT_X19Y146 (CLEM_X4Y131->CLEL_R_X19Y146)
	INT_X4Y130->INT_X19Y145 (CLEM_X4Y130->CLEL_R_X19Y145)
	INT_X4Y129->INT_X19Y144 (CLEM_X4Y129->CLEL_R_X19Y144)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 2ece943fd

Time (s): cpu = 00:01:58 ; elapsed = 00:00:33 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8990 ; free virtual = 13345

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 65860
 Number of Nodes with overlaps = 13848
 Number of Nodes with overlaps = 3501
 Number of Nodes with overlaps = 1034
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.679 | TNS=-3637.073| WHS=0.018  | THS=0.000  |

Phase 5.2 Global Iteration 1 | Checksum: 288e4f281

Time (s): cpu = 00:07:13 ; elapsed = 00:02:24 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8984 ; free virtual = 13359

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 545
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.378 | TNS=-3461.139| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1aa84f3d5

Time (s): cpu = 00:07:55 ; elapsed = 00:02:42 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8983 ; free virtual = 13358

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 489
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.222 | TNS=-3265.226| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 2d45176d5

Time (s): cpu = 00:08:44 ; elapsed = 00:03:06 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8983 ; free virtual = 13358

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 541
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.080 | TNS=-2905.731| WHS=N/A    | THS=N/A    |

Phase 5.5 Global Iteration 4 | Checksum: 1c05ab44d

Time (s): cpu = 00:09:23 ; elapsed = 00:03:24 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8978 ; free virtual = 13353
Phase 5 Rip-up And Reroute | Checksum: 1c05ab44d

Time (s): cpu = 00:09:23 ; elapsed = 00:03:24 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8978 ; free virtual = 13353

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.080 | TNS=-2905.731| WHS=0.018  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.080 | TNS=-2905.731| WHS=0.018  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1fc73d066

Time (s): cpu = 00:09:36 ; elapsed = 00:03:26 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8981 ; free virtual = 13356

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1fc73d066

Time (s): cpu = 00:09:36 ; elapsed = 00:03:26 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8981 ; free virtual = 13356
Phase 6 Delay and Skew Optimization | Checksum: 1fc73d066

Time (s): cpu = 00:09:36 ; elapsed = 00:03:26 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8981 ; free virtual = 13356

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.080 | TNS=-2850.797| WHS=0.018  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 20dc54066

Time (s): cpu = 00:09:42 ; elapsed = 00:03:28 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8981 ; free virtual = 13357
Phase 7 Post Hold Fix | Checksum: 20dc54066

Time (s): cpu = 00:09:42 ; elapsed = 00:03:28 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8981 ; free virtual = 13357

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.6723 %
  Global Horizontal Routing Utilization  = 27.8026 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 85.9155%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X15Y64 -> INT_X15Y64
   INT_X16Y62 -> INT_X16Y62
   INT_X16Y61 -> INT_X16Y61
South Dir 1x1 Area, Max Cong = 82.9384%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 90.3846%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X18Y127 -> INT_X18Y127
West Dir 1x1 Area, Max Cong = 84.6154%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 20dc54066

Time (s): cpu = 00:09:43 ; elapsed = 00:03:28 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8981 ; free virtual = 13357

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20dc54066

Time (s): cpu = 00:09:44 ; elapsed = 00:03:28 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8981 ; free virtual = 13357

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20dc54066

Time (s): cpu = 00:09:48 ; elapsed = 00:03:30 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8981 ; free virtual = 13356

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 20dc54066

Time (s): cpu = 00:09:49 ; elapsed = 00:03:30 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8981 ; free virtual = 13356

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 20dc54066

Time (s): cpu = 00:09:50 ; elapsed = 00:03:31 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8972 ; free virtual = 13348

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.080 | TNS=-2850.797| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 13 Post Router Timing | Checksum: 20dc54066

Time (s): cpu = 00:09:50 ; elapsed = 00:03:31 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8972 ; free virtual = 13348
Time taken to check if laguna hold fix is required (in secs): 0

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.060 | TNS=-2674.413 | WHS=0.019 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 20dc54066

Time (s): cpu = 00:10:15 ; elapsed = 00:03:37 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8959 ; free virtual = 13334
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.060 | TNS=-2674.413 | WHS=0.019 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clock. Processed net: ChaosCore_tile/ChaosCore/backend/MOB/MOB_11_fwd_data_0[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clock. Processed net: ChaosCore_tile/ChaosCore/backend/MOB/MOB_13_MOB_STATE_reg_n_0_[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clock. Processed net: ChaosCore_tile/ChaosCore/backend/MOB/MOB_11_fwd_data_0[5]_i_2_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.060 | TNS=-2674.413 | WHS=0.019 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8955 ; free virtual = 13331
Phase 14.2 Critical Path Optimization | Checksum: 21b832ac0

Time (s): cpu = 00:10:19 ; elapsed = 00:03:38 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8955 ; free virtual = 13331
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8955 ; free virtual = 13331
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.060 | TNS=-2674.413 | WHS=0.019 | THS=0.000 |
Phase 14 Physical Synthesis in Router | Checksum: 21b832ac0

Time (s): cpu = 00:10:20 ; elapsed = 00:03:39 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8955 ; free virtual = 13331
Total Elapsed time in route_design: 218.74 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 1707be8c8

Time (s): cpu = 00:10:20 ; elapsed = 00:03:39 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8955 ; free virtual = 13331
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1707be8c8

Time (s): cpu = 00:10:21 ; elapsed = 00:03:40 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8955 ; free virtual = 13331

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:27 ; elapsed = 00:03:42 . Memory (MB): peak = 5307.059 ; gain = 0.000 ; free physical = 8955 ; free virtual = 13331
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 21:41:39 2024...
