{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 22:42:05 2015 " "Info: Processing started: Mon Jun 22 22:42:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BitmapVerifier -c BitmapVerifier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BitmapVerifier -c BitmapVerifier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "l " "Warning: Node \"l\" is a latch" {  } { { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "r " "Warning: Node \"r\" is a latch" {  } { { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c " "Warning: Node \"c\" is a latch" {  } { { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operator " "Warning: Node \"operator\" is a latch" {  } { { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "enable " "Info: Assuming node \"enable\" is a latch enable. Will not compute fmax for this pin." {  } { { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "enable register register l operator 380.08 MHz Internal " "Info: Clock \"enable\" Internal fmax is restricted to 380.08 MHz between source register \"l\" and destination register \"operator\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.301 ns + Longest register register " "Info: + Longest register to register delay is 1.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns l 1 REG LCCOMB_X48_Y24_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y24_N14; Fanout = 1; REG Node = 'l'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { l } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.521 ns) 0.833 ns operator~0 2 COMB LCCOMB_X48_Y24_N0 1 " "Info: 2: + IC(0.312 ns) + CELL(0.521 ns) = 0.833 ns; Loc. = LCCOMB_X48_Y24_N0; Fanout = 1; COMB Node = 'operator~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { l operator~0 } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 1.301 ns operator 3 REG LCCOMB_X48_Y24_N8 1 " "Info: 3: + IC(0.290 ns) + CELL(0.178 ns) = 1.301 ns; Loc. = LCCOMB_X48_Y24_N8; Fanout = 1; REG Node = 'operator'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { operator~0 operator } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.699 ns ( 53.73 % ) " "Info: Total cell delay = 0.699 ns ( 53.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 46.27 % ) " "Info: Total interconnect delay = 0.602 ns ( 46.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { l operator~0 operator } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.301 ns" { l {} operator~0 {} operator {} } { 0.000ns 0.312ns 0.290ns } { 0.000ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.113 ns - Smallest " "Info: - Smallest clock skew is 0.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 2.972 ns + Shortest register " "Info: + Shortest clock path from clock \"enable\" to destination register is 2.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns enable 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns enable~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'enable~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { enable enable~clkctrl } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.319 ns) 2.972 ns operator 3 REG LCCOMB_X48_Y24_N8 1 " "Info: 3: + IC(1.389 ns) + CELL(0.319 ns) = 2.972 ns; Loc. = LCCOMB_X48_Y24_N8; Fanout = 1; REG Node = 'operator'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { enable~clkctrl operator } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 45.26 % ) " "Info: Total cell delay = 1.345 ns ( 45.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 54.74 % ) " "Info: Total interconnect delay = 1.627 ns ( 54.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { enable enable~clkctrl operator } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { enable {} enable~combout {} enable~clkctrl {} operator {} } { 0.000ns 0.000ns 0.238ns 1.389ns } { 0.000ns 1.026ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable source 2.859 ns - Longest register " "Info: - Longest clock path from clock \"enable\" to source register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns enable 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns enable~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'enable~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { enable enable~clkctrl } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.178 ns) 2.859 ns l 3 REG LCCOMB_X48_Y24_N14 1 " "Info: 3: + IC(1.417 ns) + CELL(0.178 ns) = 2.859 ns; Loc. = LCCOMB_X48_Y24_N14; Fanout = 1; REG Node = 'l'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { enable~clkctrl l } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 42.11 % ) " "Info: Total cell delay = 1.204 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.655 ns ( 57.89 % ) " "Info: Total interconnect delay = 1.655 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { enable enable~clkctrl l } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { enable {} enable~combout {} enable~clkctrl {} l {} } { 0.000ns 0.000ns 0.238ns 1.417ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { enable enable~clkctrl operator } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { enable {} enable~combout {} enable~clkctrl {} operator {} } { 0.000ns 0.000ns 0.238ns 1.389ns } { 0.000ns 1.026ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { enable enable~clkctrl l } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { enable {} enable~combout {} enable~clkctrl {} l {} } { 0.000ns 0.000ns 0.238ns 1.417ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.154 ns + " "Info: + Micro setup delay of destination is 1.154 ns" {  } { { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { l operator~0 operator } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.301 ns" { l {} operator~0 {} operator {} } { 0.000ns 0.312ns 0.290ns } { 0.000ns 0.521ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { enable enable~clkctrl operator } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { enable {} enable~combout {} enable~clkctrl {} operator {} } { 0.000ns 0.000ns 0.238ns 1.389ns } { 0.000ns 1.026ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { enable enable~clkctrl l } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { enable {} enable~combout {} enable~clkctrl {} l {} } { 0.000ns 0.000ns 0.238ns 1.417ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operator } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { operator {} } {  } {  } "" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 15 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r pos_y\[2\] enable 15.220 ns register " "Info: tsu for register \"r\" (data pin = \"pos_y\[2\]\", clock pin = \"enable\") is 15.220 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.268 ns + Longest pin register " "Info: + Longest pin to register delay is 17.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns pos_y\[2\] 1 PIN PIN_F15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_F15; Fanout = 5; PIN Node = 'pos_y\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pos_y[2] } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.068 ns) + CELL(0.545 ns) 7.466 ns lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|StageOut\[3\]~1 2 COMB LCCOMB_X48_Y20_N2 2 " "Info: 2: + IC(6.068 ns) + CELL(0.545 ns) = 7.466 ns; Loc. = LCCOMB_X48_Y20_N2; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|StageOut\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.613 ns" { pos_y[2] lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[3]~1 } "NODE_NAME" } } { "db/alt_u_div_cve.tdf" "" { Text "F:/MC/Verifiers/BitmapVerifier/db/alt_u_div_cve.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.495 ns) 8.255 ns lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_1~3 3 COMB LCCOMB_X48_Y20_N6 1 " "Info: 3: + IC(0.294 ns) + CELL(0.495 ns) = 8.255 ns; Loc. = LCCOMB_X48_Y20_N6; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[3]~1 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.335 ns lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_1~5 4 COMB LCCOMB_X48_Y20_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.335 ns; Loc. = LCCOMB_X48_Y20_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~3 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.793 ns lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_1~6 5 COMB LCCOMB_X48_Y20_N10 5 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 8.793 ns; Loc. = LCCOMB_X48_Y20_N10; Fanout = 5; COMB Node = 'lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~5 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.513 ns) 9.636 ns lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|StageOut\[6\]~4 6 COMB LCCOMB_X48_Y20_N24 1 " "Info: 6: + IC(0.330 ns) + CELL(0.513 ns) = 9.636 ns; Loc. = LCCOMB_X48_Y20_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|StageOut\[6\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~6 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[6]~4 } "NODE_NAME" } } { "db/alt_u_div_cve.tdf" "" { Text "F:/MC/Verifiers/BitmapVerifier/db/alt_u_div_cve.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.517 ns) 10.469 ns lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_2~1 7 COMB LCCOMB_X48_Y20_N26 1 " "Info: 7: + IC(0.316 ns) + CELL(0.517 ns) = 10.469 ns; Loc. = LCCOMB_X48_Y20_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[6]~4 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.549 ns lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_2~3 8 COMB LCCOMB_X48_Y20_N28 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 10.549 ns; Loc. = LCCOMB_X48_Y20_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~1 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.007 ns lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_2~4 9 COMB LCCOMB_X48_Y20_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 11.007 ns; Loc. = LCCOMB_X48_Y20_N30; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_rcm:auto_generated\|sign_div_unsign_5kh:divider\|alt_u_div_cve:divider\|op_2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~3 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.495 ns) 12.757 ns Add1~1 10 COMB LCCOMB_X48_Y24_N22 2 " "Info: 10: + IC(1.255 ns) + CELL(0.495 ns) = 12.757 ns; Loc. = LCCOMB_X48_Y24_N22; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~4 Add1~1 } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.215 ns Add1~2 11 COMB LCCOMB_X48_Y24_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 13.215 ns; Loc. = LCCOMB_X48_Y24_N24; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~1 Add1~2 } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.319 ns) 13.843 ns Mux2~0 12 COMB LCCOMB_X48_Y24_N20 1 " "Info: 12: + IC(0.309 ns) + CELL(0.319 ns) = 13.843 ns; Loc. = LCCOMB_X48_Y24_N20; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { Add1~2 Mux2~0 } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.544 ns) 14.711 ns Mux2~1 13 COMB LCCOMB_X48_Y24_N6 1 " "Info: 13: + IC(0.324 ns) + CELL(0.544 ns) = 14.711 ns; Loc. = LCCOMB_X48_Y24_N6; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { Mux2~0 Mux2~1 } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.545 ns) 15.571 ns Mux2~2 14 COMB LCCOMB_X48_Y24_N16 1 " "Info: 14: + IC(0.315 ns) + CELL(0.545 ns) = 15.571 ns; Loc. = LCCOMB_X48_Y24_N16; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Mux2~1 Mux2~2 } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.545 ns) 16.439 ns Mux2~5 15 COMB LCCOMB_X48_Y24_N30 1 " "Info: 15: + IC(0.323 ns) + CELL(0.545 ns) = 16.439 ns; Loc. = LCCOMB_X48_Y24_N30; Fanout = 1; COMB Node = 'Mux2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { Mux2~2 Mux2~5 } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.521 ns) 17.268 ns r 16 REG LCCOMB_X48_Y24_N4 1 " "Info: 16: + IC(0.308 ns) + CELL(0.521 ns) = 17.268 ns; Loc. = LCCOMB_X48_Y24_N4; Fanout = 1; REG Node = 'r'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { Mux2~5 r } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.426 ns ( 43.00 % ) " "Info: Total cell delay = 7.426 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.842 ns ( 57.00 % ) " "Info: Total interconnect delay = 9.842 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.268 ns" { pos_y[2] lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[3]~1 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~3 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~5 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~6 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[6]~4 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~1 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~3 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~4 Add1~1 Add1~2 Mux2~0 Mux2~1 Mux2~2 Mux2~5 r } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.268 ns" { pos_y[2] {} pos_y[2]~combout {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[3]~1 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~3 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~5 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~6 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[6]~4 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~1 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~3 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~4 {} Add1~1 {} Add1~2 {} Mux2~0 {} Mux2~1 {} Mux2~2 {} Mux2~5 {} r {} } { 0.000ns 0.000ns 6.068ns 0.294ns 0.000ns 0.000ns 0.330ns 0.316ns 0.000ns 0.000ns 1.255ns 0.000ns 0.309ns 0.324ns 0.315ns 0.323ns 0.308ns } { 0.000ns 0.853ns 0.545ns 0.495ns 0.080ns 0.458ns 0.513ns 0.517ns 0.080ns 0.458ns 0.495ns 0.458ns 0.319ns 0.544ns 0.545ns 0.545ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.813 ns + " "Info: + Micro setup delay of destination is 0.813 ns" {  } { { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 2.861 ns - Shortest register " "Info: - Shortest clock path from clock \"enable\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns enable 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns enable~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'enable~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { enable enable~clkctrl } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.178 ns) 2.861 ns r 3 REG LCCOMB_X48_Y24_N4 1 " "Info: 3: + IC(1.419 ns) + CELL(0.178 ns) = 2.861 ns; Loc. = LCCOMB_X48_Y24_N4; Fanout = 1; REG Node = 'r'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { enable~clkctrl r } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 42.08 % ) " "Info: Total cell delay = 1.204 ns ( 42.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.657 ns ( 57.92 % ) " "Info: Total interconnect delay = 1.657 ns ( 57.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { enable enable~clkctrl r } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { enable {} enable~combout {} enable~clkctrl {} r {} } { 0.000ns 0.000ns 0.238ns 1.419ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.268 ns" { pos_y[2] lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[3]~1 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~3 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~5 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~6 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[6]~4 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~1 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~3 lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~4 Add1~1 Add1~2 Mux2~0 Mux2~1 Mux2~2 Mux2~5 r } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.268 ns" { pos_y[2] {} pos_y[2]~combout {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[3]~1 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~3 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~5 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_1~6 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|StageOut[6]~4 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~1 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~3 {} lpm_divide:Div1|lpm_divide_rcm:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider|op_2~4 {} Add1~1 {} Add1~2 {} Mux2~0 {} Mux2~1 {} Mux2~2 {} Mux2~5 {} r {} } { 0.000ns 0.000ns 6.068ns 0.294ns 0.000ns 0.000ns 0.330ns 0.316ns 0.000ns 0.000ns 1.255ns 0.000ns 0.309ns 0.324ns 0.315ns 0.323ns 0.308ns } { 0.000ns 0.853ns 0.545ns 0.495ns 0.080ns 0.458ns 0.513ns 0.517ns 0.080ns 0.458ns 0.495ns 0.458ns 0.319ns 0.544ns 0.545ns 0.545ns 0.521ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { enable enable~clkctrl r } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { enable {} enable~combout {} enable~clkctrl {} r {} } { 0.000ns 0.000ns 0.238ns 1.419ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "enable approve operator 6.876 ns register " "Info: tco from clock \"enable\" to destination pin \"approve\" through register \"operator\" is 6.876 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable source 2.972 ns + Longest register " "Info: + Longest clock path from clock \"enable\" to source register is 2.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns enable 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns enable~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'enable~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { enable enable~clkctrl } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.319 ns) 2.972 ns operator 3 REG LCCOMB_X48_Y24_N8 1 " "Info: 3: + IC(1.389 ns) + CELL(0.319 ns) = 2.972 ns; Loc. = LCCOMB_X48_Y24_N8; Fanout = 1; REG Node = 'operator'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { enable~clkctrl operator } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 45.26 % ) " "Info: Total cell delay = 1.345 ns ( 45.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 54.74 % ) " "Info: Total interconnect delay = 1.627 ns ( 54.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { enable enable~clkctrl operator } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { enable {} enable~combout {} enable~clkctrl {} operator {} } { 0.000ns 0.000ns 0.238ns 1.389ns } { 0.000ns 1.026ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.904 ns + Longest register pin " "Info: + Longest register to pin delay is 3.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns operator 1 REG LCCOMB_X48_Y24_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y24_N8; Fanout = 1; REG Node = 'operator'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operator } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(2.840 ns) 3.904 ns approve 2 PIN PIN_F20 0 " "Info: 2: + IC(1.064 ns) + CELL(2.840 ns) = 3.904 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'approve'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.904 ns" { operator approve } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 72.75 % ) " "Info: Total cell delay = 2.840 ns ( 72.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 27.25 % ) " "Info: Total interconnect delay = 1.064 ns ( 27.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.904 ns" { operator approve } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.904 ns" { operator {} approve {} } { 0.000ns 1.064ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { enable enable~clkctrl operator } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { enable {} enable~combout {} enable~clkctrl {} operator {} } { 0.000ns 0.000ns 0.238ns 1.389ns } { 0.000ns 1.026ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.904 ns" { operator approve } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.904 ns" { operator {} approve {} } { 0.000ns 1.064ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "c pos_y\[0\] enable -2.792 ns register " "Info: th for register \"c\" (data pin = \"pos_y\[0\]\", clock pin = \"enable\") is -2.792 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 2.860 ns + Longest register " "Info: + Longest clock path from clock \"enable\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns enable 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns enable~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'enable~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { enable enable~clkctrl } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.178 ns) 2.860 ns c 3 REG LCCOMB_X48_Y24_N10 1 " "Info: 3: + IC(1.418 ns) + CELL(0.178 ns) = 2.860 ns; Loc. = LCCOMB_X48_Y24_N10; Fanout = 1; REG Node = 'c'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { enable~clkctrl c } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 42.10 % ) " "Info: Total cell delay = 1.204 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.656 ns ( 57.90 % ) " "Info: Total interconnect delay = 1.656 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { enable enable~clkctrl c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { enable {} enable~combout {} enable~clkctrl {} c {} } { 0.000ns 0.000ns 0.238ns 1.418ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.652 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns pos_y\[0\] 1 PIN PIN_L22 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 4; PIN Node = 'pos_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pos_y[0] } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.322 ns) 2.170 ns Mux1~1 2 COMB LCCOMB_X49_Y17_N2 1 " "Info: 2: + IC(0.822 ns) + CELL(0.322 ns) = 2.170 ns; Loc. = LCCOMB_X49_Y17_N2; Fanout = 1; COMB Node = 'Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { pos_y[0] Mux1~1 } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.322 ns) 3.384 ns Mux1~4 3 COMB LCCOMB_X48_Y20_N12 1 " "Info: 3: + IC(0.892 ns) + CELL(0.322 ns) = 3.384 ns; Loc. = LCCOMB_X48_Y20_N12; Fanout = 1; COMB Node = 'Mux1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { Mux1~1 Mux1~4 } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.545 ns) 4.819 ns Mux1~5 4 COMB LCCOMB_X48_Y24_N2 1 " "Info: 4: + IC(0.890 ns) + CELL(0.545 ns) = 4.819 ns; Loc. = LCCOMB_X48_Y24_N2; Fanout = 1; COMB Node = 'Mux1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { Mux1~4 Mux1~5 } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.521 ns) 5.652 ns c 5 REG LCCOMB_X48_Y24_N10 1 " "Info: 5: + IC(0.312 ns) + CELL(0.521 ns) = 5.652 ns; Loc. = LCCOMB_X48_Y24_N10; Fanout = 1; REG Node = 'c'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { Mux1~5 c } "NODE_NAME" } } { "BitmapVerifier.vhd" "" { Text "F:/MC/Verifiers/BitmapVerifier/BitmapVerifier.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 48.41 % ) " "Info: Total cell delay = 2.736 ns ( 48.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.916 ns ( 51.59 % ) " "Info: Total interconnect delay = 2.916 ns ( 51.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.652 ns" { pos_y[0] Mux1~1 Mux1~4 Mux1~5 c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.652 ns" { pos_y[0] {} pos_y[0]~combout {} Mux1~1 {} Mux1~4 {} Mux1~5 {} c {} } { 0.000ns 0.000ns 0.822ns 0.892ns 0.890ns 0.312ns } { 0.000ns 1.026ns 0.322ns 0.322ns 0.545ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { enable enable~clkctrl c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { enable {} enable~combout {} enable~clkctrl {} c {} } { 0.000ns 0.000ns 0.238ns 1.418ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.652 ns" { pos_y[0] Mux1~1 Mux1~4 Mux1~5 c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.652 ns" { pos_y[0] {} pos_y[0]~combout {} Mux1~1 {} Mux1~4 {} Mux1~5 {} c {} } { 0.000ns 0.000ns 0.822ns 0.892ns 0.890ns 0.312ns } { 0.000ns 1.026ns 0.322ns 0.322ns 0.545ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 22:42:07 2015 " "Info: Processing ended: Mon Jun 22 22:42:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
