
---------- Begin Simulation Statistics ----------
final_tick                               881734800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185143                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846036                       # Number of bytes of host memory used
host_op_rate                                   189022                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7507.30                       # Real time elapsed on the host
host_tick_rate                               29528068                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1389925336                       # Number of instructions simulated
sim_ops                                    1419047911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.221676                       # Number of seconds simulated
sim_ticks                                221675970500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3027692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6055709                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.941985                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      50190338                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     50219473                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      4737949                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     75133776                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits          355                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          717                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          362                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      93818983                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2540842                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       143090931                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      142815483                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      4739766                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53637645                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     16943943                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           31                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    144989370                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    315428060                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    322269902                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    422127352                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.763442                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.894127                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    325728267     77.16%     77.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     37770819      8.95%     86.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     14920282      3.53%     89.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      9261730      2.19%     91.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      5184295      1.23%     93.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6048227      1.43%     94.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3545053      0.84%     95.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2724736      0.65%     95.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     16943943      4.01%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    422127352                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1357208                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       279642860                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            78336346                       # Number of loads committed
system.switch_cpus_1.commit.membars                26                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    214400314     66.53%     66.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        37751      0.01%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           14      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            2      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           21      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           39      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           36      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc           26      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     78336346     24.31%     90.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29495344      9.15%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    322269902                       # Class of committed instruction
system.switch_cpus_1.commit.refs            107831690                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts             267                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         314925333                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           321767175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.407800                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.407800                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    277166994                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          458                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     47344975                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    506386632                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       66415248                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        81899789                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      4772508                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1614                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     13038556                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  4                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          93818983                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        85012891                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           351165405                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1881300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            520976860                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1401                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        24694                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       9545900                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                3                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.211613                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     87328613                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     52731535                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.175086                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    443293096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.200844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.459283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      329192917     74.26%     74.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       23029345      5.20%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        9453162      2.13%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       12318042      2.78%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       11978911      2.70%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       12706720      2.87%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3928427      0.89%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7068410      1.59%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33617162      7.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    443293096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 58845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      5654335                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       69239401                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              876963                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.969013                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          148913904                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35754858                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     165960063                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    108320976                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           64                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1586420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     41527577                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    467150806                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    113159046                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      7768345                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    429613986                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1045705                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     29139856                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      4772508                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     30690198                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      2101984                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7586819                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        54937                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        35937                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       858279                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     29984630                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     12032233                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        35937                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      3012214                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2642121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       408202924                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           407926589                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.615231                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       251139113                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.920097                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            409473344                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      575036822                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     307828553                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.710328                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.710328                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         3223      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    285274195     65.22%     65.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        38047      0.01%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           48      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           14      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            4      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            3      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            5      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           26      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           49      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           44      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            3      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc           32      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    115477966     26.40%     91.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     36588672      8.37%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    437382331                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6542266                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.014958                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1738797     26.58%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            6      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            2      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     26.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      4533662     69.30%     95.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       269799      4.12%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    443919595                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1325804966                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    407925198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    610812702                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        466273779                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       437382331                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           64                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    144506667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1208343                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    102890226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    443293096                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.986666                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.661263                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    284099581     64.09%     64.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     46652967     10.52%     74.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     37589887      8.48%     83.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     28159784      6.35%     89.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     23318822      5.26%     94.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     10687303      2.41%     97.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      7391725      1.67%     98.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      3136131      0.71%     99.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2256896      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    443293096                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.986535                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses         1779                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads         3401                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses         1391                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes         3003                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  4                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     19567708                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13146141                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    108320976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     41527577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     298993318                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          104                       # number of misc regfile writes
system.switch_cpus_1.numCycles              443351941                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     212315581                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    352685197                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     20607473                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       72104758                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     49477301                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       757221                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    834551019                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    492649167                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    545675059                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        88115701                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      4322937                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      4772508                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     65973804                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      192989862                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    653994224                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        10736                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          152                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        57049767                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           64                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups         2087                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          872440081                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         955741185                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads           1461                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes           212                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4933461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9866922                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2335                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            2413361                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       743765                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2283910                       # Transaction distribution
system.membus.trans_dist::ReadExReq            595009                       # Transaction distribution
system.membus.trans_dist::ReadExResp           595009                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2413361                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19648                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9064063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9064063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    240136640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               240136640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3028018                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3028018    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3028018                       # Request fanout histogram
system.membus.reqLayer0.occupancy          9597430250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16326088750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 881734800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 881734800000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4164822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1875767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          680                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6086431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           748963                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          748963                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4164143                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        19675                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        19675                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14798341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14800382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    386886848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              386973888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3029418                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47600960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7962880                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017246                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7960511     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2369      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7962880                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6066143000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7379495000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           48                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1905368                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1905416                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           48                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1905368                       # number of overall hits
system.l2.overall_hits::total                 1905416                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          633                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3007738                       # number of demand (read+write) misses
system.l2.demand_misses::total                3008371                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          633                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3007738                       # number of overall misses
system.l2.overall_misses::total               3008371                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     56864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 282537729500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     282594593500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     56864000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 282537729500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    282594593500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4913106                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4913787                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4913106                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4913787                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.929515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.612187                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.612231                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.929515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.612187                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.612231                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 89832.543444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 93936.948464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93936.084845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 89832.543444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 93936.948464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93936.084845                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              743765                       # number of writebacks
system.l2.writebacks::total                    743765                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3007738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3008371                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3007738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3008371                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     50544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 252460349001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 252510893001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     50544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 252460349001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 252510893001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.929515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.612187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.612231                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.929515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.612187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.612231                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79848.341232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 83936.948298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83936.088003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79848.341232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 83936.948298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83936.088003                       # average overall mshr miss latency
system.l2.replacements                        3029418                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1132002                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1132002                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1132002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1132002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          680                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              680                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          680                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          680                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          593                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           593                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       153954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                153954                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       595009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              595009                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  62065810000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   62065810000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       748963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            748963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.794444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.794444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 104310.707905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104310.707905                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       595009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         595009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  56115719501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  56115719501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.794444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.794444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 94310.707067                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94310.707067                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          633                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              633                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     56864000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56864000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.929515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89832.543444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89832.543444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     50544000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50544000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.929515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.929515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79848.341232                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79848.341232                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1751414                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1751414                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      2412729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2412729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 220471919500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 220471919500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      4164143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4164143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.579406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.579406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 91378.650275                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91378.650275                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      2412729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2412729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 196344629500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 196344629500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.579406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.579406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 81378.650275                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81378.650275                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data           27                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                27                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data        19648                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           19648                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data        19675                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19675                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.998628                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998628                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data        19648                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        19648                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data    381721000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    381721000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.998628                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998628                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19427.982492                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19427.982492                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.991324                       # Cycle average of tags in use
system.l2.tags.total_refs                     9876697                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3033541                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.255831                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.515227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     4.058845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     1.394742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4069.022510                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.993414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          748                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3224                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  81964557                       # Number of tag accesses
system.l2.tags.data_accesses                 81964557                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        40448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    192495232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          192535680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        40448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47600960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47600960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      3007738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3008370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       743765                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             743765                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       182465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    868363096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             868545560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       182465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           182465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      214732160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214732160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      214732160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       182465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    868363096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1083277720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    743531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   2991860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003812591250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44818                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44818                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6264764                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             700668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3008370                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     743765                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3008370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   743765                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15878                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   234                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            188506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            184378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            186664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            189303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            182273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            182139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            191252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            194118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            177308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            176540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           192009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           192869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           184210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           190407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           191363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             46480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             44434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             50033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            46888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            45671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46495                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72256530250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14962460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            128365755250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24145.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42895.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1328895                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  317006                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3008370                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               743765                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1568857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  728354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  484194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  211053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  51379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  50033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  51056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  51456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  45779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  45759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     51                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2090096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    114.398236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.086510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.147597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1548166     74.07%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       380385     18.20%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        63699      3.05%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27920      1.34%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18746      0.90%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10527      0.50%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7557      0.36%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6296      0.30%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26800      1.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2090096                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.769691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.875463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        44779     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           28      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44818                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.589607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.392423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.988316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         44658     99.64%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            56      0.12%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            16      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             3      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             2      0.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             1      0.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             2      0.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.00%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            1      0.00%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            5      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            2      0.00%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           57      0.13%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44818                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              191519488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1016192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47584832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               192535680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47600960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       863.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    868.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  221689289000                       # Total gap between requests
system.mem_ctrls.avgGap                      59083.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        40448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    191479040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     47584832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 182464.522017283773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 863778963.358592748642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 214659405.314298599958                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      3007738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       743765                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     24440750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 128341314500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5381902546750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     38672.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     42670.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7236025.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7566457920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4021644990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10666153260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1944241200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17498800800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      90496546470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8915954400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       141109799040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.558842                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22355012500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7402200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 191918758000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7356884640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3910269330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10700239620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1936896660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17498800800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      89806258800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9497249280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       140706599130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.739971                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23870159500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7402200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 190403611000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000003543                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     85011905                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1160015450                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000003543                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     85011905                       # number of overall hits
system.cpu.icache.overall_hits::total      1160015450                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          985                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2608                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1623                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          985                       # number of overall misses
system.cpu.icache.overall_misses::total          2608                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     78754999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78754999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     78754999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78754999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000005166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     85012890                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1160018058                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000005166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     85012890                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1160018058                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 79954.313706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30197.468942                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 79954.313706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30197.468942                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          631                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    90.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1791                       # number of writebacks
system.cpu.icache.writebacks::total              1791                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          304                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          304                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          304                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          304                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     58423499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58423499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     58423499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58423499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85790.747430                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85790.747430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85790.747430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85790.747430                       # average overall mshr miss latency
system.cpu.icache.replacements                   1791                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000003543                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     85011905                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1160015450                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          985                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2608                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     78754999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78754999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000005166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     85012890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1160018058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 79954.313706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30197.468942                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          304                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     58423499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58423499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85790.747430                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85790.747430                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.797276                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1160017753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2303                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          503698.546678                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   457.745171                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    43.052105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.894034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.084086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978120                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4640074535                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4640074535                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    357759140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     21958789                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    109973090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        489691019                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    357760378                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     21958789                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    109973223                       # number of overall hits
system.cpu.dcache.overall_hits::total       489692390                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     13702703                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       996517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9109668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23808888                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     13702706                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       996517                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9109866                       # number of overall misses
system.cpu.dcache.overall_misses::total      23809089                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52184632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 551155016885                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 603339648885                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52184632000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 551155016885                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 603339648885                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    371461843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22955306                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    119082758                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    513499907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    371463084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22955306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    119083089                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    513501479                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036889                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.043411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.076499                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046366                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.036888                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.043411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.076500                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046366                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52367.026353                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 60502.206764                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25340.941958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52367.026353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 60500.891768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25340.728026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     80840961                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        31853                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2182603                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             447                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.038784                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.259508                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6228367                       # number of writebacks
system.cpu.dcache.writebacks::total           6228367                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      4177076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4177076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      4177076                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4177076                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       996517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4932592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5929109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       996517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4932780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5929297                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  51188115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 311596355867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 362784470867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  51188115000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 311601830867                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 362789945867                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.043411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.041422                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.043411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.041423                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011547                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51367.026353                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 63170.916197                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61187.013237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51367.026353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 63169.618525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61185.996564                       # average overall mshr miss latency
system.cpu.dcache.replacements               19631491                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    259021849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     18721034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     82086593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       359829476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10670797                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       789694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7500580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18961071                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  35845245000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 434259258000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 470104503000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    269692646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19510728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     89587173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    378790547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040475                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.083724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 45391.309798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 57896.757051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24793.140799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3336626                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3336626                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       789694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4163954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4953648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  35055551000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 245452970000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 280508521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.040475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.046479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 44391.309798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 58947.089713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56626.655951                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     98737291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3237755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     27886497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      129861543                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2992486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       206823                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1589461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4788770                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  16339387000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 116245971933                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 132585358933                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    101729777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3444578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     29475958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    134650313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.060043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.053924                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79001.788969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 73135.466635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27686.725178                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data       840450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       840450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       206823                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       749011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       955834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  16132564000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  65513225915                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  81645789915                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.060043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.025411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78001.788969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 87466.306790                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85418.377998                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1238                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data          133                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          198                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          201                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1241                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data          331                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1572                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.598187                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.127863                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data          188                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          188                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data      5475000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5475000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.567976                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.119593                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 29122.340426                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29122.340426                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        39420                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data        19627                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        59047                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data    649786952                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    649786952                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        39420                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data        19627                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        59047                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 33106.789219                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 11004.571816                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data        19627                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        19627                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data    630159952                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    630159952                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.332396                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 32106.789219                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32106.789219                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           76                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          114                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       467000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       467000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.155556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057851                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 66714.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66714.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.022222                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008264                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           76                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994964                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           509324609                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19632003                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.943589                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   296.785731                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    86.500513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   128.708720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.579660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.168946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.251384                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2073638811                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2073638811                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 881734800000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 510990799500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 370744000500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
