Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 445c7d054ac743c282cbec6cdc57eea5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ring_oscillator_wrapper_behav xil_defaultlib.ring_oscillator_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay
Compiling module xil_defaultlib.ring_oscillator_Delay_0_1
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.ring_oscillator_util_vector_logi...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.ring_oscillator_util_vector_logi...
Compiling module xil_defaultlib.ring_oscillator_util_vector_logi...
Compiling module xil_defaultlib.ring_oscillator_util_vector_logi...
Compiling module xil_defaultlib.ring_oscillator
Compiling module xil_defaultlib.ring_oscillator_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot ring_oscillator_wrapper_behav
