// Seed: 1669352516
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  logic id_4, id_5, id_6;
  assign id_4 = 1'b0;
endmodule
