{:input (genetic.crossover/dumb-crossover 1765347275 (genetic.mutation/change-constant-value 1815323314 (genetic.mutation/change-names-remove-clause 659658994 (genetic.mutation/change-names-remove-clause 1414398409 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")))))) (genetic.mutation/change-constant-value 37146181 (genetic.mutation/change-constant-value 472290878 (genetic.mutation/change-constant-value 268082848 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , \\wire13_5_:missing , \\wire9_:missing , wire10_37, wire11_43, wire14_51, \\wire62_31_40_56_44_34_:missing_16_52_49 , wire18_51, wire20_51, wire21_51, wire22_60, wire23_51);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire1;\n  input wire10_37;\n  wire wire10_37;\n  input wire11_43;\n  wire wire11_43;\n  wire wire13_32;\n  wire wire13_38;\n  wire wire13_39;\n  wire wire13_41;\n  wire wire13_42;\n  wire wire13_48;\n  wire wire13_53;\n  wire wire13_54;\n  wire wire13_55;\n  wire wire13_57;\n  wire wire13_58;\n  input \\wire13_5_:missing ;\n  wire \\wire13_5_:missing ;\n  wire wire13_6;\n  wire wire13_61;\n  wire wire13_63;\n  wire wire13_7;\n  input wire14_51;\n  wire wire14_51;\n  output wire18_51;\n  wire wire18_51;\n  output wire20_51;\n  wire wire20_51;\n  output wire21_51;\n  wire wire21_51;\n  output wire22_60;\n  wire wire22_60;\n  output wire23_51;\n  wire wire23_51;\n  wire wire25;\n  wire wire27;\n  wire wire28_31;\n  wire \\wire28_:missing ;\n  wire wire29_55;\n  wire \\wire29_:missing ;\n  wire wire30_35;\n  wire wire30_37;\n  wire wire30_51;\n  wire wire32_33;\n  wire wire35_36;\n  wire \\wire50_:missing ;\n  wire \\wire57_:missing ;\n  wire \\wire61_:missing ;\n  input \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  wire \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  wire \\wire6_:missing ;\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_54 ;\n  wire \\wire:missing_62 ;\n  wire \\wire:missing_63 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'hx >> { \\wire13_5_:missing , \\wire:missing_edge  };\n  assign \\wire6_:missing  = 4'he >> { wire13_6, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> wire13_7;\n  assign \\wire28_:missing  = 4'h8 >> { wire28_31, \\wire:missing_edge  };\n  assign \\wire29_:missing  = 4'h8 >> { \\wire:missing_edge , wire29_55 };\n  assign wire30_35 = 4'h8 >> { wire30_51, wire30_37 };\n  assign wire1 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire25 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire27 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_63  = wire13_63;\n  assign \\wire:missing_62  = \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  assign \\wire61_:missing  = wire13_61;\n  assign wire22_60 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire13_58;\n  assign \\wire57_:missing  = wire13_57;\n  assign \\wire:missing_edge  = \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  assign wire29_55 = wire13_55;\n  assign \\wire:missing_54  = wire13_54;\n  assign \\wire:missing_edge  = wire13_53;\n  assign \\wire:missing_edge  = \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  assign \\wire:missing_51  = wire14_51;\n  assign \\wire50_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_49  = \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  assign \\wire:missing_edge  = wire13_48;\n  assign \\wire:missing_47  = \\wire:missing_edge ;\n  assign \\wire:missing_46  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  assign \\wire:missing_edge  = wire11_43;\n  assign \\wire:missing_42  = wire13_42;\n  assign \\wire:missing_edge  = wire13_41;\n  assign \\wire:missing_40  = \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  assign \\wire:missing_39  = wire13_39;\n  assign \\wire:missing_edge  = wire13_38;\n  assign wire30_37 = wire10_37;\n  assign \\wire:missing_36  = wire35_36;\n  assign wire35_36 = wire30_35;\n  assign \\wire:missing_34  = \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  assign \\wire:missing_33  = wire32_33;\n  assign wire32_33 = wire13_32;\n  assign wire28_31 = \\wire62_31_40_56_44_34_:missing_16_52_49 ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/48CFB556.v:3.1-121.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , \\wire13_5_:missing , \\wire9_:missing , wire10_37, wire11_43, wire14_51, \\wire62_31_40_56_44_34_:missing_16_52_49 , wire18_51, wire20_51, wire21_51, wire22_60, wire23_51);\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:7.8-7.13\" *)\n  wire wire1;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:8.9-8.18\" *)\n  input wire10_37;\n  wire wire10_37;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:10.9-10.18\" *)\n  input wire11_43;\n  wire wire11_43;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:13.8-13.17\" *)\n  wire wire13_38;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:15.8-15.17\" *)\n  wire wire13_41;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:17.8-17.17\" *)\n  wire wire13_48;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:18.8-18.17\" *)\n  wire wire13_53;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:22.8-22.17\" *)\n  wire wire13_58;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:23.9-23.27\" *)\n  input \\wire13_5_:missing ;\n  wire \\wire13_5_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:29.9-29.18\" *)\n  input wire14_51;\n  wire wire14_51;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:31.10-31.19\" *)\n  output wire18_51;\n  wire wire18_51;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:33.10-33.19\" *)\n  output wire20_51;\n  wire wire20_51;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:35.10-35.19\" *)\n  output wire21_51;\n  wire wire21_51;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:37.10-37.19\" *)\n  output wire22_60;\n  wire wire22_60;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:39.10-39.19\" *)\n  output wire23_51;\n  wire wire23_51;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:41.8-41.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:42.8-42.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:43.8-43.17\" *)\n  wire wire28_31;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:44.8-44.24\" *)\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:48.8-48.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire30_37;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:52.8-52.24\" *)\n  wire \\wire50_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:55.9-55.49\" *)\n  input \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  wire \\wire62_31_40_56_44_34_:missing_16_52_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:58.9-58.24\" *)\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:61.8-61.24\" *)\n  wire \\wire:missing_34 ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:64.8-64.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:66.8-66.24\" *)\n  wire \\wire:missing_46 ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:67.8-67.24\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:68.8-68.24\" *)\n  wire \\wire:missing_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:69.8-69.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_51 ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:71.8-71.24\" *)\n  wire \\wire:missing_62 ;\n  (* src = \"/tmp/fuzzmount745B5940/48CFB556.v:73.9-73.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1 = 1'h1;\n  assign wire11_43 = 1'h1;\n  assign wire13_38 = 1'h1;\n  assign wire13_41 = 1'h1;\n  assign wire13_48 = 1'h1;\n  assign wire13_53 = 1'h1;\n  assign wire13_58 = 1'h1;\n  assign wire18_51 = 1'hx;\n  assign wire20_51 = 1'hx;\n  assign wire21_51 = 1'hx;\n  assign wire22_60 = 1'h1;\n  assign wire23_51 = 1'hx;\n  assign wire25 = 1'h1;\n  assign wire27 = 1'h0;\n  assign wire28_31 = 1'h1;\n  assign \\wire28_:missing  = 1'h1;\n  assign wire30_37 = wire10_37;\n  assign \\wire50_:missing  = 1'h1;\n  assign \\wire62_31_40_56_44_34_:missing_16_52_49  = 1'h1;\n  assign \\wire:missing_34  = 1'h1;\n  assign \\wire:missing_40  = 1'h1;\n  assign \\wire:missing_46  = 1'h1;\n  assign \\wire:missing_47  = 1'h1;\n  assign \\wire:missing_49  = 1'h1;\n  assign \\wire:missing_51  = wire14_51;\n  assign \\wire:missing_62  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:59:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv/src/top.v'.\nSBY 23:59:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] Copy '/tmp/fuzzmount745B5940/48CFB556.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv/src/48CFB556.v'.\nSBY 23:59:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] Copy '/tmp/fuzzmount745B5940/48CFB556.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv/src/48CFB556.post.v'.\nSBY 23:59:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] engine_0: abc pdr\nSBY 23:59:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: /tmp/fuzzmount745B5940/top.v:32: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/48CFB556.v:77$67_Y [0] between cell $shr$/tmp/fuzzmount745B5940/48CFB556.v:77$67.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/48CFB556.v:75$65_Y [0] between cell $shr$/tmp/fuzzmount745B5940/48CFB556.v:75$65.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire presynth.\\wire23_51 is used but has no driver.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire presynth.\\wire21_51 is used but has no driver.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire presynth.\\wire20_51 is used but has no driver.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire presynth.\\wire18_51 is used but has no driver.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:59:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:59:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] base: finished (returncode=0)\nSBY 23:59:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire presynth.\\wire23_51 is used but has no driver.\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire presynth.\\wire21_51 is used but has no driver.\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire presynth.\\wire20_51 is used but has no driver.\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire presynth.\\wire18_51 is used but has no driver.\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:59:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] aig: finished (returncode=0)\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] engine_0: Warning: The network has no constraints.\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] engine_0: finished (returncode=0)\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] engine_0: Status returned by engine: FAIL\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv'.\nSBY 23:59:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz1je81gv] DONE (FAIL, rc=2)\n", :err ""}}}