

Implementation tool: Xilinx Vivado v.2017.2
Project:             trem
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Mon Apr 29 04:02:45 UTC 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1465
FF:            1484
DSP:              5
BRAM:             0
SRL:            101
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.373
Timing met
