#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Sep 25 09:08:57 2024
# Process ID: 5382
# Current directory: /home/madsr2d2/DTU/dds/as1
# Command line: vivado
# Log file: /home/madsr2d2/DTU/dds/as1/vivado.log
# Journal file: /home/madsr2d2/DTU/dds/as1/vivado.jou
# Running On        :madsr2d2
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-1360P
# CPU Frequency     :739.208 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :33254 MB
# Swap memory       :2147 MB
# Total Virtual     :35401 MB
# Available Virtual :34026 MB
#-----------------------------------------------------------
start_gui
create_project task_2 /home/madsr2d2/DTU/dds/as1/task_2 -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/debounce.vhd /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd.vhd}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source gcd_tb.tcl
run -all
close_sim
launch_simulation
source gcd_tb.tcl
run all
run 50000 ns
run -all
run -all
