{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604168763854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604168763855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 11:26:03 2020 " "Processing started: Sat Oct 31 11:26:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604168763855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168763855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168763855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604168764080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_INTERFACE.bdf 1 1 " "Found 1 design units, including 1 entities, in source file I2C_INTERFACE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_INTERFACE " "Found entity 1: I2C_INTERFACE" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/I2C_INTERFACE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/i2c_master.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772766 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/i2c_master.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_ctrl-main " "Found design unit 1: i2c_ctrl-main" {  } { { "i2c_ctrl.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/i2c_ctrl.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772766 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "i2c_ctrl.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/i2c_ctrl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HEX_DISP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HEX_DISP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_DISP-a " "Found design unit 1: HEX_DISP-a" {  } { { "HEX_DISP.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/HEX_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772767 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP " "Found entity 1: HEX_DISP" {  } { { "HEX_DISP.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/HEX_DISP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIG_OUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIG_OUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "DIG_OUT.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/DIG_OUT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772767 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "DIG_OUT.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/DIG_OUT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIG_IN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIG_IN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/DIG_IN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772768 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/DIG_IN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/clk_div.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772768 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TIMER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TIMER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/TIMER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772769 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/TIMER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_DECODER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_DECODER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Found design unit 1: IO_DECODER-a" {  } { { "IO_DECODER.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/IO_DECODER.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772769 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Found entity 1: IO_DECODER" {  } { { "IO_DECODER.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/IO_DECODER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCOMP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SCOMP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772770 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCOMP_System.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SCOMP_System.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_System " "Found entity 1: SCOMP_System" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PLL_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_main-SYN " "Found design unit 1: pll_main-SYN" {  } { { "PLL_main.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/PLL_main.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772771 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/PLL_main.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HEX_DISP_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file HEX_DISP_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP_6 " "Found entity 1: HEX_DISP_6" {  } { { "HEX_DISP_6.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/HEX_DISP_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DPs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DPs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DPs " "Found entity 1: DPs" {  } { { "DPs.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/DPs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/MemPeripheral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/MemPeripheral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemPeripheral-rtl " "Found design unit 1: MemPeripheral-rtl" {  } { { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772772 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemPeripheral " "Found entity 1: MemPeripheral" {  } { { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioPeripheral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AudioPeripheral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioPeripheral-rtl " "Found design unit 1: AudioPeripheral-rtl" {  } { { "AudioPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/AudioPeripheral.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772773 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioPeripheral " "Found entity 1: AudioPeripheral" {  } { { "AudioPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/AudioPeripheral.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_System " "Elaborating entity \"SCOMP_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604168772865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_INTERFACE I2C_INTERFACE:inst13 " "Elaborating entity \"I2C_INTERFACE\" for hierarchy \"I2C_INTERFACE:inst13\"" {  } { { "SCOMP_System.bdf" "inst13" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1024 272 480 1184 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master I2C_INTERFACE:inst13\|i2c_master:inst " "Elaborating entity \"i2c_master\" for hierarchy \"I2C_INTERFACE:inst13\|i2c_master:inst\"" {  } { { "I2C_INTERFACE.bdf" "inst" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/I2C_INTERFACE.bdf" { { 120 552 728 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl I2C_INTERFACE:inst13\|i2c_ctrl:inst14 " "Elaborating entity \"i2c_ctrl\" for hierarchy \"I2C_INTERFACE:inst13\|i2c_ctrl:inst14\"" {  } { { "I2C_INTERFACE.bdf" "inst14" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/I2C_INTERFACE.bdf" { { -72 536 744 120 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst5\"" {  } { { "SCOMP_System.bdf" "inst5" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 16 800 1008 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main PLL_main:inst1 " "Elaborating entity \"PLL_main\" for hierarchy \"PLL_main:inst1\"" {  } { { "SCOMP_System.bdf" "inst1" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 8 216 576 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_main:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_main:inst1\|altpll:altpll_component\"" {  } { { "PLL_main.vhd" "altpll_component" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/PLL_main.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_main:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_main:inst1\|altpll:altpll_component\"" {  } { { "PLL_main.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/PLL_main.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_main:inst1\|altpll:altpll_component " "Instantiated megafunction \"PLL_main:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500000 " "Parameter \"clk1_divide_by\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 441 " "Parameter \"clk1_multiply_by\" = \"441\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_main " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_main\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772923 ""}  } { { "PLL_main.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/PLL_main.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604168772923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_main_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_main_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_altpll " "Found entity 1: PLL_main_altpll" {  } { { "db/PLL_main_altpll.v" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/PLL_main_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main_altpll PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated " "Elaborating entity \"PLL_main_altpll\" for hierarchy \"PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_System.bdf" "inst" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 224 40 264 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "shifter" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE arithmetic " "Parameter \"LPM_SHIFTTYPE\" = \"arithmetic\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772974 ""}  } { { "SCOMP.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604168772974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_fuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_fuc " "Found entity 1: lpm_clshift_fuc" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/lpm_clshift_fuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168772979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_fuc SCOMP:inst\|LPM_CLSHIFT:shifter\|lpm_clshift_fuc:auto_generated " "Elaborating entity \"lpm_clshift_fuc\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\|lpm_clshift_fuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "io_bus" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Instantiated megafunction \"SCOMP:inst\|LPM_BUSTRI:io_bus\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168772986 ""}  } { { "SCOMP.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604168772986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemPeripheral MemPeripheral:inst14 " "Elaborating entity \"MemPeripheral\" for hierarchy \"MemPeripheral:inst14\"" {  } { { "SCOMP_System.bdf" "inst14" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168772986 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data MemPeripheral.vhd(29) " "VHDL Signal Declaration warning at MemPeripheral.vhd(29): used implicit default value for signal \"data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604168772988 "|SCOMP_System|MemPeripheral:inst14"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "a_data MemPeripheral.vhd(20) " "Using initial value X (don't care) for net \"a_data\" at MemPeripheral.vhd(20)" {  } { { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168772990 "|SCOMP_System|MemPeripheral:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemPeripheral:inst14\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemPeripheral:inst14\|altsyncram:altsyncram_component\"" {  } { { "output_files/MemPeripheral.vhd" "altsyncram_component" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168773107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemPeripheral:inst14\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemPeripheral:inst14\|altsyncram:altsyncram_component\"" {  } { { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168773121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemPeripheral:inst14\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemPeripheral:inst14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TestDone.mif " "Parameter \"init_file\" = \"TestDone.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604168773121 ""}  } { { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604168773121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4pr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4pr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4pr3 " "Found entity 1: altsyncram_4pr3" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168773178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168773178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4pr3 MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated " "Elaborating entity \"altsyncram_4pr3\" for hierarchy \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168773179 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "36980 65536 36980 10 " "36980 out of 65536 addresses are reinitialized. The latest initialized data will replace the existing data. There are 36980 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1604168773498 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1604168773498 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1604168773498 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1604168773498 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1604168773498 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1604168773498 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1604168773498 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/" 20 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1604168773498 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/" 21 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1604168773498 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/" 22 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1604168773498 ""}  } { { "/home/akash/College/ECE 2031/Project/SCOMP_Project/TestDone.mif" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/TestDone.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604168773498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168774205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168774205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|decode_h7a:decode3 " "Elaborating entity \"decode_h7a\" for hierarchy \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|decode_h7a:decode3\"" {  } { { "db/altsyncram_4pr3.tdf" "decode3" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/decode_aj9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168774243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168774243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|decode_aj9:rden_decode " "Elaborating entity \"decode_aj9\" for hierarchy \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|decode_aj9:rden_decode\"" {  } { { "db/altsyncram_4pr3.tdf" "rden_decode" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3b " "Found entity 1: mux_g3b" {  } { { "db/mux_g3b.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/mux_g3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168774284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168774284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g3b MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|mux_g3b:mux2 " "Elaborating entity \"mux_g3b\" for hierarchy \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|mux_g3b:mux2\"" {  } { { "db/altsyncram_4pr3.tdf" "mux2" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPeripheral AudioPeripheral:inst16 " "Elaborating entity \"AudioPeripheral\" for hierarchy \"AudioPeripheral:inst16\"" {  } { { "SCOMP_System.bdf" "inst16" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 336 808 992 480 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774295 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "latched_input AudioPeripheral.vhd(21) " "VHDL Signal Declaration warning at AudioPeripheral.vhd(21): used implicit default value for signal \"latched_input\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "AudioPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/AudioPeripheral.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604168774296 "|SCOMP_System|AudioPeripheral:inst16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "song AudioPeripheral.vhd(27) " "Verilog HDL or VHDL warning at AudioPeripheral.vhd(27): object \"song\" assigned a value but never read" {  } { { "AudioPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/AudioPeripheral.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604168774296 "|SCOMP_System|AudioPeripheral:inst16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger_song_change AudioPeripheral.vhd(28) " "Verilog HDL or VHDL warning at AudioPeripheral.vhd(28): object \"trigger_song_change\" assigned a value but never read" {  } { { "AudioPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/AudioPeripheral.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604168774296 "|SCOMP_System|AudioPeripheral:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst4 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst4\"" {  } { { "SCOMP_System.bdf" "inst4" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 728 312 528 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774296 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_COUNT TIMER.vhd(59) " "VHDL Process Statement warning at TIMER.vhd(59): inferring latch(es) for signal or variable \"IO_COUNT\", which holds its previous value in one or more paths through the process" {  } { { "TIMER.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/TIMER.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604168774297 "|SCOMP_System|TIMER:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_DECODER IO_DECODER:inst3 " "Elaborating entity \"IO_DECODER\" for hierarchy \"IO_DECODER:inst3\"" {  } { { "SCOMP_System.bdf" "inst3" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 168 1336 1576 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst7 " "Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst7\"" {  } { { "SCOMP_System.bdf" "inst7" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 880 312 512 960 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SQ_GEN.vhd 2 1 " "Using design file SQ_GEN.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SQ_GEN-a " "Found design unit 1: SQ_GEN-a" {  } { { "SQ_GEN.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/SQ_GEN.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168774301 ""} { "Info" "ISGN_ENTITY_NAME" "1 SQ_GEN " "Found entity 1: SQ_GEN" {  } { { "SQ_GEN.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/SQ_GEN.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604168774301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604168774301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQ_GEN SQ_GEN:inst11 " "Elaborating entity \"SQ_GEN\" for hierarchy \"SQ_GEN:inst11\"" {  } { { "SCOMP_System.bdf" "inst11" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1232 1016 1200 1344 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPs DPs:inst10 " "Elaborating entity \"DPs\" for hierarchy \"DPs:inst10\"" {  } { { "SCOMP_System.bdf" "inst10" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1104 976 1232 1200 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP_6 HEX_DISP_6:inst9 " "Elaborating entity \"HEX_DISP_6\" for hierarchy \"HEX_DISP_6:inst9\"" {  } { { "SCOMP_System.bdf" "inst9" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 776 1016 1000 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP HEX_DISP_6:inst9\|HEX_DISP:inst1 " "Elaborating entity \"HEX_DISP\" for hierarchy \"HEX_DISP_6:inst9\|HEX_DISP:inst1\"" {  } { { "HEX_DISP_6.bdf" "inst1" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/HEX_DISP_6.bdf" { { 64 536 752 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_OUT DIG_OUT:inst6 " "Elaborating entity \"DIG_OUT\" for hierarchy \"DIG_OUT:inst6\"" {  } { { "SCOMP_System.bdf" "inst6" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 728 792 1016 840 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168774305 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "addr\[16\] AudioPeripheral AudioPeripheral:inst16 " "Port \"addr\[16\]\" does not exist in entity definition of \"AudioPeripheral\".  The port's range differs between the entity definition and its actual instantiation, \"AudioPeripheral:inst16\"." {  } { { "SCOMP_System.bdf" "inst16" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 336 808 992 480 "inst16" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1604168774376 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "addr\[17\] AudioPeripheral AudioPeripheral:inst16 " "Port \"addr\[17\]\" does not exist in entity definition of \"AudioPeripheral\".  The port's range differs between the entity definition and its actual instantiation, \"AudioPeripheral:inst16\"." {  } { { "SCOMP_System.bdf" "inst16" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 336 808 992 480 "inst16" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1604168774376 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "addr\[18\] AudioPeripheral AudioPeripheral:inst16 " "Port \"addr\[18\]\" does not exist in entity definition of \"AudioPeripheral\".  The port's range differs between the entity definition and its actual instantiation, \"AudioPeripheral:inst16\"." {  } { { "SCOMP_System.bdf" "inst16" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 336 808 992 480 "inst16" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1604168774376 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "addr\[19\] AudioPeripheral AudioPeripheral:inst16 " "Port \"addr\[19\]\" does not exist in entity definition of \"AudioPeripheral\".  The port's range differs between the entity definition and its actual instantiation, \"AudioPeripheral:inst16\"." {  } { { "SCOMP_System.bdf" "inst16" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 336 808 992 480 "inst16" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1604168774376 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "a_addr\[16\] MemPeripheral MemPeripheral:inst14 " "Port \"a_addr\[16\]\" does not exist in entity definition of \"MemPeripheral\".  The port's range differs between the entity definition and its actual instantiation, \"MemPeripheral:inst14\"." {  } { { "SCOMP_System.bdf" "inst14" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1604168774378 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "a_addr\[17\] MemPeripheral MemPeripheral:inst14 " "Port \"a_addr\[17\]\" does not exist in entity definition of \"MemPeripheral\".  The port's range differs between the entity definition and its actual instantiation, \"MemPeripheral:inst14\"." {  } { { "SCOMP_System.bdf" "inst14" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1604168774378 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "a_addr\[18\] MemPeripheral MemPeripheral:inst14 " "Port \"a_addr\[18\]\" does not exist in entity definition of \"MemPeripheral\".  The port's range differs between the entity definition and its actual instantiation, \"MemPeripheral:inst14\"." {  } { { "SCOMP_System.bdf" "inst14" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1604168774378 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "a_addr\[19\] MemPeripheral MemPeripheral:inst14 " "Port \"a_addr\[19\]\" does not exist in entity definition of \"MemPeripheral\".  The port's range differs between the entity definition and its actual instantiation, \"MemPeripheral:inst14\"." {  } { { "SCOMP_System.bdf" "inst14" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1604168774378 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a0 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a1 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a2 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a3 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a4 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a5 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a6 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a7 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a8 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a9 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a10 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a16 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a17 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a18 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a19 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a20 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a21 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a22 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a23 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a24 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a25 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a26 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a32 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a33 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a34 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a35 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a36 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a37 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a38 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a39 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a40 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a41 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a42 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a48 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a49 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a50 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a51 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a52 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a53 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a54 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a55 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a56 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a57 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a58 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a64 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1583 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a65 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a66 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1631 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a67 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a68 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a69 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a70 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a71 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1751 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a72 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1775 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a73 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a74 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a80 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1967 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a81 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a82 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a83 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2039 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a84 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a85 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a86 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a87 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a88 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a89 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a90 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2207 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a96 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a97 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a98 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2399 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a99 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a100 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a101 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2471 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a102 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2495 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a103 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a104 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2543 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a105 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2567 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a106 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a112 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a113 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a114 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2783 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a115 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a116 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a117 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a118 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2879 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a119 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a120 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2927 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a121 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a122 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2975 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774469 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a122"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1604168774469 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1604168774469 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a27 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a28 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a29 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a30 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a31 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a43 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a44 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a45 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a46 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a47 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a59 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a60 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a61 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a62 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a63 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a75 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a76 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1871 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a77 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a78 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a79 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1943 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a91 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2231 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a92 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a93 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a94 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2303 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a95 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a107 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2615 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a108 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a109 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a110 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a111 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a123 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2999 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a124 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a125 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a126 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 3071 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a127 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 3095 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774639 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1604168774639 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1604168774639 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a27 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a28 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a29 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a30 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a31 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a43 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a44 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a45 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a46 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a47 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a59 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a60 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a61 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a62 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a63 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a75 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a76 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1871 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a77 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a78 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a79 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 1943 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a91 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2231 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a92 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a93 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a94 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2303 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a95 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a107 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2615 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a108 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a109 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a110 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a111 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a123 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 2999 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a124 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a125 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a126 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 3071 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a127 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 3095 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774647 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1604168774647 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1604168774647 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a15 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774716 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a14 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774716 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a13 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774716 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a12 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774716 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a11 " "Synthesized away node \"MemPeripheral:inst14\|altsyncram:altsyncram_component\|altsyncram_4pr3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4pr3.tdf" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/altsyncram_4pr3.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_files/MemPeripheral.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/MemPeripheral.vhd" 31 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 368 440 640 512 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168774716 "|SCOMP_System|MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1604168774716 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1604168774716 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_n VCC " "Pin \"GSENSOR_CS_n\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1136 536 712 1152 "GSENSOR_CS_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|GSENSOR_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SDO VCC " "Pin \"GSENSOR_SDO\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1160 536 715 1176 "GSENSOR_SDO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|GSENSOR_SDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arduino_IO\[0\] GND " "Pin \"Arduino_IO\[0\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 392 1080 1278 408 "Arduino_IO\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|Arduino_IO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DP\[4\] VCC " "Pin \"DP\[4\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1208 1328 1504 1224 "DP\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|DP[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DP\[3\] VCC " "Pin \"DP\[3\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1208 1328 1504 1224 "DP\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|DP[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DP\[2\] VCC " "Pin \"DP\[2\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1208 1328 1504 1224 "DP\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|DP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DP\[1\] VCC " "Pin \"DP\[1\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1208 1328 1504 1224 "DP\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|DP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DP\[0\] VCC " "Pin \"DP\[0\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1208 1328 1504 1224 "DP\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|DP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1000 1128 1304 1016 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1000 1128 1304 1016 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1000 1128 1304 1016 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1000 1128 1304 1016 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1000 1128 1304 1016 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1000 1128 1304 1016 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1000 1128 1304 1016 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 984 1128 1304 1000 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 984 1128 1304 1000 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 984 1128 1304 1000 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 984 1128 1304 1000 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 984 1128 1304 1000 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 984 1128 1304 1000 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 984 1128 1304 1000 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 968 1128 1304 984 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 968 1128 1304 984 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 968 1128 1304 984 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 968 1128 1304 984 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 968 1128 1304 984 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 968 1128 1304 984 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 968 1128 1304 984 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 952 1128 1304 968 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 952 1128 1304 968 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 952 1128 1304 968 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 952 1128 1304 968 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 952 1128 1304 968 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 952 1128 1304 968 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 952 1128 1304 968 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 936 1128 1304 952 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 936 1128 1304 952 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 936 1128 1304 952 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 936 1128 1304 952 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 936 1128 1304 952 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 936 1128 1304 952 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 936 1128 1304 952 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 920 1128 1304 936 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 920 1128 1304 936 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 920 1128 1304 936 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 920 1128 1304 936 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 920 1128 1304 936 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 920 1128 1304 936 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 920 1128 1304 936 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 792 1080 1256 808 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 792 1080 1256 808 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 792 1080 1256 808 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 792 1080 1256 808 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 792 1080 1256 808 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 792 1080 1256 808 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 792 1080 1256 808 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 792 1080 1256 808 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 792 1080 1256 808 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 792 1080 1256 808 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604168775087 "|SCOMP_System|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604168775087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604168775173 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "101 " "101 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604168775595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604168775738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604168775738 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/PLL_main_altpll.v" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/PLL_main_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/akash/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_main.vhd" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/PLL_main.vhd" 149 0 0 } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 8 216 576 200 "inst1" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1604168775775 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168775791 "|SCOMP_System|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168775791 "|SCOMP_System|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168775791 "|SCOMP_System|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168775791 "|SCOMP_System|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168775791 "|SCOMP_System|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168775791 "|SCOMP_System|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168775791 "|SCOMP_System|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168775791 "|SCOMP_System|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168775791 "|SCOMP_System|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604168775791 "|SCOMP_System|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604168775791 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604168775791 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604168775791 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1604168775791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604168775791 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1604168775791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604168775791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 270 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 270 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1079 " "Peak virtual memory: 1079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604168775823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 11:26:15 2020 " "Processing ended: Sat Oct 31 11:26:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604168775823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604168775823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604168775823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604168775823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604168776940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604168776941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 11:26:16 2020 " "Processing started: Sat Oct 31 11:26:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604168776941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604168776941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604168776942 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604168777007 ""}
{ "Info" "0" "" "Project  = SCOMP" {  } {  } 0 0 "Project  = SCOMP" 0 0 "Fitter" 0 0 1604168777008 ""}
{ "Info" "0" "" "Revision = SCOMP" {  } {  } 0 0 "Revision = SCOMP" 0 0 "Fitter" 0 0 1604168777008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604168777190 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCOMP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SCOMP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604168777197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604168777289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604168777289 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_main_altpll.v" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/PLL_main_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1604168777390 ""}  } { { "db/PLL_main_altpll.v" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/PLL_main_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1604168777390 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604168777602 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604168777611 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604168777691 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604168777691 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604168777698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604168777698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604168777698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604168777698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604168777698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604168777698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604168777698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604168777698 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604168777698 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604168777698 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604168777698 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604168777699 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604168777699 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604168777702 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604168778767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604168778768 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604168778773 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1604168778777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604168778778 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604168778779 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604168778790 ""}  } { { "db/PLL_main_altpll.v" "" { Text "/home/akash/College/ECE 2031/Project/SCOMP_Project/db/PLL_main_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604168778790 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604168779454 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604168779455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604168779455 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604168779458 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604168779460 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604168779461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604168779461 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604168779461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604168779463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1604168779464 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604168779464 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604168779542 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1604168779552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604168781642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604168781699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604168781723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604168782813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604168782813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604168783617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604168785621 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604168785621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604168785841 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1604168785841 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604168785841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604168785842 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604168786043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604168786051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604168786405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604168786406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604168786906 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604168787523 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1604168787695 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 872 64 232 888 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1064 480 656 1080 "GSENSOR_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SCLK 3.3-V LVTTL AB15 " "Pin GSENSOR_SCLK uses I/O standard 3.3-V LVTTL at AB15" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1080 480 656 1096 "GSENSOR_SCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY0 3.3-V LVTTL B8 " "Pin KEY0 uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY0 } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 96 -24 144 112 "KEY0" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL N14 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { clock_50 } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 72 -24 144 88 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604168787701 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1604168787701 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1064 480 656 1080 "GSENSOR_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604168787702 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SCLK a permanently disabled " "Pin GSENSOR_SCLK has a permanently disabled output enable" {  } { { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/akash/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/akash/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/akash/College/ECE 2031/Project/SCOMP_Project/SCOMP_System.bdf" { { 1080 480 656 1096 "GSENSOR_SCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/akash/College/ECE 2031/Project/SCOMP_Project/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604168787702 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1604168787702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/SCOMP.fit.smsg " "Generated suppressed messages file /home/akash/College/ECE 2031/Project/SCOMP_Project/output_files/SCOMP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604168787764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1760 " "Peak virtual memory: 1760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604168788222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 11:26:28 2020 " "Processing ended: Sat Oct 31 11:26:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604168788222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604168788222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604168788222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604168788222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604168789195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604168789196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 11:26:29 2020 " "Processing started: Sat Oct 31 11:26:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604168789196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604168789196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604168789196 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604168791161 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604168791249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "817 " "Peak virtual memory: 817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604168792127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 11:26:32 2020 " "Processing ended: Sat Oct 31 11:26:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604168792127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604168792127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604168792127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604168792127 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604168792275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604168792995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604168792995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 11:26:32 2020 " "Processing started: Sat Oct 31 11:26:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604168792995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1604168792995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCOMP -c SCOMP " "Command: quartus_sta SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1604168792995 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1604168793045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1604168793161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168793215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168793215 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1604168793491 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168793492 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1604168793492 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1604168793492 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604168793492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168793493 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz " "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604168793493 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604168793493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1604168793494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604168793494 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1604168793495 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604168793500 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1604168793503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.298 " "Worst-case setup slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk_div:inst5\|clock_10Hz  " "    0.298               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.813               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   94.813               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168793504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk_div:inst5\|clock_10Hz  " "    0.393               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.421               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168793505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604168793506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604168793507 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604168793507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 clk_div:inst5\|clock_10Hz  " "   -1.403              -1.403 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.844               0.000 clock_50  " "    9.844               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.724               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.724               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168793507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168793507 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168793519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168793519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168793519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168793519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.298 ns " "Worst Case Available Settling Time: 0.298 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168793519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168793519 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604168793519 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604168793521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604168793548 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604168794076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604168794145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.362 " "Worst-case setup slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk_div:inst5\|clock_10Hz  " "    0.362               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.166               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   95.166               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168794149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk_div:inst5\|clock_10Hz  " "    0.355               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168794151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604168794152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604168794152 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604168794152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 clk_div:inst5\|clock_10Hz  " "   -1.403              -1.403 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.857               0.000 clock_50  " "    9.857               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.708               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.708               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168794153 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.362 ns " "Worst Case Available Settling Time: 0.362 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794164 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604168794164 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604168794167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604168794339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.694 " "Worst-case setup slack is 0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 clk_div:inst5\|clock_10Hz  " "    0.694               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.858               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   97.858               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168794341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk_div:inst5\|clock_10Hz  " "    0.170               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.212               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168794342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604168794343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604168794344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604168794345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clk_div:inst5\|clock_10Hz  " "   -1.000              -1.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.532               0.000 clock_50  " "    9.532               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.802               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.802               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604168794345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604168794345 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.694 ns " "Worst Case Available Settling Time: 0.694 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604168794356 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604168794356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604168795417 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604168795417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "907 " "Peak virtual memory: 907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604168795453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 11:26:35 2020 " "Processing ended: Sat Oct 31 11:26:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604168795453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604168795453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604168795453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604168795453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1604168796354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604168796356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 11:26:36 2020 " "Processing started: Sat Oct 31 11:26:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604168796356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604168796356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604168796356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SCOMP.vo /home/akash/College/ECE 2031/Project/SCOMP_Project/simulation/modelsim/ simulation " "Generated file SCOMP.vo in folder \"/home/akash/College/ECE 2031/Project/SCOMP_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604168796695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1028 " "Peak virtual memory: 1028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604168796733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 11:26:36 2020 " "Processing ended: Sat Oct 31 11:26:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604168796733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604168796733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604168796733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604168796733 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 278 s " "Quartus Prime Full Compilation was successful. 0 errors, 278 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604168796915 ""}
