\t (00:00:01) allegro 16.6-2015 S083 (v16-6-112GM) Windows 32
\t (00:00:01)     Journal start - Fri Feb 22 15:14:28 2019
\t (00:00:01)         Host=hp28 User=Administrator Pid=42768 CPUs=8
\t (00:00:01) CmdLine= F:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:01) 
\t (00:00:03) Opening existing design...
\d (00:00:03) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/XH-6P.dra
\i (00:00:03) trapsize 1391
\i (00:00:03) trapsize 1331
\i (00:00:03) trapsize 1401
\i (00:00:04) trapsize 1055
\i (00:00:04) trapsize 1055
\i (00:00:04) generaledit 
\i (00:00:05) zoom out 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom out -0.3984 3.8655
\i (00:00:05) trapsize 2110
\i (00:00:05) zoom out 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom out -0.3985 3.7390
\i (00:00:05) trapsize 4220
\i (00:00:05) zoom in 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom in -0.3984 3.7391
\i (00:00:05) trapsize 2110
\i (00:00:05) zoom in 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom in -0.3984 3.7391
\i (00:00:05) trapsize 1055
\i (00:00:07) open 
\i (00:00:09) fillin "backup.dra"
\t (00:00:09) Opening existing design...
\i (00:00:09) trapsize 670
\d (00:00:09) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/backup.dra
\i (00:00:09) generaledit 
\i (00:00:09) zoom out 1 
\i (00:00:09) setwindow pcb
\i (00:00:09) zoom out -5.4726 8.0499
\t (00:00:09) Grids are drawn 0.2000, 0.2000 apart for enhanced viewability.
\i (00:00:09) trapsize 1341
\i (00:00:09) zoom out 1 
\i (00:00:09) setwindow pcb
\i (00:00:09) zoom out -5.5263 8.0231
\t (00:00:09) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:00:09) trapsize 2682
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out -5.5263 8.0232
\t (00:00:10) Grids are drawn 0.8000, 0.8000 apart for enhanced viewability.
\i (00:00:10) trapsize 5364
\i (00:00:10) zoom in 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom in -0.5915 3.6249
\t (00:00:10) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:00:10) trapsize 2682
\i (00:00:10) zoom in 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom in -0.5915 3.6249
\t (00:00:10) Grids are drawn 0.2000, 0.2000 apart for enhanced viewability.
\i (00:00:10) trapsize 1341
\i (00:00:13) zoom in 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom in -3.9171 5.2341
\i (00:00:13) trapsize 670
\i (00:00:17) prmed 
\i (00:00:21) setwindow form.prmedit
\i (00:00:21) FORM prmedit text  
\i (00:00:22) FORM prmedit text_setup_button  
\i (00:00:24) setwindow form.textblock
\i (00:00:24) FORM textblock cancel  
\i (00:00:26) setwindow form.prmedit
\i (00:00:26) FORM prmedit cancel  
\i (00:00:26) setwindow pcb
\i (00:00:26) generaledit 
\i (00:00:26) pick grid -0.7927 7.0980
\t (00:00:26) last pick:  -0.8000 7.1000
\i (00:00:27) zoom out 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom out -0.9938 7.0712
\i (00:00:27) trapsize 1341
\i (00:00:27) zoom out 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom out -1.0474 7.0444
\t (00:00:27) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:00:27) trapsize 2682
\i (00:00:27) zoom in 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom in 2.2782 3.0216
\t (00:00:27) Grids are drawn 0.2000, 0.2000 apart for enhanced viewability.
\i (00:00:27) trapsize 1341
\i (00:00:29) open 
\i (00:00:31) fillin "C0603.dra"
\t (00:00:31) Opening existing design...
\i (00:00:31) trapsize 529
\d (00:00:31) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/C0603.dra
\i (00:00:31) generaledit 
\i (00:00:32) open 
\i (00:00:33) fillin "C0805.dra"
\t (00:00:33) Opening existing design...
\i (00:00:33) trapsize 529
\d (00:00:34) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/C0805.dra
\i (00:00:34) generaledit 
\i (00:00:35) open 
\i (00:00:37) fillin "DIP_20.dra"
\t (00:00:37) Opening existing design...
\i (00:00:37) trapsize 2974
\d (00:00:37) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/DIP_20.dra
\i (00:00:37) generaledit 
\i (00:00:39) open 
\i (00:00:41) fillin "DIP_20.dra"
\t (00:00:41) Opening existing design...
\i (00:00:41) trapsize 2974
\d (00:00:41) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/DIP_20.dra
\i (00:00:41) generaledit 
\i (00:00:42) open 
\i (00:00:44) fillin "HC_49SMD_8MHZ.dra"
\t (00:00:44) Opening existing design...
\i (00:00:44) trapsize 1058
\d (00:00:44) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/HC_49SMD_8MHZ.dra
\i (00:00:44) generaledit 
\i (00:00:46) open 
\i (00:00:49) fillin "HDR_1X2.dra"
\t (00:00:49) Opening existing design...
\i (00:00:49) trapsize 857
\d (00:00:49) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/HDR_1X2.dra
\i (00:00:49) generaledit 
\i (00:00:51) open 
\i (00:00:53) fillin "HDR_1X7.dra"
\t (00:00:53) Opening existing design...
\i (00:00:53) trapsize 2110
\d (00:00:53) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/HDR_1X7.dra
\i (00:00:53) generaledit 
\i (00:00:54) open 
\i (00:00:56) fillin "HDR_1X20.dra"
\t (00:00:56) Opening existing design...
\i (00:00:56) trapsize 1055
\d (00:00:56) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/HDR_1X20.dra
\i (00:00:56) generaledit 
\i (00:00:58) open 
\i (00:01:00) fillin "L0603.dra"
\t (00:01:00) Opening existing design...
\i (00:01:00) trapsize 529
\d (00:01:00) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/L0603.dra
\i (00:01:00) generaledit 
\i (00:01:02) open 
\i (00:01:04) fillin "LED0805.dra"
\t (00:01:04) Opening existing design...
\i (00:01:04) trapsize 476
\d (00:01:04) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/LED0805.dra
\i (00:01:04) generaledit 
\i (00:01:06) open 
\i (00:01:09) fillin "LQFP_64.dra"
\t (00:01:09) Opening existing design...
\t (00:01:09) Grids are drawn 0.2000, 0.2000 apart for enhanced viewability.
\i (00:01:09) trapsize 2115
\d (00:01:09) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/LQFP_64.dra
\i (00:01:09) generaledit 
\i (00:01:11) zoom in 1 
\i (00:01:11) setwindow pcb
\i (00:01:11) zoom in -4.6828 0.5953
\i (00:01:11) trapsize 1058
\i (00:01:13) open 
\i (00:01:19) fillin "R0603.dra"
\t (00:01:19) Opening existing design...
\i (00:01:19) trapsize 529
\d (00:01:19) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/R0603.dra
\i (00:01:19) generaledit 
\i (00:01:21) open 
\i (00:01:27) fillin "SMA.dra"
\t (00:01:27) Opening existing design...
\i (00:01:27) trapsize 951
\d (00:01:27) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/SMA.dra
\i (00:01:27) generaledit 
\i (00:01:28) open 
\i (00:01:32) fillin "SMD_3215.dra"
\t (00:01:32) Opening existing design...
\i (00:01:32) trapsize 529
\d (00:01:32) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/SMD_3215.dra
\i (00:01:32) generaledit 
\i (00:01:34) open 
\i (00:01:39) fillin "SOT_223.dra"
\t (00:01:39) Opening existing design...
\i (00:01:39) trapsize 1217
\d (00:01:39) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/SOT_223.dra
\i (00:01:39) generaledit 
\i (00:01:41) open 
\i (00:01:49) fillin "SW_3_6x6_1.dra"
\t (00:01:49) Opening existing design...
\i (00:01:49) trapsize 971
\d (00:01:49) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/SW_3_6x6_1.dra
\i (00:01:49) generaledit 
\i (00:01:50) open 
\i (00:01:54) fillin "SW_6x6x5mm.dra"
\t (00:01:54) Opening existing design...
\i (00:01:54) trapsize 744
\d (00:01:54) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/SW_6x6x5mm.dra
\i (00:01:54) generaledit 
\i (00:01:55) open 
\i (00:01:58) fillin "TESTPOINT.dra"
\t (00:01:58) Opening existing design...
\i (00:01:58) trapsize 608
\d (00:01:58) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/TESTPOINT.dra
\i (00:01:58) generaledit 
\i (00:01:59) open 
\i (00:02:02) fillin "XH-6P.dra"
\t (00:02:02) Opening existing design...
\i (00:02:02) trapsize 1055
\d (00:02:02) Design opened: H:/Private/BME 215/Product/Allegro_product/STM32CoreBoard-V1.0.0-20180218/AllegroLib/PCBLib/XH-6P.dra
\i (00:02:02) generaledit 
\i (00:02:03) zoom out 1 
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom out 4.1592 -2.2324
\i (00:02:03) trapsize 2110
\i (00:02:03) zoom out 1 
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom out 1.7960 -3.9205
\i (00:02:03) trapsize 4220
\i (00:02:04) zoom in 1 
\i (00:02:04) setwindow pcb
\i (00:02:04) zoom in 1.6273 -3.8360
\i (00:02:04) trapsize 2110
\i (00:02:04) zoom in 1 
\i (00:02:04) setwindow pcb
\i (00:02:04) zoom in 1.6273 -3.7937
\i (00:02:04) trapsize 1055
\i (00:02:08) exit 
\t (00:02:08)     Journal end - Fri Feb 22 15:16:35 2019
