Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Oct 29 11:43:28 2021
| Host         : alveo0 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file full_util_placed.rpt -pb full_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280fsvh2892-2L
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Available | Util% |
+----------------------------+--------+--------+-----------+-------+
| CLB LUTs                   | 202208 |  93280 |   1302720 | 15.52 |
|   LUT as Logic             | 177450 |  86419 |   1302720 | 13.62 |
|   LUT as Memory            |  24758 |   6861 |    600480 |  4.12 |
|     LUT as Distributed RAM |  16477 |   5173 |           |       |
|     LUT as Shift Register  |   8281 |   1688 |           |       |
| CLB Registers              | 303596 | 128746 |   2605440 | 11.65 |
|   Register as Flip Flop    | 303592 | 128744 |   2605440 | 11.65 |
|   Register as Latch        |      0 |      0 |   2605440 |  0.00 |
|   Register as AND/OR       |      4 |      2 |   2605440 | <0.01 |
| CARRY8                     |   1987 |   1069 |    162840 |  1.22 |
| F7 Muxes                   |  11429 |   1495 |    651360 |  1.75 |
| F8 Muxes                   |   4360 |    204 |    325680 |  1.34 |
| F9 Muxes                   |      0 |      0 |    162840 |  0.00 |
+----------------------------+--------+--------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 1181   |          Yes |           - |          Set |
| 4395   |          Yes |           - |        Reset |
| 4781   |          Yes |         Set |            - |
| 293235 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| CLB                                        |  46227 |     0 |    162840 | 28.39 |
|   CLBL                                     |  24307 |     0 |           |       |
|   CLBM                                     |  21920 |     0 |           |       |
| LUT as Logic                               | 177450 | 86419 |   1302720 | 13.62 |
|   using O5 output only                     |   3180 |       |           |       |
|   using O6 output only                     | 117590 |       |           |       |
|   using O5 and O6                          |  56680 |       |           |       |
| LUT as Memory                              |  24758 |  6861 |    600480 |  4.12 |
|   LUT as Distributed RAM                   |  16477 |  5173 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |    383 |       |           |       |
|     using O5 and O6                        |  16094 |       |           |       |
|   LUT as Shift Register                    |   8281 |  1688 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |   6607 |       |           |       |
|     using O5 and O6                        |   1674 |       |           |       |
| CLB Registers                              | 303596 |     0 |   2605440 | 11.65 |
|   Register driven from within the CLB      | 149203 |       |           |       |
|   Register driven from outside the CLB     | 154393 |       |           |       |
|     LUT in front of the register is unused | 109138 |       |           |       |
|     LUT in front of the register is used   |  45255 |       |           |       |
| Unique Control Sets                        |   9301 |       |    325680 |  2.86 |
+--------------------------------------------+--------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 853.5 |     0 |      2016 | 42.34 |
|   RAMB36/FIFO*    |   334 |   196 |      2016 | 16.57 |
|     RAMB36E2 only |   334 |       |           |       |
|   RAMB18          |  1039 |     8 |      4032 | 25.77 |
|     RAMB18E2 only |  1039 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   96 |     4 |      9024 |  1.06 |
|   DSP48E2 only |   96 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+--------+
|     Site Type    | Used | Fixed | Available |  Util% |
+------------------+------+-------+-----------+--------+
| Bonded IOB       |  297 |   297 |       297 | 100.00 |
| HPIOB_M          |  144 |   144 |       144 | 100.00 |
|   INPUT          |    5 |       |           |        |
|   OUTPUT         |   29 |       |           |        |
|   BIDIR          |  110 |       |           |        |
| HPIOB_S          |  143 |   143 |       143 | 100.00 |
|   INPUT          |    4 |       |           |        |
|   OUTPUT         |   29 |       |           |        |
|   BIDIR          |  110 |       |           |        |
| HPIOB_SNGL       |   10 |    10 |        10 | 100.00 |
|   INPUT          |    0 |       |           |        |
|   OUTPUT         |    8 |       |           |        |
|   BIDIR          |    2 |       |           |        |
| HPIOBDIFFINBUF   |   39 |    39 |       288 |  13.54 |
|   DIFFINBUF      |   39 |    39 |           |        |
| HPIOBDIFFOUTBUF  |    0 |     0 |       288 |   0.00 |
| BITSLICE_CONTROL |   48 |     0 |        96 |  50.00 |
| BITSLICE_RX_TX   |  234 |   234 |       624 |  37.50 |
|   RXTX_BITSLICE  |  234 |   234 |           |        |
| BITSLICE_TX      |   48 |     0 |        96 |  50.00 |
| RIU_OR           |   24 |     0 |        48 |  50.00 |
+------------------+------+-------+-----------+--------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   45 |    37 |      1008 |  4.46 |
|   BUFGCE             |   21 |    13 |       288 |  7.29 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |   22 |    22 |       576 |  3.82 |
|   BUFGCTRL*          |    1 |     1 |        96 |  1.04 |
| PLL                  |   10 |     4 |        24 | 41.67 |
| MMCM                 |    5 |     5 |        12 | 41.67 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+-----------+--------+
|       Site Type      | Used | Fixed | Available |  Util% |
+----------------------+------+-------+-----------+--------+
| CMACE4               |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL        |   16 |    16 |        24 |  66.67 |
| GTYE4_COMMON         |    4 |     4 |         6 |  66.67 |
| HBM_REF_CLK          |    2 |     2 |         2 | 100.00 |
| HBM_SNGLBLI_INTF_APB |    2 |     2 |        32 |   6.25 |
| HBM_SNGLBLI_INTF_AXI |   32 |    32 |        32 | 100.00 |
| ILKNE4               |    0 |     0 |         4 |   0.00 |
| OBUFDS_GTE4          |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |        12 |   0.00 |
| PCIE40E4             |    0 |     0 |         2 |   0.00 |
| PCIE4CE4             |    1 |     1 |         4 |  25.00 |
| SYSMONE4             |    1 |     1 |         3 |  33.33 |
+----------------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     1 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |         3 | 33.33 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 296215 |            Register |
| LUT6                 |  71200 |                 CLB |
| LUT3                 |  71175 |                 CLB |
| LUT4                 |  36261 |                 CLB |
| LUT5                 |  30265 |                 CLB |
| RAMD32               |  27694 |                 CLB |
| LUT2                 |  21217 |                 CLB |
| MUXF7                |  11429 |                 CLB |
| SRLC32E              |   5744 |                 CLB |
| FDSE                 |   4781 |            Register |
| RAMS32               |   4553 |                 CLB |
| FDCE                 |   4420 |            Register |
| MUXF8                |   4360 |                 CLB |
| SRL16E               |   4197 |                 CLB |
| LUT1                 |   4012 |                 CLB |
| CARRY8               |   1987 |                 CLB |
| FDPE                 |   1181 |            Register |
| RAMB18E2             |   1039 |            BLOCKRAM |
| RAMB36E2             |    334 |            BLOCKRAM |
| RAMD64E              |    288 |                 CLB |
| RXTX_BITSLICE        |    234 |                 I/O |
| IBUFCTRL             |    192 |              Others |
| INBUF                |    153 |                 I/O |
| OBUFT_DCIEN          |    144 |                 I/O |
| DSP48E2              |     96 |          Arithmetic |
| OBUFT                |     78 |                 I/O |
| OBUF                 |     66 |                 I/O |
| TX_BITSLICE_TRI      |     48 |                 I/O |
| BITSLICE_CONTROL     |     48 |                 I/O |
| DIFFINBUF            |     39 |                 I/O |
| INV                  |     38 |                 CLB |
| RAMS64E              |     36 |                 CLB |
| HBM_SNGLBLI_INTF_AXI |     32 |            Advanced |
| RIU_OR               |     24 |                 I/O |
| BUFG_GT              |     22 |               Clock |
| BUFGCE               |     21 |               Clock |
| HPIO_VREF            |     18 |                 I/O |
| BUFG_GT_SYNC         |     17 |               Clock |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| PLLE4_ADV            |     10 |               Clock |
| MMCME4_ADV           |      5 |               Clock |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| HBM_SNGLBLI_INTF_APB |      2 |            Advanced |
| HBM_REF_CLK          |      2 |            Advanced |
| SYSMONE4             |      1 |            Advanced |
| STARTUPE3            |      1 |       Configuration |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| BUFGCTRL             |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------------+------+
|                   Ref Name                  | Used |
+---------------------------------------------+------+
| xsdbm                                       |    2 |
| pfm_top_xmc_clk_ibuf_0                      |    1 |
| pfm_top_xbar_9                              |    1 |
| pfm_top_xbar_8                              |    1 |
| pfm_top_xbar_7                              |    1 |
| pfm_top_xbar_6                              |    1 |
| pfm_top_xbar_5                              |    1 |
| pfm_top_xbar_4                              |    1 |
| pfm_top_xbar_3                              |    1 |
| pfm_top_xbar_2                              |    1 |
| pfm_top_xbar_15                             |    1 |
| pfm_top_xbar_14                             |    1 |
| pfm_top_xbar_13                             |    1 |
| pfm_top_xbar_12                             |    1 |
| pfm_top_xbar_11                             |    1 |
| pfm_top_xbar_10                             |    1 |
| pfm_top_xbar_1                              |    1 |
| pfm_top_xbar_0                              |    1 |
| pfm_top_util_vector_logic_0_1               |    1 |
| pfm_top_util_vector_logic_0_0               |    1 |
| pfm_top_util_ds_buf_0_0                     |    1 |
| pfm_top_user_debug_hub_0                    |    1 |
| pfm_top_user_debug_bridge_0                 |    1 |
| pfm_top_sys_mgmt_wiz_0                      |    1 |
| pfm_top_scratchpad_ram_ctrl_0               |    1 |
| pfm_top_scratchpad_ram_0                    |    1 |
| pfm_top_scheduler_bram_ctrl_0               |    1 |
| pfm_top_s01_regslice_8                      |    1 |
| pfm_top_s01_regslice_7                      |    1 |
| pfm_top_s01_regslice_6                      |    1 |
| pfm_top_s00_regslice_20                     |    1 |
| pfm_top_s00_regslice_19                     |    1 |
| pfm_top_s00_regslice_18                     |    1 |
| pfm_top_s00_regslice_17                     |    1 |
| pfm_top_s00_regslice_16                     |    1 |
| pfm_top_s00_regslice_15                     |    1 |
| pfm_top_s00_regslice_14                     |    1 |
| pfm_top_reset_wdt_0                         |    1 |
| pfm_top_regslice_freq_cntr_1_0              |    1 |
| pfm_top_regslice_freq_cntr_0_0              |    1 |
| pfm_top_regslice_data_0                     |    1 |
| pfm_top_regslice_control_userpf_0           |    1 |
| pfm_top_regslice_control_mgntpf_0           |    1 |
| pfm_top_regslice_control_hbm_mgntpf_0       |    1 |
| pfm_top_register_map_ctrl_0                 |    1 |
| pfm_top_register_map_bram_0                 |    1 |
| pfm_top_psreset_scheduler_0                 |    1 |
| pfm_top_psreset_regslice_data_pr_0          |    1 |
| pfm_top_psreset_regslice_ctrl_pr_0          |    1 |
| pfm_top_psreset_ctrlclk_0                   |    1 |
| pfm_top_psreset_board_control_0             |    1 |
| pfm_top_psreset_axi_0                       |    1 |
| pfm_top_proc_sys_reset_0_0                  |    1 |
| pfm_top_pr_decoupler_3_0                    |    1 |
| pfm_top_pr_decoupler_2_0                    |    1 |
| pfm_top_pr_decoupler_1_0                    |    1 |
| pfm_top_pr_decoupler_0_0                    |    1 |
| pfm_top_pf_demux_0_0                        |    1 |
| pfm_top_pcie_0                              |    1 |
| pfm_top_msp432_bsl_crc_gen_0_0              |    1 |
| pfm_top_microblaze_scheduler_0              |    1 |
| pfm_top_microblaze_board_control_0          |    1 |
| pfm_top_mgmt_debug_hub_0                    |    1 |
| pfm_top_mgmt_debug_bridge_0                 |    1 |
| pfm_top_mdm_board_control_0                 |    1 |
| pfm_top_mb_bram_ctrl_0                      |    1 |
| pfm_top_mailbox_0_0                         |    1 |
| pfm_top_m05_regslice_0                      |    1 |
| pfm_top_m04_regslice_0                      |    1 |
| pfm_top_m03_regslice_0                      |    1 |
| pfm_top_m02_regslice_0                      |    1 |
| pfm_top_m00_regslice_0                      |    1 |
| pfm_top_logic_pll_lock_0                    |    1 |
| pfm_top_logic_hbm_init_op_0                 |    1 |
| pfm_top_lmb_bram_if_cntlr_1                 |    1 |
| pfm_top_lmb_bram_if_cntlr_0                 |    1 |
| pfm_top_lmb_bram_1                          |    1 |
| pfm_top_lmb_bram_0                          |    1 |
| pfm_top_jtag_fallback_0                     |    1 |
| pfm_top_irq_or_gate_userfirewall_0          |    1 |
| pfm_top_irq_or_gate_userdebug_firewall_0    |    1 |
| pfm_top_irq_or_gate_mgmtfirewall_0          |    1 |
| pfm_top_irq_or_gate_maxifirewall_0          |    1 |
| pfm_top_iob_static_0                        |    1 |
| pfm_top_invert_rst_0                        |    1 |
| pfm_top_invert_nearly_full_0                |    1 |
| pfm_top_invert_nearly_empty_0               |    1 |
| pfm_top_ilmb_v10_1                          |    1 |
| pfm_top_ilmb_v10_0                          |    1 |
| pfm_top_hbm_and_sdx_init_status_0           |    1 |
| pfm_top_gate_pr_inv_0                       |    1 |
| pfm_top_gate_pr_0                           |    1 |
| pfm_top_flash_programmer_0                  |    1 |
| pfm_top_fifo_generator_0_0                  |    1 |
| pfm_top_feature_rom_mmu_0                   |    1 |
| pfm_top_feature_rom_ctrl_0                  |    1 |
| pfm_top_feature_rom_0                       |    1 |
| pfm_top_embedded_scheduler_hw_0_0           |    1 |
| pfm_top_dma_pcie_0                          |    1 |
| pfm_top_dlmb_v10_1                          |    1 |
| pfm_top_dlmb_v10_0                          |    1 |
| pfm_top_cuisr_0_0                           |    1 |
| pfm_top_cq_bram_ctlr_0                      |    1 |
| pfm_top_clkwiz_sysclks_0                    |    1 |
| pfm_top_clkwiz_scheduler_0                  |    1 |
| pfm_top_clkwiz_pcie_0                       |    1 |
| pfm_top_clkwiz_kernel_0                     |    1 |
| pfm_top_clkwiz_kernel2_0                    |    1 |
| pfm_top_clkwiz_hbm_aclk_0                   |    1 |
| pfm_top_clk_wiz_0_0                         |    1 |
| pfm_top_buf_refclk_ibuf_0                   |    1 |
| pfm_top_board_i2c_ctrl_0                    |    1 |
| pfm_top_axis_register_slice_rq_0            |    1 |
| pfm_top_axis_register_slice_rc_0            |    1 |
| pfm_top_axis_register_slice_cq_0            |    1 |
| pfm_top_axis_register_slice_cc_0            |    1 |
| pfm_top_axi_vip_data_0                      |    1 |
| pfm_top_axi_vip_ctrl_userpf_0               |    1 |
| pfm_top_axi_vip_ctrl_mgntpf_0               |    1 |
| pfm_top_axi_uartlite_usb_0                  |    1 |
| pfm_top_axi_uartlite_0_0                    |    1 |
| pfm_top_axi_timebase_wdt_0                  |    1 |
| pfm_top_axi_register_slice_0_0              |    1 |
| pfm_top_axi_protocol_converter_0_0          |    1 |
| pfm_top_axi_mb_interrupts_0                 |    1 |
| pfm_top_axi_intc_0_1                        |    1 |
| pfm_top_axi_intc_0_0                        |    1 |
| pfm_top_axi_hwicap_0                        |    1 |
| pfm_top_axi_gpio_wdt_0                      |    1 |
| pfm_top_axi_gpio_qsfp_0                     |    1 |
| pfm_top_axi_gpio_mb_ctrl_0                  |    1 |
| pfm_top_axi_gpio_hbm_temp_0                 |    1 |
| pfm_top_axi_gpio_axi_rstn_0                 |    1 |
| pfm_top_axi_firewall_data_0                 |    1 |
| pfm_top_axi_firewall_ctrl_user_debug_0      |    1 |
| pfm_top_axi_firewall_ctrl_user_0            |    1 |
| pfm_top_axi_firewall_ctrl_0                 |    1 |
| pfm_top_axi_bypass_addr_0_0                 |    1 |
| pfm_top_axi_bram_ctrl_0_bram_0              |    1 |
| pfm_top_axi_bmc_gpio_0                      |    1 |
| pfm_top_auto_pc_9                           |    1 |
| pfm_top_auto_pc_8                           |    1 |
| pfm_top_auto_pc_7                           |    1 |
| pfm_top_auto_pc_6                           |    1 |
| pfm_top_auto_pc_5                           |    1 |
| pfm_top_auto_pc_4                           |    1 |
| pfm_top_auto_pc_3                           |    1 |
| pfm_top_auto_pc_2                           |    1 |
| pfm_top_auto_pc_12                          |    1 |
| pfm_top_auto_pc_11                          |    1 |
| pfm_top_auto_pc_10                          |    1 |
| pfm_top_auto_pc_1                           |    1 |
| pfm_top_auto_pc_0                           |    1 |
| pfm_top_auto_cc_9                           |    1 |
| pfm_top_auto_cc_8                           |    1 |
| pfm_top_auto_cc_7                           |    1 |
| pfm_top_auto_cc_6                           |    1 |
| pfm_top_auto_cc_5                           |    1 |
| pfm_top_auto_cc_4                           |    1 |
| pfm_top_auto_cc_3                           |    1 |
| pfm_top_auto_cc_24                          |    1 |
| pfm_top_auto_cc_23                          |    1 |
| pfm_top_auto_cc_22                          |    1 |
| pfm_top_auto_cc_21                          |    1 |
| pfm_top_auto_cc_20                          |    1 |
| pfm_top_auto_cc_2                           |    1 |
| pfm_top_auto_cc_19                          |    1 |
| pfm_top_auto_cc_18                          |    1 |
| pfm_top_auto_cc_17                          |    1 |
| pfm_top_auto_cc_16                          |    1 |
| pfm_top_auto_cc_15                          |    1 |
| pfm_top_auto_cc_14                          |    1 |
| pfm_top_auto_cc_13                          |    1 |
| pfm_top_auto_cc_12                          |    1 |
| pfm_top_auto_cc_11                          |    1 |
| pfm_top_auto_cc_10                          |    1 |
| pfm_top_auto_cc_1                           |    1 |
| pfm_top_auto_cc_0                           |    1 |
| pfm_top_Monitor_AXI_Master_p2p_0            |    1 |
| pfm_top_Monitor_AXI_Master_dma_pcie_0       |    1 |
| pfm_top_CuDmaController_0_0                 |    1 |
| pfm_dynamic_xdma_smartconnect_0             |    1 |
| pfm_dynamic_xbar_4                          |    1 |
| pfm_dynamic_xbar_3                          |    1 |
| pfm_dynamic_xbar_2                          |    1 |
| pfm_dynamic_util_and2_slr2_0                |    1 |
| pfm_dynamic_util_and2_slr1_0                |    1 |
| pfm_dynamic_util_and2_slr0_0                |    1 |
| pfm_dynamic_util_and2_hbm_ctrl_reset_0      |    1 |
| pfm_dynamic_util_and2_hbm_0                 |    1 |
| pfm_dynamic_transpose0_2_0                  |    1 |
| pfm_dynamic_transpose0_1_0                  |    1 |
| pfm_dynamic_sdx_mss_regslice_0              |    1 |
| pfm_dynamic_s00_regslice_17                 |    1 |
| pfm_dynamic_s00_regslice_16                 |    1 |
| pfm_dynamic_s00_regslice_15                 |    1 |
| pfm_dynamic_regslice_pipe_ctrl_mgntpf_0     |    1 |
| pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0 |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_2        |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_1        |    1 |
| pfm_dynamic_psreset_gate_pr_ddr_0           |    1 |
| pfm_dynamic_psreset_gate_pr_dataclk_0       |    1 |
| pfm_dynamic_psreset_gate_pr_data_2          |    1 |
| pfm_dynamic_psreset_gate_pr_data_1          |    1 |
| pfm_dynamic_psreset_gate_pr_control_2       |    1 |
| pfm_dynamic_psreset_gate_pr_control_1       |    1 |
| pfm_dynamic_psreset_gate_pr_control_0       |    1 |
| pfm_dynamic_memory_subsystem_0              |    1 |
| pfm_dynamic_m03_regslice_0                  |    1 |
| pfm_dynamic_m02_regslice_0                  |    1 |
| pfm_dynamic_m01_regslice_12                 |    1 |
| pfm_dynamic_m01_regslice_10                 |    1 |
| pfm_dynamic_m00_regslice_3                  |    1 |
| pfm_dynamic_m00_regslice_2                  |    1 |
| pfm_dynamic_init_combine_mss_0              |    1 |
| pfm_dynamic_init_cal_combine_mss_0          |    1 |
| pfm_dynamic_hmss_0_0                        |    1 |
| pfm_dynamic_freq_counter_1_0                |    1 |
| pfm_dynamic_freq_counter_0_0                |    1 |
| pfm_dynamic_debug_bridge_xsdbm_0            |    1 |
| pfm_dynamic_axilite_user_input_reg_0        |    1 |
| pfm_dynamic_axi_vip_data_0                  |    1 |
| pfm_dynamic_axi_vip_ctrl_userpf_0           |    1 |
| pfm_dynamic_axi_vip_ctrl_mgntpf_0           |    1 |
| pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0       |    1 |
| pfm_dynamic_axi_gpio_null_slr2_0            |    1 |
| pfm_dynamic_axi_gpio_null_slr1_0            |    1 |
| pfm_dynamic_axi_gpio_null_slr0_0            |    1 |
| pfm_dynamic_axi_cdc_xdma_0                  |    1 |
| pfm_dynamic_auto_cc_2                       |    1 |
| pfm_dynamic_auto_cc_0                       |    1 |
| pfm_dynamic                                 |    1 |
| bd_ebbe_lut_buffer_0                        |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM01_0             |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM00_0             |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM01_0             |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM00_0             |    1 |
| bd_d216_vip_ctrl_DDR4_MEM01_0               |    1 |
| bd_d216_vip_ctrl_DDR4_MEM00_0               |    1 |
| bd_d216_vip_S02_AXI_0                       |    1 |
| bd_d216_vip_S01_AXI_0                       |    1 |
| bd_d216_vip_S00_AXI_0                       |    1 |
| bd_d216_vip_DDR4_MEM01_0                    |    1 |
| bd_d216_vip_DDR4_MEM00_0                    |    1 |
| bd_d216_psr_ddr4_mem01_0                    |    1 |
| bd_d216_psr_ddr4_mem00_0                    |    1 |
| bd_d216_psr_ctrl_interconnect_0             |    1 |
| bd_d216_psr_aclk_SLR1_0                     |    1 |
| bd_d216_psr_aclk_SLR0_0                     |    1 |
| bd_d216_interconnect_ddrmem_ctrl_0          |    1 |
| bd_d216_interconnect_S00_AXI_0              |    1 |
| bd_d216_interconnect_DDR4_MEM01_0           |    1 |
| bd_d216_interconnect_DDR4_MEM00_0           |    1 |
| bd_d216_ddr4_mem01_memory_init_0            |    1 |
| bd_d216_ddr4_mem01_ctrl_cc_0                |    1 |
| bd_d216_ddr4_mem01_0_phy                    |    1 |
| bd_d216_ddr4_mem01_0                        |    1 |
| bd_d216_ddr4_mem00_memory_init_0            |    1 |
| bd_d216_ddr4_mem00_ctrl_cc_0                |    1 |
| bd_d216_ddr4_mem00_0_phy                    |    1 |
| bd_d216_ddr4_mem00_0                        |    1 |
| bd_d216_calib_reduce_0                      |    1 |
| bd_5dca_vip_S00_0                           |    1 |
| bd_5dca_util_vector_logic_0                 |    1 |
| bd_5dca_slice0_12_0                         |    1 |
| bd_5dca_interconnect0_12_0                  |    1 |
| bd_5dca_init_reduce_0                       |    1 |
| bd_5dca_hbm_reset_sync_SLR2_0               |    1 |
| bd_5dca_hbm_reset_sync_SLR0_0               |    1 |
| bd_5dca_hbm_inst_0                          |    1 |
| bd_5dca_axi_apb_bridge_inst_0               |    1 |
| bd_4042_bs_switch_0                         |    1 |
| bd_3566_bsip_0                              |    1 |
| bd_3566_bs_switch_1_0                       |    1 |
| bd_3566_axi_jtag_0                          |    1 |
| bd_2e71_xsdbm_0                             |    1 |
| bd_2e71_lut_buffer_0                        |    1 |
| bd_2e71_bs_switch_0                         |    1 |
| bd_256f_lut_buffer_0                        |    1 |
| bd_256f_bs_switch_0                         |    1 |
| bd_0301_bsip_0                              |    1 |
| bd_0301_bs_switch_2                         |    1 |
| bd_0301_bs_switch_1_0                       |    1 |
| bd_0301_bs_mux_0                            |    1 |
| bd_0301_axi_jtag_0                          |    1 |
+---------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  6557 |       |     23040 | 28.46 |
|   SLR1 -> SLR2                   |  3241 |       |           | 14.07 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   271 |     1 |           |       |
|   SLR2 -> SLR1                   |  3316 |       |           | 14.39 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   410 |     0 |           |       |
| SLR1 <-> SLR0                    |  5263 |       |     23040 | 22.84 |
|   SLR0 -> SLR1                   |  2292 |       |           |  9.95 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   355 |    55 |           |       |
|   SLR1 -> SLR0                   |  2971 |       |           | 12.89 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   438 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 11820 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 3292 |   24 |
| SLR1      | 3108 |    0 | 2947 |
| SLR0      |  133 | 2159 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0 |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+--------+--------+--------+--------+--------+
| CLB                        | 11606 |  19394 |  15227 |  21.12 |  35.91 |  28.20 |
|   CLBL                     |  6017 |  10127 |   8163 |  20.55 |  34.59 |  27.88 |
|   CLBM                     |  5589 |   9267 |   7064 |  21.76 |  37.49 |  28.58 |
| CLB LUTs                   | 42379 |  98089 |  61740 |   9.64 |  22.71 |  14.29 |
|   LUT as Logic             | 36364 |  86632 |  54454 |   8.27 |  20.05 |  12.61 |
|     using O5 output only   |   803 |   1075 |   1302 |   0.18 |   0.25 |   0.30 |
|     using O6 output only   | 22571 |  61174 |  33845 |   5.13 |  14.16 |   7.83 |
|     using O5 and O6        | 12990 |  24383 |  19307 |   2.95 |   5.64 |   4.47 |
|   LUT as Memory            |  6015 |  11457 |   7286 |   2.93 |   5.79 |   3.68 |
|     LUT as Distributed RAM |  3744 |   8725 |   4008 |   1.82 |   4.41 |   2.03 |
|       using O5 output only |     0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    84 |    219 |     80 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  3660 |   8506 |   3928 |   1.78 |   4.30 |   1.99 |
|     LUT as Shift Register  |  2271 |   2732 |   3278 |   1.11 |   1.38 |   1.66 |
|       using O5 output only |     0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  1370 |   2393 |   2844 |   0.67 |   1.21 |   1.44 |
|       using O5 and O6      |   901 |    339 |    434 |   0.44 |   0.17 |   0.22 |
| CLB Registers              | 75464 | 124208 | 103924 |   8.58 |  14.38 |  12.03 |
| CARRY8                     |   418 |    925 |    644 |   0.76 |   1.71 |   1.19 |
| F7 Muxes                   |   849 |   5304 |   5276 |   0.39 |   2.46 |   2.44 |
| F8 Muxes                   |    45 |   2219 |   2096 |   0.04 |   2.05 |   1.94 |
| F9 Muxes                   |     0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  64.5 |  414.5 |  374.5 |   9.60 |  61.68 |  55.73 |
|   RAMB36/FIFO              |    62 |    156 |    116 |   9.23 |  23.21 |  17.26 |
|     RAMB36E2 only          |    62 |    156 |    116 |   9.23 |  23.21 |  17.26 |
|   RAMB18                   |     5 |    517 |    517 |   0.37 |  38.47 |  38.47 |
|     RAMB18E2 only          |     5 |    517 |    517 |   0.37 |  38.47 |  38.47 |
| URAM                       |     0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     3 |     46 |     47 |   0.10 |   1.50 |   1.53 |
| PLL                        |     0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  2397 |   3421 |   3514 |   2.18 |   3.17 |   3.25 |
+----------------------------+-------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       139 |   66.83 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |       140 |   67.31 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       297 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


