set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_TOOL_NAME "Qsys"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_TOOL_VERSION "21.1"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_TOOL_ENV "Qsys"
set_global_assignment -library "if_loop_2" -name SOPCINFO_FILE [file join $::quartus(qip_path) "../../../if_loop_2.sopcinfo"]
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name SLD_INFO "QSYS_NAME if_loop_2 HAS_SOPCINFO 1 GENERATION_ID 1686673492"
set_global_assignment -library "if_loop_2" -name SLD_FILE [file join $::quartus(qip_path) "if_loop_2.debuginfo"]
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_TARGETED_DEVICE_FAMILY "Cyclone V"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "if_loop_2" -name MISC_FILE [file join $::quartus(qip_path) "../../../../components/if_loop_2/if_loop_2.qsys"]
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_NAME "aWZfbG9vcF8y"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_DISPLAY_NAME "aWZfbG9vcF8y"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MTY4NjY3MzQ5Mg==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRU1BNFUyM0M3::QXV0byBERVZJQ0U="
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::Nw==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_PARAMETER "QVVUT19BVk1NXzFfUldfQUREUkVTU19XSURUSA==::QWRkcmVzc1dpZHRoID0gLTE=::QXV0byBBRERSRVNTX1dJRFRI"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19SQVRF::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19ET01BSU4=::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "if_loop_2" -library "if_loop_2" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9ET01BSU4=::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_instance_assignment -entity "if_loop_2_internal" -library "if_loop_2" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*
set_global_assignment -entity "if_loop_2_internal" -library "if_loop_2" -name IP_COMPONENT_NAME "aWZfbG9vcF8yX2ludGVybmFs"
set_global_assignment -entity "if_loop_2_internal" -library "if_loop_2" -name IP_COMPONENT_DISPLAY_NAME "aWZfbG9vcF8yX2ludGVybmFs"
set_global_assignment -entity "if_loop_2_internal" -library "if_loop_2" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "if_loop_2_internal" -library "if_loop_2" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "if_loop_2_internal" -library "if_loop_2" -name IP_COMPONENT_VERSION "MS4w"

set_global_assignment -library "if_loop_2" -name VERILOG_FILE [file join $::quartus(qip_path) "if_loop_2.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/dspba_library_ver.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ecc_pkg.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_data_fifo.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_fifo.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_altera_syncram_wrapped.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_scfifo_wrapped.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ecc_decoder.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ecc_encoder.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ll_fifo.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ll_ram_fifo.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_valid_fifo_counter.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_dspba_valid_fifo_counter.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_staging_reg.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_mid_speed_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_latency_one_ram_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_latency_zero_ram_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_fifo_zero_width.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_high_speed_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_low_latency_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_zero_latency_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_fanout_pipeline.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_std_synchronizer_nocut.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_tessellated_incr_decr_threshold.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_tessellated_incr_lookahead.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_reset_handler.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_lfsr.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_mlab_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_parameter_assert.svh"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_pop.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_push.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_token_fifo_counter.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_pipeline.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_dspba_buffer.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_enable_sink.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_memory_depth_quantization_pkg.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iord.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iord_stall_latency.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iord_stall_valid.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_shift_register_no_reset.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ffwdsrc.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ffwddst.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_top.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_permute_address.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_pipelined.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_enabled.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_basic_coalescer.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_simple.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_streaming.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_burst_host.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_bursting_load_stores.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_non_aligned_write.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_read_cache.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_atomic.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_prefetch_block.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_wide_wrapper.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_streaming_prefetch.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_aligned_burst_coalesced_lsu.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_toggle_detect.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_debug_mem.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_burst_coalesced_pipelined_write.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_burst_coalesced_pipelined_read.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_fifo_stall_valid_lookahead.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_global_load_store.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_burst_coalescer.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_coalescer_dynamic_timeout.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_data_aligner.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_read_cache.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_read_data_alignment.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_unaligned_controller.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_word_coalescer.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_write_data_alignment.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_write_kernel_downstream.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_full_detector.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_tessellated_incr_decr_decr.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iowr.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iowr_stall_latency.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iowr_stall_valid.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_loop_profiler.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_sim_latency_tracker.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_loop_limiter.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_reset_wire.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_function_wrapper.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_function.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_bb_B2_sr_1.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_bb_B3_sr_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_bb_B0_runOnce.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_bb_B0_runOnce_stall_region.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B0_runOnce_merge_reg.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B0_runOnce_branch.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B0_runOnce_merge.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_bb_B1_start.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_bb_B1_start_stall_region.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_iord_bl_call_unnamed_if_loop_22_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pipeline_keep_going9_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_i1_notexitcond10_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B1_start_merge_reg.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B1_start_branch.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B1_start_merge.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_bb_B2.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_bb_B2_stall_region.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_21_full_detector.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp113_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp114_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast145_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_mem_lm1_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pipeline_keep_going_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pop_i32_i_012_pop8_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pop_i32_sum_013_pop7_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pop_i4_initerations_pop9_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_i1_lastiniteration_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_i1_notexitcond_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_i32_i_012_push8_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_i4_cleanups_push10_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B2_merge_reg.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B2_branch.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B2_merge.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_bb_B3.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_bb_B3_stall_region.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp112_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_ffwd_dest_i32_spec_select6_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B3_branch.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_B3_merge.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pipeline_keep_going9_1_sr.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pipeline_keep_going9_1_valid_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pipeline_keep_going_6_sr.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_loop_limiter_0.sv"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_avm_to_ic.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_host_endpoint.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_arb_intf.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_intf.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_agent_endpoint.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_agent_rrp.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_agent_wrp.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_arb2.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_to_avm.v"]
set_global_assignment -library "if_loop_2" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/if_loop_2_internal.v"]
