<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NavHAL: include/core/cortex-m4/gpio.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">NavHAL<span id="projectnumber">&#160;0.1.0</span>
   </div>
   <div id="projectbrief">NAVRobotec&#39;s architecture-agnostic HAL for embedded systems.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_3d69f64eaf81436fe2b22361382717e5.html">core</a></li><li class="navelem"><a class="el" href="dir_ee6d435a46042ad3b1ab4491874ef656.html">cortex-m4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">gpio.h File Reference<div class="ingroups"><a class="el" href="group__NAVHAL.html">Core HAL</a> &raquo; <a class="el" href="group__HAL__GPIO.html">GPIO HAL</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>GPIO HAL implementation for Cortex-M4 (STM32F401RE).  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="types_8h_source.html">utils/types.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for gpio.h:</div>
<div class="dyncontent">
<div class="center"><img src="gpio_8h__incl.png" border="0" usemap="#ainclude_2core_2cortex-m4_2gpio_8h" alt=""/></div>
<map name="ainclude_2core_2cortex-m4_2gpio_8h" id="ainclude_2core_2cortex-m4_2gpio_8h">
<area shape="rect" title="GPIO HAL implementation for Cortex&#45;M4 (STM32F401RE)." alt="" coords="52,5,199,45"/>
<area shape="rect" href="types_8h.html" title="Centralized type definitions include for NavHAL." alt="" coords="74,93,177,119"/>
<area shape="poly" title=" " alt="" coords="128,46,128,79,123,79,123,46"/>
<area shape="rect" title=" " alt="" coords="121,240,192,265"/>
<area shape="poly" title=" " alt="" coords="86,121,54,134,25,150,15,159,10,169,9,179,13,191,32,211,56,226,82,236,108,243,107,248,81,241,54,230,29,215,9,193,3,180,5,167,11,156,22,146,51,129,84,116"/>
<area shape="rect" title=" " alt="" coords="23,167,106,192"/>
<area shape="poly" title=" " alt="" coords="118,121,85,158,81,154,114,117"/>
<area shape="rect" href="gpio__types_8h.html" title="GPIO pin definitions and related types for NavHAL." alt="" coords="130,167,244,192"/>
<area shape="poly" title=" " alt="" coords="138,117,170,154,166,158,134,121"/>
<area shape="rect" href="clock__types_8h.html" title="Clock HAL type definitions." alt="" coords="268,167,386,192"/>
<area shape="poly" title=" " alt="" coords="159,116,282,159,281,165,157,121"/>
<area shape="poly" title=" " alt="" coords="301,194,198,237,196,232,299,190"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="gpio_8h__dep__incl.png" border="0" usemap="#ainclude_2core_2cortex-m4_2gpio_8hdep" alt=""/></div>
<map name="ainclude_2core_2cortex-m4_2gpio_8hdep" id="ainclude_2core_2cortex-m4_2gpio_8hdep">
<area shape="rect" title="GPIO HAL implementation for Cortex&#45;M4 (STM32F401RE)." alt="" coords="191,5,337,45"/>
<area shape="rect" href="02__hal__pupd_2main_8c.html" title=" " alt="" coords="5,93,168,133"/>
<area shape="poly" title=" " alt="" coords="214,54,127,96,124,91,212,49"/>
<area shape="rect" href="gpio_8c.html" title="Cortex&#45;M4 (STM32F4) GPIO HAL Implementation." alt="" coords="192,93,336,133"/>
<area shape="poly" title=" " alt="" coords="267,59,267,93,261,93,261,59"/>
<area shape="rect" href="uart_8c.html" title="UART HAL implementation for Cortex&#45;M4 (STM32F401RE)" alt="" coords="360,93,504,133"/>
<area shape="poly" title=" " alt="" coords="314,49,396,91,394,96,312,54"/>
</map>
</div>
</div>
<p><a href="gpio_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga305184464592fe039a4e47e9d88bdcc4" id="r_ga305184464592fe039a4e47e9d88bdcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTERS.html#ga305184464592fe039a4e47e9d88bdcc4">RCC_AHB1ENR</a>&#160;&#160;&#160;(*(volatile uint32_t *)0x40023830)</td></tr>
<tr class="memdesc:ga305184464592fe039a4e47e9d88bdcc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC AHB1 peripheral clock enable register. stm32f401re_reference.pdf - page 118.  <br /></td></tr>
<tr class="separator:ga305184464592fe039a4e47e9d88bdcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7" id="r_gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTERS.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;0x40020000</td></tr>
<tr class="memdesc:gac485358099728ddae050db37924dd6b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base addresses of GPIO ports. stm32f401re.pdf - page 52.  <br /></td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd" id="r_ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTERS.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;0x40020400</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08" id="r_ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTERS.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;0x40020800</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac" id="r_ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTERS.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;0x40020C00</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763" id="r_gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTERS.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;0x40021000</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285" id="r_gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTERS.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>&#160;&#160;&#160;0x40021C00</td></tr>
<tr class="separator:gadeacbb43ae86c879945afe98c679b285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5eb82977ded49e09b93e0c7ae9468d6" id="r_gaf5eb82977ded49e09b93e0c7ae9468d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTERS.html#gaf5eb82977ded49e09b93e0c7ae9468d6">GPIO_PORT_COUNT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaf5eb82977ded49e09b93e0c7ae9468d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of GPIO ports supported (A–E and H)  <br /></td></tr>
<tr class="separator:gaf5eb82977ded49e09b93e0c7ae9468d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2bf74240b288f8d42e6e6aa157ba52" id="r_gabd2bf74240b288f8d42e6e6aa157ba52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTER__OFFSETS.html#gabd2bf74240b288f8d42e6e6aa157ba52">GPIO_MODER_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:gabd2bf74240b288f8d42e6e6aa157ba52"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO mode register offset. stm32f401re_reference.pdf - page 158.  <br /></td></tr>
<tr class="separator:gabd2bf74240b288f8d42e6e6aa157ba52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a111ee9e5845dcba61cf1d7fe0eb43f" id="r_ga2a111ee9e5845dcba61cf1d7fe0eb43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTER__OFFSETS.html#ga2a111ee9e5845dcba61cf1d7fe0eb43f">GPIO_AFRL_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga2a111ee9e5845dcba61cf1d7fe0eb43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfc1903c8131e8c47c81bc89401f12e" id="r_gafdfc1903c8131e8c47c81bc89401f12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTER__OFFSETS.html#gafdfc1903c8131e8c47c81bc89401f12e">GPIO_AFRH_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:gafdfc1903c8131e8c47c81bc89401f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424a9ba00d1b8767830a4ba2876b81b7" id="r_ga424a9ba00d1b8767830a4ba2876b81b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTER__OFFSETS.html#ga424a9ba00d1b8767830a4ba2876b81b7">GPIO_OTYPER_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga424a9ba00d1b8767830a4ba2876b81b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO output type register offset. stm32f401re_reference.pdf - page 158.  <br /></td></tr>
<tr class="separator:ga424a9ba00d1b8767830a4ba2876b81b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84120440ba15610fb77bf33f6b6ff0dc" id="r_ga84120440ba15610fb77bf33f6b6ff0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTER__OFFSETS.html#ga84120440ba15610fb77bf33f6b6ff0dc">GPIO_PUPDR_OFFSET</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:ga84120440ba15610fb77bf33f6b6ff0dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO pull-up/pull-down register offset. stm32f401re_reference.pdf - page 159.  <br /></td></tr>
<tr class="separator:ga84120440ba15610fb77bf33f6b6ff0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf540e84125f7b294a9c848c9aadb1c5b" id="r_gaf540e84125f7b294a9c848c9aadb1c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTER__OFFSETS.html#gaf540e84125f7b294a9c848c9aadb1c5b">GPIO_IDR_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gaf540e84125f7b294a9c848c9aadb1c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO input data register offset. stm32f401re_reference.pdf - page 160.  <br /></td></tr>
<tr class="separator:gaf540e84125f7b294a9c848c9aadb1c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e399f4df7c85cf125eda0d604170ac" id="r_gaa3e399f4df7c85cf125eda0d604170ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTER__OFFSETS.html#gaa3e399f4df7c85cf125eda0d604170ac">GPIO_ODR_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:gaa3e399f4df7c85cf125eda0d604170ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO output data register offset. stm32f401re_reference.pdf - page 160.  <br /></td></tr>
<tr class="separator:gaa3e399f4df7c85cf125eda0d604170ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59269075e8b69c81512c1cd3627e07c" id="r_gab59269075e8b69c81512c1cd3627e07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__REGISTER__OFFSETS.html#gab59269075e8b69c81512c1cd3627e07c">GPIO_BSRR_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:gab59269075e8b69c81512c1cd3627e07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO bit set/reset register offset. stm32f401re_reference.pdf - page 161.  <br /></td></tr>
<tr class="separator:gab59269075e8b69c81512c1cd3627e07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gab063b362fb73bcb899a122e5188e7e32" id="r_gab063b362fb73bcb899a122e5188e7e32"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__API.html#gab063b362fb73bcb899a122e5188e7e32">hal_gpio_setmode</a> (<a class="el" href="gpio__types_8h.html#a6222e804e6f2dd326ec84c1ba7ff04e6">hal_gpio_pin</a> pin, <a class="el" href="gpio__types_8h.html#afff59088389c415758284fcfdef93fda">hal_gpio_mode</a> mode, <a class="el" href="gpio__types_8h.html#ab08483829bc1df17783a8ad8cb49043e">hal_gpio_pullup_pulldown</a> pupd)</td></tr>
<tr class="memdesc:gab063b362fb73bcb899a122e5188e7e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the mode and pull configuration of a GPIO pin.  <br /></td></tr>
<tr class="separator:gab063b362fb73bcb899a122e5188e7e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5915e39ede16cf7d68b4dc1ee02b78a" id="r_gaf5915e39ede16cf7d68b4dc1ee02b78a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="gpio__types_8h.html#afff59088389c415758284fcfdef93fda">hal_gpio_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__API.html#gaf5915e39ede16cf7d68b4dc1ee02b78a">hal_gpio_getmode</a> (<a class="el" href="gpio__types_8h.html#a6222e804e6f2dd326ec84c1ba7ff04e6">hal_gpio_pin</a> pin)</td></tr>
<tr class="memdesc:gaf5915e39ede16cf7d68b4dc1ee02b78a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current mode of a GPIO pin.  <br /></td></tr>
<tr class="separator:gaf5915e39ede16cf7d68b4dc1ee02b78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64ac2161a52147ab5e91fe399126638" id="r_gaa64ac2161a52147ab5e91fe399126638"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__API.html#gaa64ac2161a52147ab5e91fe399126638">hal_gpio_digitalwrite</a> (<a class="el" href="gpio__types_8h.html#a6222e804e6f2dd326ec84c1ba7ff04e6">hal_gpio_pin</a> pin, <a class="el" href="gpio__types_8h.html#addd0001118ca8b0d1bb783478de95f78">hal_gpio_state</a> state)</td></tr>
<tr class="memdesc:gaa64ac2161a52147ab5e91fe399126638"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a logic level to a GPIO pin.  <br /></td></tr>
<tr class="separator:gaa64ac2161a52147ab5e91fe399126638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce35517ec183c7df6a1f67737ecebf6" id="r_gacce35517ec183c7df6a1f67737ecebf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="gpio__types_8h.html#addd0001118ca8b0d1bb783478de95f78">hal_gpio_state</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__API.html#gacce35517ec183c7df6a1f67737ecebf6">hal_gpio_digitalread</a> (<a class="el" href="gpio__types_8h.html#a6222e804e6f2dd326ec84c1ba7ff04e6">hal_gpio_pin</a> pin)</td></tr>
<tr class="memdesc:gacce35517ec183c7df6a1f67737ecebf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the logic level from a GPIO pin.  <br /></td></tr>
<tr class="separator:gacce35517ec183c7df6a1f67737ecebf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f525e1eaa75b82f304bc25cee240789" id="r_ga4f525e1eaa75b82f304bc25cee240789"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__API.html#ga4f525e1eaa75b82f304bc25cee240789">hal_gpio_enable_rcc</a> (<a class="el" href="gpio__types_8h.html#a6222e804e6f2dd326ec84c1ba7ff04e6">hal_gpio_pin</a> pin)</td></tr>
<tr class="memdesc:ga4f525e1eaa75b82f304bc25cee240789"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the RCC peripheral clock for the GPIO port.  <br /></td></tr>
<tr class="separator:ga4f525e1eaa75b82f304bc25cee240789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07aab29e77970fa617d8ea0d1922e964" id="r_ga07aab29e77970fa617d8ea0d1922e964"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__API.html#ga07aab29e77970fa617d8ea0d1922e964">hal_gpio_set_alternate_function</a> (<a class="el" href="gpio__types_8h.html#a6222e804e6f2dd326ec84c1ba7ff04e6">hal_gpio_pin</a> pin, <a class="el" href="gpio__types_8h.html#a22b67ee171c3baed3b2d4c9eeb3c6c44">hal_gpio_alternate_function_t</a> alt_fn)</td></tr>
<tr class="memdesc:ga07aab29e77970fa617d8ea0d1922e964"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the alternate function for a GPIO pin.  <br /></td></tr>
<tr class="separator:ga07aab29e77970fa617d8ea0d1922e964"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>GPIO HAL implementation for Cortex-M4 (STM32F401RE). </p>
<p>This header provides low-level register definitions and functions to configure and control GPIO peripherals on Cortex-M4-based microcontrollers, specifically STM32F401RE in this implementation.</p>
<dl class="section note"><dt>Note</dt><dd>This file is architecture-specific. It is included through the common <code><a class="el" href="hal__gpio_8h.html" title="Architecture-agnostic GPIO HAL entry point for NavHAL.">hal_gpio.h</a></code> dispatcher based on the target definition (e.g., <code>CORTEX_M4</code>).</dd></dl>
<dl class="section author"><dt>Author</dt><dd>Ashutosh Vishwakarma </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2025-07-20 </dd></dl>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
