// Seed: 1386348833
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    output uwire id_3,
    output wire id_4,
    input tri id_5,
    output tri1 id_6
);
  assign id_6 = id_2 == -1 * 1;
  always_ff assign id_3.id_5 = id_0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_1,
      id_4
  );
  assign modCall_1.id_3 = 0;
  wire id_8;
endmodule
