// Seed: 4060337132
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    input wor id_6,
    output tri1 id_7,
    output wire id_8,
    input wire id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input supply0 id_13,
    output supply1 id_14,
    output supply1 id_15,
    input wire id_16,
    input tri0 id_17,
    output tri id_18,
    input tri0 id_19,
    output tri id_20,
    output wand id_21,
    output tri id_22,
    output tri0 id_23,
    input tri id_24,
    output wor id_25,
    input wand id_26,
    output supply1 id_27,
    output supply1 id_28
);
  wire  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ;
endmodule
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input tri1 id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input wor id_6,
    input tri0 module_1,
    input tri0 id_8,
    input wand id_9,
    input wand id_10
);
  id_12 :
  assert property (@(posedge 1'd0 - id_9) 1 ? (1'b0) : 1 == id_8)
  else $display(1);
  wire id_13;
  module_0(
      id_10,
      id_3,
      id_8,
      id_1,
      id_5,
      id_4,
      id_4,
      id_1,
      id_1,
      id_0,
      id_0,
      id_10,
      id_4,
      id_6,
      id_1,
      id_1,
      id_4,
      id_8,
      id_1,
      id_10,
      id_1,
      id_1,
      id_1,
      id_1,
      id_6,
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
