cygnus_gpio	,	V_1
to_cygnus_gpio	,	F_1
gpiochip_remove	,	F_77
spin_lock_init	,	F_72
cygnus_gpio_irq_set_mask	,	F_21
cygnus_gpio_get	,	F_36
shift	,	V_10
of_match_device	,	F_67
cygnus_set_bit	,	F_4
rising_or_high	,	V_34
direction_output	,	V_118
CYGNUS_GPIO_SHIFT	,	F_6
dev	,	V_41
irq_desc	,	V_13
of_parse_phandle	,	F_50
CYGNUS_GPIO_DATA_OUT_OFFSET	,	V_48
ARRAY_SIZE	,	F_53
"invalid GPIO IRQ type 0x%x\n"	,	L_1
CYGNUS_GPIO_DATA_IN_OFFSET	,	V_49
pinconf_to_config_packed	,	F_46
CYGNUS_GPIO_REG	,	F_5
devm_kasprintf	,	F_60
cygnus_gpio_probe	,	F_66
IRQ_TYPE_LEVEL_LOW	,	V_40
node	,	V_76
cygnus_gpio_data	,	V_109
dual_edge	,	V_33
cygnus_gpio_get_strength	,	F_42
of_node	,	V_77
cygnus_gpio_irq_mask	,	F_22
GFP_KERNEL	,	V_91
device	,	V_102
pinctrl_desc	,	V_86
CYGNUS_GPIO_INT_MSK_OFFSET	,	V_29
cygnus_pin_config_get	,	F_43
pinmux_node	,	V_78
PIN_CONFIG_BIAS_DISABLE	,	V_68
cygnus_gpio_set_strength	,	F_41
gpiochip_irqchip_add	,	F_75
"no GPIO irqchip\n"	,	L_18
device_node	,	V_75
pull_up	,	V_54
irq_data_get_irq_chip_data	,	F_20
cygnus_gpio_irq_set_type	,	F_26
arg	,	V_66
cygnus_gpio_irq_handler	,	F_11
ENOTSUPP	,	V_58
"gpio:%u set pullup:%d\n"	,	L_7
PIN_CONFIG_BIAS_PULL_DOWN	,	V_70
chip	,	V_5
devm_ioremap_resource	,	F_71
set	,	V_8
d	,	V_26
CYGNUS_GPIO_INT_EDGE_OFFSET	,	V_45
pinctrl_request_gpio	,	F_30
i	,	V_16
irq	,	V_106
pinctrl_dev	,	V_50
cygnus_get_bit	,	F_10
CYGNUS_GPIO_OUT_EN_OFFSET	,	V_47
"unable to register pinctrl device\n"	,	L_14
config	,	V_63
platform_device	,	V_79
of_node_put	,	F_52
pinmux_is_supported	,	V_46
"gpio-%d"	,	L_13
CYGNUS_GPIO_INT_DE_OFFSET	,	V_44
strength	,	V_57
__iomem	,	T_2
"gpio:%u set input\n"	,	L_3
dev_dbg	,	F_28
CYGNUS_GPIO_INT_MSTAT_OFFSET	,	V_20
gpiochip_remove_pin_ranges	,	F_57
cygnus_gpio_irq_unmask	,	F_25
reg	,	V_6
"unable to map I/O memory\n"	,	L_15
PIN_CONFIG_BIAS_PULL_UP	,	V_69
cygnus_pctrl_ops	,	V_96
child_irq	,	V_22
platform_get_irq	,	F_74
cygnus_gpio_direction_input	,	F_33
ret	,	V_67
res	,	V_104
io_ctrl	,	V_59
pinmux_pdev	,	V_80
CYGNUS_GPIO_INT_TYPE_OFFSET	,	V_43
npins	,	V_97
cygnus_gpio_of_match	,	V_111
spin_unlock_irqrestore	,	F_24
pctldev	,	V_51
name	,	V_94
num_banks	,	V_18
generic_handle_irq	,	F_17
platform_get_resource	,	F_70
desc	,	V_14
err_put_device	,	V_85
of_find_device_by_node	,	F_51
cygnus_gpio_irq_chip	,	V_121
level_triggered	,	V_32
chained_irq_exit	,	F_18
"unable to add GPIO chip\n"	,	L_16
cygnus_gpio_unregister_pinconf	,	F_64
put_device	,	F_56
dev_err	,	F_27
handle_simple_irq	,	V_122
param	,	V_65
pinctrl_unregister	,	F_65
pinctrl_register	,	F_61
selector	,	V_52
of_device_id	,	V_107
gc	,	V_3
label	,	V_115
BIT	,	F_8
unmask	,	V_28
"gpio:%u level_triggered:%d dual_edge:%d rising_or_high:%d\n"	,	L_2
NGPIOS_PER_BANK	,	V_21
cygnus_gpio_free	,	F_31
base	,	V_12
ENOMEM	,	V_92
ngpio	,	V_90
hwirq	,	V_27
bit	,	V_17
cygnus_gpio_pinmux_add_range	,	F_49
number	,	V_93
"pinmux"	,	L_10
pctlops	,	V_95
lock	,	V_31
cygnus_gpio_set	,	F_35
pinconf_to_config_param	,	F_45
val	,	V_11
GPIO_DRV_STRENGTH_BITS	,	V_62
"gpio:%u set, value:%d\n"	,	L_5
pctldesc	,	V_87
CYGNUS_GPIO_RES_EN_OFFSET	,	V_55
"failed to get pinmux device\n"	,	L_11
cygnus_gpio_request	,	F_29
pin_base	,	V_83
"invalid configuration\n"	,	L_9
IRQ_TYPE_LEVEL_HIGH	,	V_39
CYGNUS_GPIO_PAD_RES_OFFSET	,	V_56
chained_irq_enter	,	F_14
irq_data	,	V_25
pinconf_to_config_argument	,	F_48
cygnus_gpio_set_pull	,	F_39
ENODEV	,	V_81
ngpios	,	V_105
flags	,	V_30
IRQ_TYPE_NONE	,	V_123
pins	,	V_89
pinctrl_free_gpio	,	F_32
out	,	V_74
IRQ_TYPE_EDGE_BOTH	,	V_38
for_each_set_bit	,	F_15
gpio_data	,	V_110
pinctrl_pin_desc	,	V_88
CYGNUS_GPIO_INT_CLR_OFFSET	,	V_24
cygnus_pin_config_set	,	F_47
get	,	V_119
cygnus_gpio_init	,	F_78
cygnus_gpio_get_pull	,	F_40
u16	,	T_3
cygnus_gpio_direction_output	,	F_34
pin_config_param	,	V_64
cygnus_get_group_name	,	F_38
platform_driver_probe	,	F_79
IRQ_TYPE_EDGE_RISING	,	V_36
EINVAL	,	V_42
disable	,	V_53
devm_kcalloc	,	F_59
__init	,	T_4
cygnus_pin_to_gpio	,	F_3
"gpio_grp"	,	L_6
num_configs	,	V_73
data	,	V_112
cygnus_gpio_register_pinconf	,	F_58
direction_input	,	V_117
CYGNUS_GPIO_DRV0_CTRL_OFFSET	,	V_60
IRQ_TYPE_EDGE_FALLING	,	V_37
pinctrl_dev_get_drvdata	,	F_44
gpiochip_add	,	F_73
PIN_CONFIG_DRIVE_STRENGTH	,	V_71
pdev	,	V_101
pin	,	V_4
u32	,	T_1
pctl	,	V_100
gpiochip_add_pin_range	,	F_54
err_rm_gpiochip	,	V_120
cygnus_gpio_driver	,	V_125
offset	,	V_9
resource	,	V_103
"unable to add GPIO pin range\n"	,	L_12
"gpio:%u set output, value:%d\n"	,	L_4
PTR_ERR	,	F_63
cygnus_pconf_ops	,	V_99
irq_desc_get_chip	,	F_13
spin_lock_irqsave	,	F_23
IRQ_TYPE_SENSE_MASK	,	V_35
err_unregister_pinconf	,	V_124
confops	,	V_98
platform_set_drvdata	,	F_69
devm_kzalloc	,	F_68
configs	,	V_72
request	,	V_116
irqdomain	,	V_23
cygnus_gpio_pintable	,	V_82
irq_find_mapping	,	F_16
"gpio:%u set drive strength:%d mA\n"	,	L_8
IORESOURCE_MEM	,	V_114
irq_chip	,	V_15
cygnus_get_groups_count	,	F_37
gpiochip_set_chained_irqchip	,	F_76
num_gpios	,	V_113
dev_name	,	F_55
cygnus_gpio_irq_ack	,	F_19
readl	,	F_7
writel	,	F_9
match	,	V_108
"unable to register pinconf\n"	,	L_17
gpio_chip	,	V_2
GPIO_BANK_SIZE	,	V_19
container_of	,	F_2
CYGNUS_GPIO_ASIU_DRV0_CTRL_OFFSET	,	V_61
num_pins	,	V_84
gpio	,	V_7
irq_desc_get_handler_data	,	F_12
IS_ERR	,	F_62
