; RUN: llc --filetype=asm --mcpu=cheriot --mtriple=riscv32-unknown-unknown -target-abi cheriot  %s -mattr=+xcheri,+cap-mode -o - | FileCheck %s
; ModuleID = 'ex.c'
target datalayout = "e-m:e-pf200:64:64:64:32-p:32:32-i64:64-n32-S128-A200-P200-G200"
target triple = "riscv32-unknown-unknown"

@temp = dso_local local_unnamed_addr addrspace(200) global i32 0, align 4

; Function Attrs: minsize mustprogress nofree norecurse nosync nounwind optsize willreturn
define dso_local i32 @example_entry(i32 addrspace(200)* nocapture readnone %input) local_unnamed_addr addrspace(200) #0 {
entry:
  ; Check that we generate relocations folded into the loads and stores for
  ; globals.  This is currently broken by the move to post-RA expansion of
  ; cllc.  Keep the test around to check for the new sequence.  If the
  ; optimisation is reintroduced, delete the X from the XCHECK lines.
  ; CHECK: auicgp
  ; CHECK-SAME: %cheriot_compartment_hi(temp)
  ; XCHECK: clw
  ; CHECK: cincoffset
  ; CHECK-SAME: %cheriot_compartment_lo_i
  %0 = load i32, i32 addrspace(200)* @temp, align 4, !tbaa !5
  %inc = add nsw i32 %0, 1
  store i32 %inc, i32 addrspace(200)* @temp, align 4, !tbaa !5
  ret i32 %0
}

attributes #0 = { minsize mustprogress nofree norecurse nosync nounwind optsize willreturn "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="cheriot" "target-features"="+xcheri,-64bit,-relax,-save-restore,-xcheri" }

!llvm.module.flags = !{!0, !1, !2, !3}
!llvm.ident = !{!4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 1, !"target-abi", !"cheriot"}
!2 = !{i32 1, !"Code Model", i32 0}
!3 = !{i32 1, !"SmallDataLimit", i32 8}
!4 = !{!"clang version 13.0.0 (git@ssh.dev.azure.com:v3/Portmeirion/CHERI-MCU/LLVM 18e025b950174e35f2345e10f667bb442611895b)"}
!5 = !{!6, !6, i64 0}
!6 = !{!"int", !7, i64 0}
!7 = !{!"omnipotent char", !8, i64 0}
!8 = !{!"Simple C/C++ TBAA"}
