#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x61230c22a3b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61230c22ff40 .scope package, "sigma_pkg" "sigma_pkg" 3 3;
 .timescale 0 0;
P_0x61230c24b200 .param/l "ALU_ADD" 0 3 11, C4<0000>;
P_0x61230c24b240 .param/l "ALU_AND" 0 3 13, C4<0010>;
P_0x61230c24b280 .param/l "ALU_COPY_B" 0 3 21, C4<1010>;
P_0x61230c24b2c0 .param/l "ALU_OP_TYPE_LSU" 0 3 108, C4<01>;
P_0x61230c24b300 .param/l "ALU_OP_TYPE_LUI" 0 3 109, C4<10>;
P_0x61230c24b340 .param/l "ALU_OP_TYPE_R_I" 0 3 107, C4<00>;
P_0x61230c24b380 .param/l "ALU_OR" 0 3 14, C4<0011>;
P_0x61230c24b3c0 .param/l "ALU_SLL" 0 3 16, C4<0101>;
P_0x61230c24b400 .param/l "ALU_SLT" 0 3 19, C4<1000>;
P_0x61230c24b440 .param/l "ALU_SLTI" 0 3 23, C4<1011>;
P_0x61230c24b480 .param/l "ALU_SLTU" 0 3 20, C4<1001>;
P_0x61230c24b4c0 .param/l "ALU_SRA" 0 3 18, C4<0111>;
P_0x61230c24b500 .param/l "ALU_SRC_IMM" 0 3 98, C4<1>;
P_0x61230c24b540 .param/l "ALU_SRC_REG" 0 3 97, C4<0>;
P_0x61230c24b580 .param/l "ALU_SRL" 0 3 17, C4<0110>;
P_0x61230c24b5c0 .param/l "ALU_SUB" 0 3 12, C4<0001>;
P_0x61230c24b600 .param/l "ALU_XOR" 0 3 15, C4<0100>;
P_0x61230c24b640 .param/l "FUNCT3_ADD" 0 3 68, C4<000>;
P_0x61230c24b680 .param/l "FUNCT3_AND" 0 3 73, C4<111>;
P_0x61230c24b6c0 .param/l "FUNCT3_BEQ" 0 3 81, C4<000>;
P_0x61230c24b700 .param/l "FUNCT3_LW" 0 3 80, C4<010>;
P_0x61230c24b740 .param/l "FUNCT3_OR" 0 3 74, C4<110>;
P_0x61230c24b780 .param/l "FUNCT3_SLL" 0 3 77, C4<001>;
P_0x61230c24b7c0 .param/l "FUNCT3_SLT" 0 3 76, C4<010>;
P_0x61230c24b800 .param/l "FUNCT3_SRA" 0 3 79, C4<101>;
P_0x61230c24b840 .param/l "FUNCT3_SRL" 0 3 78, C4<101>;
P_0x61230c24b880 .param/l "FUNCT3_SUB" 0 3 72, C4<000>;
P_0x61230c24b8c0 .param/l "FUNCT3_SW" 0 3 70, C4<010>;
P_0x61230c24b900 .param/l "FUNCT3_XOR" 0 3 75, C4<100>;
P_0x61230c24b940 .param/l "FUNCT7_ADD" 0 3 84, C4<0000000>;
P_0x61230c24b980 .param/l "FUNCT7_SRA" 0 3 86, C4<0100000>;
P_0x61230c24b9c0 .param/l "FUNCT7_SUB" 0 3 85, C4<0100000>;
P_0x61230c24ba00 .param/l "IMM_TYPE_B" 0 3 35, C4<011>;
P_0x61230c24ba40 .param/l "IMM_TYPE_I" 0 3 33, C4<001>;
P_0x61230c24ba80 .param/l "IMM_TYPE_J" 0 3 37, C4<101>;
P_0x61230c24bac0 .param/l "IMM_TYPE_LW" 0 3 40, C4<111>;
P_0x61230c24bb00 .param/l "IMM_TYPE_NONE" 0 3 32, C4<000>;
P_0x61230c24bb40 .param/l "IMM_TYPE_S" 0 3 34, C4<010>;
P_0x61230c24bb80 .param/l "IMM_TYPE_SLTI" 0 3 39, C4<110>;
P_0x61230c24bbc0 .param/l "IMM_TYPE_U" 0 3 36, C4<100>;
P_0x61230c24bc00 .param/l "MEM_TO_REG_ALU_RES" 0 3 102, C4<0>;
P_0x61230c24bc40 .param/l "MEM_TO_REG_MEM_DATA" 0 3 103, C4<1>;
P_0x61230c24bc80 .param/l "OPCODE_BEQ" 0 3 58, C4<1100011>;
P_0x61230c24bcc0 .param/l "OPCODE_BRANCH" 0 3 55, C4<1100011>;
P_0x61230c24bd00 .param/l "OPCODE_IMM" 0 3 52, C4<0010011>;
P_0x61230c24bd40 .param/l "OPCODE_LOAD" 0 3 54, C4<0000011>;
P_0x61230c24bd80 .param/l "OPCODE_LUI" 0 3 50, C4<0110111>;
P_0x61230c24bdc0 .param/l "OPCODE_RTYPE" 0 3 53, C4<0110011>;
P_0x61230c24be00 .param/l "OPCODE_SLTI" 0 3 57, C4<0010011>;
P_0x61230c24be40 .param/l "OPCODE_STORE" 0 3 51, C4<0100011>;
P_0x61230c24be80 .param/l "S_BRANCH" 0 3 136, C4<0000>;
P_0x61230c24bec0 .param/l "S_DECODE" 0 3 120, C4<0001>;
P_0x61230c24bf00 .param/l "S_EXEC_I_TYPE" 0 3 125, C4<0110>;
P_0x61230c24bf40 .param/l "S_EXEC_R_TYPE" 0 3 123, C4<0100>;
P_0x61230c24bf80 .param/l "S_EXEC_R_TYPE_LOG" 0 3 128, C4<1000>;
P_0x61230c24bfc0 .param/l "S_EXEC_R_TYPE_SHIFT" 0 3 132, C4<1100>;
P_0x61230c24c000 .param/l "S_EXEC_R_TYPE_SLT" 0 3 130, C4<1010>;
P_0x61230c24c040 .param/l "S_FETCH" 0 3 119, C4<0000>;
P_0x61230c24c080 .param/l "S_MEM_ADDR_COMP" 0 3 121, C4<0010>;
P_0x61230c24c0c0 .param/l "S_MEM_READ" 0 3 134, C4<1110>;
P_0x61230c24c100 .param/l "S_MEM_WRITE" 0 3 122, C4<0011>;
P_0x61230c24c140 .param/l "S_WB_I_TYPE" 0 3 126, C4<0111>;
P_0x61230c24c180 .param/l "S_WB_MEM" 0 3 135, C4<1111>;
P_0x61230c24c1c0 .param/l "S_WB_R_TYPE" 0 3 124, C4<0101>;
P_0x61230c24c200 .param/l "S_WB_R_TYPE_LOG" 0 3 129, C4<1001>;
P_0x61230c24c240 .param/l "S_WB_R_TYPE_SHIFT" 0 3 133, C4<1101>;
P_0x61230c24c280 .param/l "S_WB_R_TYPE_SLT" 0 3 131, C4<1011>;
S_0x61230c22e4f0 .scope module, "instruction_decoder" "instruction_decoder" 4 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction_in";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 3 "imm_type";
v0x61230c240b50_0 .net "funct3", 2 0, L_0x61230c26d800;  1 drivers
v0x61230c240f10_0 .net "funct7", 6 0, L_0x61230c26da70;  1 drivers
v0x61230c242e10_0 .var "imm_type", 2 0;
o0x771015ef70a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x61230c2313f0_0 .net "instruction_in", 31 0, o0x771015ef70a8;  0 drivers
v0x61230c22c250_0 .net "opcode", 6 0, L_0x61230c26d6c0;  1 drivers
v0x61230c23dd60_0 .net "rd", 4 0, L_0x61230c26d760;  1 drivers
v0x61230c16d330_0 .net "rs1", 4 0, L_0x61230c26d8a0;  1 drivers
v0x61230c263350_0 .net "rs2", 4 0, L_0x61230c26d9d0;  1 drivers
E_0x61230c1e1560 .event anyedge, v0x61230c22c250_0, v0x61230c240b50_0;
L_0x61230c26d6c0 .part o0x771015ef70a8, 0, 7;
L_0x61230c26d760 .part o0x771015ef70a8, 7, 5;
L_0x61230c26d800 .part o0x771015ef70a8, 12, 3;
L_0x61230c26d8a0 .part o0x771015ef70a8, 15, 5;
L_0x61230c26d9d0 .part o0x771015ef70a8, 20, 5;
L_0x61230c26da70 .part o0x771015ef70a8, 25, 7;
S_0x61230c1ea5f0 .scope module, "tb_sigmacore_top" "tb_sigmacore_top" 5 3;
 .timescale -9 -12;
P_0x61230c1f5170 .param/l "CLOCK_PERIOD" 1 5 22, +C4<00000000000000000000000000001010>;
v0x61230c26d360_0 .var "clk_tb", 0 0;
v0x61230c26d420_0 .net "instruction_out_tb", 31 0, L_0x61230c2312d0;  1 drivers
v0x61230c26d530_0 .net "pc_out_tb", 31 0, L_0x61230c242cf0;  1 drivers
v0x61230c26d620_0 .var "reset_n_tb", 0 0;
S_0x61230c263580 .scope module, "dut" "sigmacore_top" 5 14, 6 11 0, S_0x61230c1ea5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 32 "final_pc_out";
    .port_info 3 /OUTPUT 32 "final_instruction_out";
L_0x61230c27f1d0 .functor BUFT 1, v0x61230c26b780_0, C4<0>, C4<0>, C4<0>;
v0x61230c26c2c0_0 .net "alu_op_type", 1 0, v0x61230c263930_0;  1 drivers
v0x61230c26c3a0_0 .net "alu_out_write", 0 0, v0x61230c26af30_0;  1 drivers
v0x61230c26c4b0_0 .net "alu_src_a", 0 0, v0x61230c26aff0_0;  1 drivers
v0x61230c26c5a0_0 .net "alu_src_b", 1 0, v0x61230c26b0f0_0;  1 drivers
v0x61230c26c690_0 .net "clk", 0 0, v0x61230c26d360_0;  1 drivers
v0x61230c26c780_0 .net "final_instruction_out", 31 0, L_0x61230c2312d0;  alias, 1 drivers
v0x61230c26c820_0 .net "final_pc_out", 31 0, L_0x61230c242cf0;  alias, 1 drivers
v0x61230c26c8c0_0 .net "imm_src", 2 0, v0x61230c26b620_0;  1 drivers
v0x61230c26c960_0 .net "ir_write", 0 0, v0x61230c26b6e0_0;  1 drivers
v0x61230c26ca00_0 .net "mem_read", 0 0, v0x61230c26b780_0;  1 drivers
v0x61230c26caa0_0 .net "mem_to_reg", 0 0, v0x61230c26b820_0;  1 drivers
v0x61230c26cb90_0 .net "mem_write", 0 0, v0x61230c26b8c0_0;  1 drivers
v0x61230c26cc30_0 .net "opcode_from_datapath", 6 0, L_0x61230c27f2e0;  1 drivers
v0x61230c26ccd0_0 .net "pc_source", 1 0, v0x61230c26bb00_0;  1 drivers
v0x61230c26cdc0_0 .net "pc_write", 0 0, v0x61230c26bbc0_0;  1 drivers
v0x61230c26ceb0_0 .net "reg_a_write", 0 0, v0x61230c26bc90_0;  1 drivers
v0x61230c26cfa0_0 .net "reg_b_write", 0 0, v0x61230c26bd60_0;  1 drivers
v0x61230c26d1a0_0 .net "reg_write", 0 0, v0x61230c26be30_0;  1 drivers
v0x61230c26d240_0 .net "reset_n", 0 0, v0x61230c26d620_0;  1 drivers
L_0x61230c27f2e0 .part L_0x61230c2312d0, 0, 7;
S_0x61230c263730 .scope module, "datapath" "multicycle_cpu" 6 61, 7 12 0, S_0x61230c263580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "pc_write";
    .port_info 3 /INPUT 1 "ir_write";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /INPUT 1 "mem_write";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 2 "pc_source";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "alu_src_a";
    .port_info 10 /INPUT 2 "alu_src_b";
    .port_info 11 /INPUT 3 "imm_src";
    .port_info 12 /INPUT 2 "alu_op_type";
    .port_info 13 /INPUT 1 "reg_a_write";
    .port_info 14 /INPUT 1 "reg_b_write";
    .port_info 15 /INPUT 1 "alu_out_write";
    .port_info 16 /OUTPUT 32 "current_pc_out";
    .port_info 17 /OUTPUT 32 "instruction_out";
L_0x61230c242cf0 .functor BUFZ 32, v0x61230c269c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61230c2312d0 .functor BUFZ 32, v0x61230c2696d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x771015eae1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x61230c23dc40 .functor XNOR 1, v0x61230c26aff0_0, L_0x771015eae1c8, C4<0>, C4<0>;
L_0x771015eae258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x61230c246f70 .functor XNOR 1, v0x61230c26b820_0, L_0x771015eae258, C4<0>, C4<0>;
v0x61230c268620_0 .net/2u *"_ivl_14", 0 0, L_0x771015eae1c8;  1 drivers
v0x61230c268700_0 .net *"_ivl_16", 0 0, L_0x61230c23dc40;  1 drivers
v0x61230c2687c0_0 .net/2u *"_ivl_20", 0 0, L_0x771015eae258;  1 drivers
v0x61230c268880_0 .net *"_ivl_22", 0 0, L_0x61230c246f70;  1 drivers
v0x61230c268940_0 .net "alu_input_a", 31 0, L_0x61230c27eb60;  1 drivers
v0x61230c268a50_0 .var "alu_input_b", 31 0;
v0x61230c268af0_0 .net "alu_op", 3 0, v0x61230c263e60_0;  1 drivers
v0x61230c268be0_0 .net "alu_op_type", 1 0, v0x61230c263930_0;  alias, 1 drivers
v0x61230c268ca0_0 .net "alu_out_write", 0 0, v0x61230c26af30_0;  alias, 1 drivers
v0x61230c268d40_0 .net "alu_result", 31 0, v0x61230c2661a0_0;  1 drivers
v0x61230c268e30_0 .var "alu_result_register", 31 0;
v0x61230c268f00_0 .net "alu_src_a", 0 0, v0x61230c26aff0_0;  alias, 1 drivers
v0x61230c268fa0_0 .net "alu_src_b", 1 0, v0x61230c26b0f0_0;  alias, 1 drivers
v0x61230c269080_0 .net "alu_zero_flag", 0 0, L_0x61230c27ece0;  1 drivers
v0x61230c269150_0 .net "clk", 0 0, v0x61230c26d360_0;  alias, 1 drivers
v0x61230c2691f0_0 .net "current_pc_out", 31 0, L_0x61230c242cf0;  alias, 1 drivers
v0x61230c2692b0_0 .net "funct3", 2 0, L_0x61230c26dba0;  1 drivers
v0x61230c2693a0_0 .net "funct7", 6 0, L_0x61230c26dc90;  1 drivers
v0x61230c269470_0 .net "imm_src", 2 0, v0x61230c26b620_0;  alias, 1 drivers
v0x61230c269540_0 .net "instruction_from_imem", 31 0, v0x61230c265520_0;  1 drivers
v0x61230c269610_0 .net "instruction_out", 31 0, L_0x61230c2312d0;  alias, 1 drivers
v0x61230c2696d0_0 .var "instruction_register", 31 0;
v0x61230c2697c0_0 .net "ir_write", 0 0, v0x61230c26b6e0_0;  alias, 1 drivers
v0x61230c269860_0 .var "mem_data_register", 31 0;
RS_0x771015ef7528 .resolv tri, v0x61230c264970_0, L_0x61230c27f1d0;
v0x61230c269940_0 .net8 "mem_read", 0 0, RS_0x771015ef7528;  2 drivers
v0x61230c269a10_0 .net "mem_read_data", 31 0, v0x61230c264890_0;  1 drivers
v0x61230c269ae0_0 .net "mem_to_reg", 0 0, v0x61230c26b820_0;  alias, 1 drivers
v0x61230c269b80_0 .net "mem_write", 0 0, v0x61230c26b8c0_0;  alias, 1 drivers
v0x61230c269c50_0 .var "pc_current", 31 0;
v0x61230c269d20_0 .var "pc_next", 31 0;
v0x61230c269de0_0 .net "pc_source", 1 0, v0x61230c26bb00_0;  alias, 1 drivers
v0x61230c269ec0_0 .net "pc_write", 0 0, v0x61230c26bbc0_0;  alias, 1 drivers
v0x61230c269f80_0 .var "reg_a", 31 0;
v0x61230c26a060_0 .net "reg_a_write", 0 0, v0x61230c26bc90_0;  alias, 1 drivers
v0x61230c26a120_0 .var "reg_b", 31 0;
v0x61230c26a210_0 .net "reg_b_write", 0 0, v0x61230c26bd60_0;  alias, 1 drivers
v0x61230c26a2b0_0 .net "reg_file_read_data1", 31 0, L_0x61230c27e0f0;  1 drivers
v0x61230c26a3a0_0 .net "reg_file_read_data2", 31 0, L_0x61230c27e6b0;  1 drivers
v0x61230c26a470_0 .net "reg_write", 0 0, v0x61230c26be30_0;  alias, 1 drivers
v0x61230c26a540_0 .net "reg_write_data", 31 0, L_0x61230c27f090;  1 drivers
v0x61230c26a610_0 .net "reset_n", 0 0, v0x61230c26d620_0;  alias, 1 drivers
v0x61230c26a6e0_0 .net "sign_extended_imm", 31 0, L_0x61230c22c130;  1 drivers
E_0x61230c1e27f0/0 .event anyedge, v0x61230c269de0_0, v0x61230c2661a0_0, v0x61230c2656b0_0, v0x61230c268220_0;
E_0x61230c1e27f0/1 .event anyedge, v0x61230c264600_0;
E_0x61230c1e27f0 .event/or E_0x61230c1e27f0/0, E_0x61230c1e27f0/1;
E_0x61230c1e1880 .event anyedge, v0x61230c268fa0_0, v0x61230c264b60_0, v0x61230c268220_0;
E_0x61230c190820/0 .event negedge, v0x61230c267aa0_0;
E_0x61230c190820/1 .event posedge, v0x61230c264700_0;
E_0x61230c190820 .event/or E_0x61230c190820/0, E_0x61230c190820/1;
L_0x61230c26dba0 .part v0x61230c2696d0_0, 12, 3;
L_0x61230c26dc90 .part v0x61230c2696d0_0, 25, 7;
L_0x61230c27e8e0 .part v0x61230c2696d0_0, 15, 5;
L_0x61230c27e980 .part v0x61230c2696d0_0, 20, 5;
L_0x61230c27ea20 .part v0x61230c2696d0_0, 7, 5;
L_0x61230c27eb60 .functor MUXZ 32, v0x61230c269c50_0, v0x61230c269f80_0, L_0x61230c23dc40, C4<>;
L_0x61230c27f090 .functor MUXZ 32, v0x61230c269860_0, v0x61230c268e30_0, L_0x61230c246f70, C4<>;
S_0x61230c263c20 .scope module, "alu_ctrl" "alu_control" 7 135, 8 8 0, S_0x61230c263730;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op_type_in";
    .port_info 1 /INPUT 3 "funct3_in";
    .port_info 2 /INPUT 7 "funct7_in";
    .port_info 3 /OUTPUT 4 "alu_op_out";
v0x61230c263e60_0 .var "alu_op_out", 3 0;
v0x61230c263f60_0 .net "alu_op_type_in", 1 0, v0x61230c263930_0;  alias, 1 drivers
v0x61230c264040_0 .net "funct3_in", 2 0, L_0x61230c26dba0;  alias, 1 drivers
v0x61230c264100_0 .net "funct7_in", 6 0, L_0x61230c26dc90;  alias, 1 drivers
E_0x61230c249ad0 .event anyedge, v0x61230c263f60_0, v0x61230c264040_0, v0x61230c264100_0;
S_0x61230c264260 .scope module, "dmem" "data_memory" 7 162, 9 13 0, S_0x61230c263730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr_in";
    .port_info 2 /INPUT 32 "write_data_in";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 1 "read_enable";
    .port_info 5 /OUTPUT 32 "read_data_out";
P_0x61230c23a190 .param/l "ADDR_WIDTH" 1 9 25, +C4<00000000000000000000000000001010>;
P_0x61230c23a1d0 .param/l "MEM_SIZE_WORDS" 1 9 24, +C4<00000000000000000000010000000000>;
v0x61230c264600_0 .net "addr_in", 31 0, v0x61230c268e30_0;  1 drivers
v0x61230c264700_0 .net "clk", 0 0, v0x61230c26d360_0;  alias, 1 drivers
v0x61230c2647c0 .array "memory", 1023 0, 31 0;
v0x61230c264890_0 .var "read_data_out", 31 0;
v0x61230c264970_0 .var "read_enable", 0 0;
v0x61230c264a80_0 .net "word_addr", 9 0, L_0x61230c27ef10;  1 drivers
v0x61230c264b60_0 .net "write_data_in", 31 0, v0x61230c26a120_0;  1 drivers
v0x61230c264c40_0 .net "write_enable", 0 0, v0x61230c26b8c0_0;  alias, 1 drivers
E_0x61230c2645a0 .event posedge, v0x61230c264700_0;
L_0x61230c27ef10 .part v0x61230c268e30_0, 2, 10;
S_0x61230c264e00 .scope module, "imem" "instruction_memory" 7 72, 10 15 0, S_0x61230c263730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "read_addr_in";
    .port_info 2 /OUTPUT 32 "instruction_out";
P_0x61230c243830 .param/l "ADDR_WIDTH" 1 10 25, +C4<00000000000000000000000000000100>;
P_0x61230c243870 .param/l "MEM_SIZE_WORDS" 1 10 24, +C4<00000000000000000000000000010000>;
v0x61230c265430_0 .net "clk", 0 0, v0x61230c26d360_0;  alias, 1 drivers
v0x61230c265520_0 .var "instruction_out", 31 0;
v0x61230c2655e0 .array "memory", 15 0, 31 0;
v0x61230c2656b0_0 .net "read_addr_in", 31 0, v0x61230c269c50_0;  1 drivers
S_0x61230c265130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 36, 10 36 0, S_0x61230c264e00;
 .timescale -9 -12;
v0x61230c265330_0 .var/2s "i", 31 0;
S_0x61230c265810 .scope module, "main_alu" "alu" 7 142, 11 24 0, S_0x61230c263730;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "negative_flag";
    .port_info 6 /OUTPUT 1 "overflow_flag";
    .port_info 7 /OUTPUT 1 "carry_flag";
L_0x771015eae210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61230c265a90_0 .net/2u *"_ivl_0", 31 0, L_0x771015eae210;  1 drivers
v0x61230c265b90_0 .net "alu_op", 3 0, v0x61230c263e60_0;  alias, 1 drivers
v0x61230c265c80_0 .var "carry_flag", 0 0;
v0x61230c265d50_0 .var "ext_sum_sub", 32 0;
v0x61230c265e10_0 .net "negative_flag", 0 0, L_0x61230c27ee70;  1 drivers
v0x61230c265f20_0 .net "operand1", 31 0, L_0x61230c27eb60;  alias, 1 drivers
v0x61230c266000_0 .net "operand2", 31 0, v0x61230c268a50_0;  1 drivers
v0x61230c2660e0_0 .var "overflow_flag", 0 0;
v0x61230c2661a0_0 .var "result", 31 0;
v0x61230c266280_0 .var "shift_temp", 4 0;
v0x61230c266360_0 .net "zero_flag", 0 0, L_0x61230c27ece0;  alias, 1 drivers
E_0x61230c247690/0 .event anyedge, v0x61230c263e60_0, v0x61230c265f20_0, v0x61230c266000_0, v0x61230c265d50_0;
E_0x61230c247690/1 .event anyedge, v0x61230c265d50_0, v0x61230c265f20_0, v0x61230c266000_0, v0x61230c2661a0_0;
E_0x61230c247690/2 .event anyedge, v0x61230c266000_0;
E_0x61230c247690 .event/or E_0x61230c247690/0, E_0x61230c247690/1, E_0x61230c247690/2;
L_0x61230c27ece0 .cmp/eq 32, v0x61230c2661a0_0, L_0x771015eae210;
L_0x61230c27ee70 .part v0x61230c2661a0_0, 31, 1;
S_0x61230c266520 .scope module, "reg_file" "register_file" 7 92, 12 19 0, S_0x61230c263730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_0x771015eae018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x61230c266b30_0 .net/2u *"_ivl_0", 4 0, L_0x771015eae018;  1 drivers
L_0x771015eae0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61230c266c30_0 .net *"_ivl_11", 1 0, L_0x771015eae0a8;  1 drivers
L_0x771015eae0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x61230c266d10_0 .net/2u *"_ivl_14", 4 0, L_0x771015eae0f0;  1 drivers
v0x61230c266dd0_0 .net *"_ivl_16", 0 0, L_0x61230c27e300;  1 drivers
L_0x771015eae138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61230c266e90_0 .net/2u *"_ivl_18", 31 0, L_0x771015eae138;  1 drivers
v0x61230c266fc0_0 .net *"_ivl_2", 0 0, L_0x61230c26de10;  1 drivers
v0x61230c267080_0 .net *"_ivl_20", 31 0, L_0x61230c27e440;  1 drivers
v0x61230c267160_0 .net *"_ivl_22", 6 0, L_0x61230c27e520;  1 drivers
L_0x771015eae180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61230c267240_0 .net *"_ivl_25", 1 0, L_0x771015eae180;  1 drivers
L_0x771015eae060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61230c267320_0 .net/2u *"_ivl_4", 31 0, L_0x771015eae060;  1 drivers
v0x61230c267400_0 .net *"_ivl_6", 31 0, L_0x61230c27dec0;  1 drivers
v0x61230c2674e0_0 .net *"_ivl_8", 6 0, L_0x61230c27df60;  1 drivers
v0x61230c2675c0_0 .net "clk", 0 0, v0x61230c26d360_0;  alias, 1 drivers
v0x61230c267660_0 .net "read_addr1", 4 0, L_0x61230c27e8e0;  1 drivers
v0x61230c267740_0 .net "read_addr2", 4 0, L_0x61230c27e980;  1 drivers
v0x61230c267820_0 .net "read_data1", 31 0, L_0x61230c27e0f0;  alias, 1 drivers
v0x61230c267900_0 .net "read_data2", 31 0, L_0x61230c27e6b0;  alias, 1 drivers
v0x61230c2679e0 .array "registers", 31 0, 31 0;
v0x61230c267aa0_0 .net "reset_n", 0 0, v0x61230c26d620_0;  alias, 1 drivers
v0x61230c267b60_0 .net "write_addr", 4 0, L_0x61230c27ea20;  1 drivers
v0x61230c267c40_0 .net "write_data", 31 0, L_0x61230c27f090;  alias, 1 drivers
v0x61230c267d20_0 .net "write_enable", 0 0, v0x61230c26be30_0;  alias, 1 drivers
L_0x61230c26de10 .cmp/eq 5, L_0x61230c27e8e0, L_0x771015eae018;
L_0x61230c27dec0 .array/port v0x61230c2679e0, L_0x61230c27df60;
L_0x61230c27df60 .concat [ 5 2 0 0], L_0x61230c27e8e0, L_0x771015eae0a8;
L_0x61230c27e0f0 .functor MUXZ 32, L_0x61230c27dec0, L_0x771015eae060, L_0x61230c26de10, C4<>;
L_0x61230c27e300 .cmp/eq 5, L_0x61230c27e980, L_0x771015eae0f0;
L_0x61230c27e440 .array/port v0x61230c2679e0, L_0x61230c27e520;
L_0x61230c27e520 .concat [ 5 2 0 0], L_0x61230c27e980, L_0x771015eae180;
L_0x61230c27e6b0 .functor MUXZ 32, L_0x61230c27e440, L_0x771015eae138, L_0x61230c27e300, C4<>;
S_0x61230c266830 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 12 46, 12 46 0, S_0x61230c266520;
 .timescale -9 -12;
v0x61230c266a30_0 .var/2s "i", 31 0;
S_0x61230c267f50 .scope module, "sign_ext" "sign_extender" 7 111, 13 17 0, S_0x61230c263730;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction_in";
    .port_info 1 /INPUT 3 "imm_type_in";
    .port_info 2 /OUTPUT 32 "imm_extended_out";
L_0x61230c22c130 .functor BUFZ 32, v0x61230c268320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61230c268220_0 .net "imm_extended_out", 31 0, L_0x61230c22c130;  alias, 1 drivers
v0x61230c268320_0 .var "imm_temp", 31 0;
v0x61230c268400_0 .net "imm_type_in", 2 0, v0x61230c26b620_0;  alias, 1 drivers
v0x61230c2684c0_0 .net "instruction_in", 31 0, v0x61230c2696d0_0;  1 drivers
E_0x61230c268150/0 .event anyedge, v0x61230c268400_0, v0x61230c2684c0_0, v0x61230c2684c0_0, v0x61230c2684c0_0;
E_0x61230c268150/1 .event anyedge, v0x61230c2684c0_0, v0x61230c2684c0_0, v0x61230c2684c0_0, v0x61230c2684c0_0;
E_0x61230c268150/2 .event anyedge, v0x61230c2684c0_0, v0x61230c2684c0_0, v0x61230c2684c0_0, v0x61230c2684c0_0;
E_0x61230c268150 .event/or E_0x61230c268150/0, E_0x61230c268150/1, E_0x61230c268150/2;
S_0x61230c26aa30 .scope module, "fsm_ctrl" "control_unit_fsm" 6 39, 14 11 0, S_0x61230c263580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 7 "funct7";
    .port_info 5 /INPUT 1 "alu_zero_flag";
    .port_info 6 /OUTPUT 1 "pc_write";
    .port_info 7 /OUTPUT 1 "ir_write";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "mem_write";
    .port_info 10 /OUTPUT 1 "mem_read";
    .port_info 11 /OUTPUT 2 "pc_source";
    .port_info 12 /OUTPUT 1 "mem_to_reg";
    .port_info 13 /OUTPUT 1 "alu_src_a";
    .port_info 14 /OUTPUT 2 "alu_src_b";
    .port_info 15 /OUTPUT 3 "imm_src";
    .port_info 16 /OUTPUT 2 "alu_op_type";
    .port_info 17 /OUTPUT 1 "reg_a_write";
    .port_info 18 /OUTPUT 1 "reg_b_write";
    .port_info 19 /OUTPUT 1 "alu_out_write";
v0x61230c263930_0 .var "alu_op_type", 1 0;
v0x61230c26af30_0 .var "alu_out_write", 0 0;
v0x61230c26aff0_0 .var "alu_src_a", 0 0;
v0x61230c26b0f0_0 .var "alu_src_b", 1 0;
o0x771015ef8938 .functor BUFZ 1, C4<z>; HiZ drive
v0x61230c26b1c0_0 .net "alu_zero_flag", 0 0, o0x771015ef8938;  0 drivers
v0x61230c26b2b0_0 .net "clk", 0 0, v0x61230c26d360_0;  alias, 1 drivers
v0x61230c26b350_0 .var "current_state", 3 0;
o0x771015ef8998 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x61230c26b3f0_0 .net "funct3", 2 0, o0x771015ef8998;  0 drivers
o0x771015ef89c8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x61230c26b4b0_0 .net "funct7", 6 0, o0x771015ef89c8;  0 drivers
v0x61230c26b620_0 .var "imm_src", 2 0;
v0x61230c26b6e0_0 .var "ir_write", 0 0;
v0x61230c26b780_0 .var "mem_read", 0 0;
v0x61230c26b820_0 .var "mem_to_reg", 0 0;
v0x61230c26b8c0_0 .var "mem_write", 0 0;
v0x61230c26b960_0 .var "next_state", 3 0;
v0x61230c26ba20_0 .net "opcode", 6 0, L_0x61230c27f2e0;  alias, 1 drivers
v0x61230c26bb00_0 .var "pc_source", 1 0;
v0x61230c26bbc0_0 .var "pc_write", 0 0;
v0x61230c26bc90_0 .var "reg_a_write", 0 0;
v0x61230c26bd60_0 .var "reg_b_write", 0 0;
v0x61230c26be30_0 .var "reg_write", 0 0;
v0x61230c26bf20_0 .net "reset_n", 0 0, v0x61230c26d620_0;  alias, 1 drivers
E_0x61230c26add0 .event anyedge, v0x61230c26b350_0, v0x61230c26b3f0_0, v0x61230c26b1c0_0;
E_0x61230c26ae30 .event anyedge, v0x61230c26b350_0, v0x61230c26ba20_0, v0x61230c26b3f0_0, v0x61230c26b4b0_0;
    .scope S_0x61230c22e4f0;
T_0 ;
Ewait_0 .event/or E_0x61230c1e1560, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61230c242e10_0, 0, 3;
    %load/vec4 v0x61230c22c250_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61230c242e10_0, 0, 3;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x61230c242e10_0, 0, 3;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x61230c240b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61230c242e10_0, 0, 3;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x61230c242e10_0, 0, 3;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x61230c242e10_0, 0, 3;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61230c242e10_0, 0, 3;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x61230c242e10_0, 0, 3;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61230c242e10_0, 0, 3;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x61230c242e10_0, 0, 3;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x61230c26aa30;
T_1 ;
    %wait E_0x61230c190820;
    %load/vec4 v0x61230c26bf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61230c26b350_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x61230c26b960_0;
    %assign/vec4 v0x61230c26b350_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61230c26aa30;
T_2 ;
Ewait_1 .event/or E_0x61230c26ae30, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %load/vec4 v0x61230c26b350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %jmp T_2.17;
T_2.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.1 ;
    %load/vec4 v0x61230c26ba20_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.25;
T_2.18 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.25;
T_2.19 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.25;
T_2.20 ;
    %load/vec4 v0x61230c26b3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.34;
T_2.26 ;
    %load/vec4 v0x61230c26b4b0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_2.35, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_2.36, 8;
T_2.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_2.36, 8;
 ; End of false expr.
    %blend;
T_2.36;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.34;
T_2.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.34;
T_2.28 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.34;
T_2.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.34;
T_2.30 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.34;
T_2.31 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.34;
T_2.32 ;
    %load/vec4 v0x61230c26b4b0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_2.37, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_2.38, 8;
T_2.37 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_2.38, 8;
 ; End of false expr.
    %blend;
T_2.38;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.34;
T_2.34 ;
    %pop/vec4 1;
    %jmp T_2.25;
T_2.21 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.25;
T_2.22 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.25;
T_2.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.25;
T_2.25 ;
    %pop/vec4 1;
    %jmp T_2.17;
T_2.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.4 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.10 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.12 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.14 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c26b960_0, 0, 4;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x61230c26aa30;
T_3 ;
Ewait_2 .event/or E_0x61230c26add0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26b6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26b8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26b780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c26bb00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26b820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26aff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c26b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61230c26b620_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c263930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26bc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26af30_0, 0, 1;
    %load/vec4 v0x61230c26b350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %jmp T_3.17;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26b780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26b6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26bbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26aff0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61230c26b0f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61230c263930_0, 0, 2;
    %jmp T_3.17;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26bc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26bd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26af30_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26aff0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61230c26b0f0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61230c26b620_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61230c263930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26af30_0, 0, 1;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26b8c0_0, 0, 1;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26aff0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61230c26b0f0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x61230c26b620_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61230c263930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26af30_0, 0, 1;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26be30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26b820_0, 0, 1;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26aff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c26b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c263930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26af30_0, 0, 1;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26b820_0, 0, 1;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26aff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c26b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c263930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26af30_0, 0, 1;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26b820_0, 0, 1;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26aff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c26b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c263930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26af30_0, 0, 1;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26b820_0, 0, 1;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26aff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c26b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c263930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26af30_0, 0, 1;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26b820_0, 0, 1;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26aff0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61230c26b0f0_0, 0, 2;
    %load/vec4 v0x61230c26b3f0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v0x61230c26b620_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c263930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26af30_0, 0, 1;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26b820_0, 0, 1;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26aff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c26b0f0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x61230c26b620_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61230c263930_0, 0, 2;
    %load/vec4 v0x61230c26b1c0_0;
    %store/vec4 v0x61230c26bbc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61230c26bb00_0, 0, 2;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x61230c26aa30;
T_4 ;
    %vpi_call/w 14 308 "$display", "Simulation Debug: Monitoring FSM states and opcodes" {0 0 0};
T_4.0 ;
    %wait E_0x61230c190820;
    %load/vec4 v0x61230c26bf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.1, 8;
    %vpi_call/w 14 310 "$display", "State: %d, Opcode: %h", v0x61230c26b350_0, v0x61230c26ba20_0 {0 0 0};
T_4.1 ;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x61230c264e00;
T_5 ;
    %vpi_call/w 10 32 "$display", "IMEM: Initializing instruction memory from program.hex..." {0 0 0};
    %vpi_call/w 10 34 "$readmemh", "program.hex", v0x61230c2655e0 {0 0 0};
    %fork t_1, S_0x61230c265130;
    %jmp t_0;
    .scope S_0x61230c265130;
t_1 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x61230c265330_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x61230c265330_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x61230c265330_0;
    %store/vec4a v0x61230c2655e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61230c265330_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x61230c265330_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x61230c264e00;
t_0 %join;
    %end;
    .thread T_5;
    .scope S_0x61230c264e00;
T_6 ;
    %wait E_0x61230c2645a0;
    %load/vec4 v0x61230c2656b0_0;
    %parti/s 2, 2, 3;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x61230c2655e0, 4;
    %assign/vec4 v0x61230c265520_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61230c266520;
T_7 ;
    %wait E_0x61230c2645a0;
    %load/vec4 v0x61230c267aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x61230c266830;
    %jmp t_2;
    .scope S_0x61230c266830;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61230c266a30_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x61230c266a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x61230c266a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61230c2679e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61230c266a30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x61230c266a30_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x61230c266520;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x61230c267d20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x61230c267b60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x61230c267c40_0;
    %load/vec4 v0x61230c267b60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61230c2679e0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x61230c267f50;
T_8 ;
Ewait_3 .event/or E_0x61230c268150, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61230c268320_0, 0, 32;
    %load/vec4 v0x61230c268400_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61230c268320_0, 0, 32;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61230c268320_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61230c268320_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x61230c268320_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x61230c268320_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61230c2684c0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x61230c268320_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61230c268320_0, 0, 32;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x61230c263c20;
T_9 ;
Ewait_4 .event/or E_0x61230c249ad0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c263e60_0, 0, 4;
    %load/vec4 v0x61230c263f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c263e60_0, 0, 4;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x61230c264040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c263e60_0, 0, 4;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x61230c264100_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c263e60_0, 0, 4;
T_9.8 ;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61230c263e60_0, 0, 4;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61230c263e60_0, 0, 4;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x61230c265810;
T_10 ;
Ewait_5 .event/or E_0x61230c247690, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c265c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c2660e0_0, 0, 1;
    %load/vec4 v0x61230c265b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %jmp T_10.10;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x61230c265f20_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x61230c266000_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x61230c265d50_0, 0, 33;
    %load/vec4 v0x61230c265d50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %load/vec4 v0x61230c265d50_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x61230c265c80_0, 0, 1;
    %load/vec4 v0x61230c265f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x61230c266000_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_10.13, 4;
    %load/vec4 v0x61230c265f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x61230c2661a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c2660e0_0, 0, 1;
T_10.11 ;
    %jmp T_10.10;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x61230c265f20_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x61230c266000_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 33;
    %store/vec4 v0x61230c265d50_0, 0, 33;
    %load/vec4 v0x61230c265d50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %load/vec4 v0x61230c265d50_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x61230c265c80_0, 0, 1;
    %load/vec4 v0x61230c265f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x61230c266000_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_10.16, 4;
    %load/vec4 v0x61230c265f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x61230c2661a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c2660e0_0, 0, 1;
T_10.14 ;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0x61230c265f20_0;
    %load/vec4 v0x61230c266000_0;
    %and;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0x61230c265f20_0;
    %load/vec4 v0x61230c266000_0;
    %or;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x61230c265f20_0;
    %load/vec4 v0x61230c266000_0;
    %xor;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x61230c266000_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x61230c266280_0, 0, 5;
    %load/vec4 v0x61230c265f20_0;
    %ix/getv 4, v0x61230c266280_0;
    %shiftl 4;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x61230c266000_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x61230c266280_0, 0, 5;
    %load/vec4 v0x61230c265f20_0;
    %ix/getv 4, v0x61230c266280_0;
    %shiftr 4;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x61230c266000_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x61230c266280_0, 0, 5;
    %load/vec4 v0x61230c265f20_0;
    %ix/getv 4, v0x61230c266280_0;
    %shiftr/s 4;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x61230c265f20_0;
    %load/vec4 v0x61230c266000_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0x61230c2661a0_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x61230c264260;
T_11 ;
    %wait E_0x61230c2645a0;
    %load/vec4 v0x61230c264c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x61230c264b60_0;
    %load/vec4 v0x61230c264a80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61230c2647c0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x61230c264260;
T_12 ;
    %wait E_0x61230c2645a0;
    %load/vec4 v0x61230c264970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x61230c264a80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x61230c2647c0, 4;
    %assign/vec4 v0x61230c264890_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x61230c263730;
T_13 ;
    %wait E_0x61230c190820;
    %load/vec4 v0x61230c26a610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61230c269c50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x61230c269ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x61230c269d20_0;
    %assign/vec4 v0x61230c269c50_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x61230c263730;
T_14 ;
    %wait E_0x61230c2645a0;
    %load/vec4 v0x61230c2697c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x61230c269540_0;
    %assign/vec4 v0x61230c2696d0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x61230c263730;
T_15 ;
    %wait E_0x61230c2645a0;
    %load/vec4 v0x61230c26a060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x61230c26a2b0_0;
    %assign/vec4 v0x61230c269f80_0, 0;
T_15.0 ;
    %load/vec4 v0x61230c26a210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x61230c26a3a0_0;
    %assign/vec4 v0x61230c26a120_0, 0;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x61230c263730;
T_16 ;
Ewait_6 .event/or E_0x61230c1e1880, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x61230c268fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x61230c268a50_0, 0, 32;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x61230c26a120_0;
    %store/vec4 v0x61230c268a50_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x61230c26a6e0_0;
    %store/vec4 v0x61230c268a50_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x61230c268a50_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x61230c263730;
T_17 ;
    %wait E_0x61230c2645a0;
    %load/vec4 v0x61230c268ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x61230c268d40_0;
    %assign/vec4 v0x61230c268e30_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x61230c263730;
T_18 ;
    %wait E_0x61230c2645a0;
    %load/vec4 v0x61230c269940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x61230c269a10_0;
    %assign/vec4 v0x61230c269860_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x61230c263730;
T_19 ;
Ewait_7 .event/or E_0x61230c1e27f0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x61230c269de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %load/vec4 v0x61230c269c50_0;
    %store/vec4 v0x61230c269d20_0, 0, 32;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x61230c268d40_0;
    %store/vec4 v0x61230c269d20_0, 0, 32;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x61230c269c50_0;
    %load/vec4 v0x61230c26a6e0_0;
    %add;
    %store/vec4 v0x61230c269d20_0, 0, 32;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x61230c268e30_0;
    %store/vec4 v0x61230c269d20_0, 0, 32;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x61230c263730;
T_20 ;
    %vpi_call/w 7 200 "$display", "Simulation Debug: Monitoring register writes" {0 0 0};
T_20.0 ;
    %wait E_0x61230c2645a0;
    %load/vec4 v0x61230c26a470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.1, 8;
    %vpi_call/w 7 202 "$display", "Write to x%d: %h, mem_to_reg: %b", &PV<v0x61230c2696d0_0, 7, 5>, v0x61230c26a540_0, v0x61230c269ae0_0 {0 0 0};
T_20.1 ;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x61230c1ea5f0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26d360_0, 0, 1;
T_21.0 ;
    %delay 5000, 0;
    %load/vec4 v0x61230c26d360_0;
    %inv;
    %store/vec4 v0x61230c26d360_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x61230c1ea5f0;
T_22 ;
    %vpi_call/w 5 30 "$dumpfile", "cpu_waveforms.vcd" {0 0 0};
    %vpi_call/w 5 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61230c1ea5f0 {0 0 0};
    %vpi_call/w 5 33 "$display", "Starting Top-Level CPU Testbench..." {0 0 0};
    %vpi_call/w 5 34 "$display", "===================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61230c26d620_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_22.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.1, 5;
    %jmp/1 T_22.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61230c2645a0;
    %jmp T_22.0;
T_22.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61230c26d620_0, 0, 1;
    %vpi_call/w 5 40 "$display", "[%0t ns] Reset released. Running CPU program...", $time {0 0 0};
    %pushi/vec4 300, 0, 32;
T_22.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.3, 5;
    %jmp/1 T_22.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61230c2645a0;
    %jmp T_22.2;
T_22.3 ;
    %pop/vec4 1;
    %vpi_call/w 5 46 "$display", "[%0t ns] Simulation finished.", $time {0 0 0};
    %vpi_call/w 5 47 "$display", "===================================" {0 0 0};
    %vpi_call/w 5 48 "$display", "Note: Verify register and memory values using cpu_waveforms.vcd." {0 0 0};
    %vpi_call/w 5 49 "$display", "Expected: x5=0xCAFEF000 (LUI), x6=0xCAFEF100 (ADDI), x7=0x95FDE100 (ADD)," {0 0 0};
    %vpi_call/w 5 50 "$display", "          x7=... (SUB/AND/OR/XOR/SLT/SLTI/SLL/SRL/SRA), x6=... (LW), memory[0xCAFEF00C]=0x95FDE100 (SW)," {0 0 0};
    %vpi_call/w 5 51 "$display", "          PC branches correctly for BEQ (e.g., back to 0x0 if t0 == t1)." {0 0 0};
    %vpi_call/w 5 52 "$display", "===================================" {0 0 0};
    %vpi_call/w 5 53 "$display", "Top-Level CPU Testbench Finished." {0 0 0};
    %vpi_call/w 5 54 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x61230c1ea5f0;
T_23 ;
    %wait E_0x61230c2645a0;
    %load/vec4 v0x61230c26d620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call/w 5 60 "$display", "TRACE | PC: %h | Instruction: %h", v0x61230c26d530_0, v0x61230c26d420_0 {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/packages/sigma_pkg.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/instruction_decoder.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/test/tb_sigmacore_top.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/sigmacore_top.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/multicycle_cpu.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/alu_control.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/data_memory.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/instruction_memory.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/alu.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/register_file.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/sign_extender.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/control_unit_fsm.sv";
