{
    "dcc3": {
        "instruction_count": 15,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FADD.D          f2, f0, f1, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fadd st3, st0"
    },
    "d8c3": {
        "instruction_count": 13,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FADD.D          f2, f0, f1, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fadd st0, st3"
    },
    "d807": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLW             f0, a0, 0x0(0)",
            "FCVT.D.S        f0, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FADD.D          f2, f1, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fadd [rdi]"
    },
    "dc07": {
        "instruction_count": 9,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLD             f0, a0, 0x0(0)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FADD.D          f2, f1, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fadd [rdi]"
    },
    "dec3": {
        "instruction_count": 18,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FADD.D          f2, f0, f1, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)",
            "ADDI            t1, ra, 0x1(1)",
            "ANDI            t1, t1, 0x7(7)",
            "SB              t1, s11, 0x21e(542)"
        ],
        "disassembly": "faddp st3, st0"
    },
    "de07": {
        "instruction_count": 11,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LHU             t1, a0, 0x0(0)",
            "SEXT.H          t1, t1",
            "FCVT.D.W        f1, t1, dyn",
            "FADD.D          f2, f0, f1, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fiadd [rdi]"
    },
    "da07": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LWU             t1, a0, 0x0(0)",
            "FCVT.D.W        f1, t1, dyn",
            "FADD.D          f2, f0, f1, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fiadd [rdi]"
    },
    "dceb": {
        "instruction_count": 15,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FSUB.D          f2, f0, f1, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fsub st3, st0"
    },
    "d8e3": {
        "instruction_count": 13,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FSUB.D          f2, f0, f1, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fsub st0, st3"
    },
    "d827": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLW             f0, a0, 0x0(0)",
            "FCVT.D.S        f0, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FSUB.D          f2, f1, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fsub [rdi]"
    },
    "dc27": {
        "instruction_count": 9,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLD             f0, a0, 0x0(0)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FSUB.D          f2, f1, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fsub [rdi]"
    },
    "deeb": {
        "instruction_count": 18,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FSUB.D          f2, f0, f1, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)",
            "ADDI            t1, ra, 0x1(1)",
            "ANDI            t1, t1, 0x7(7)",
            "SB              t1, s11, 0x21e(542)"
        ],
        "disassembly": "fsubp st3, st0"
    },
    "de27": {
        "instruction_count": 11,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LHU             t1, a0, 0x0(0)",
            "SEXT.H          t1, t1",
            "FCVT.D.W        f1, t1, dyn",
            "FSUB.D          f2, f0, f1, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fisub [rdi]"
    },
    "da27": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LWU             t1, a0, 0x0(0)",
            "FCVT.D.W        f1, t1, dyn",
            "FSUB.D          f2, f0, f1, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fisub [rdi]"
    },
    "dce3": {
        "instruction_count": 15,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FSUB.D          f2, f1, f0, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fsubr st3, st0"
    },
    "d8eb": {
        "instruction_count": 13,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FSUB.D          f2, f1, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fsubr st0, st3"
    },
    "d82f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLW             f0, a0, 0x0(0)",
            "FCVT.D.S        f0, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FSUB.D          f2, f0, f1, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fsubr [rdi]"
    },
    "dc2f": {
        "instruction_count": 9,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLD             f0, a0, 0x0(0)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FSUB.D          f2, f0, f1, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fsubr [rdi]"
    },
    "dee3": {
        "instruction_count": 18,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FSUB.D          f2, f1, f0, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)",
            "ADDI            t1, ra, 0x1(1)",
            "ANDI            t1, t1, 0x7(7)",
            "SB              t1, s11, 0x21e(542)"
        ],
        "disassembly": "fsubrp st3, st0"
    },
    "de2f": {
        "instruction_count": 11,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LHU             t1, a0, 0x0(0)",
            "SEXT.H          t1, t1",
            "FCVT.D.W        f1, t1, dyn",
            "FSUB.D          f2, f1, f0, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fisubr [rdi]"
    },
    "da2f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LWU             t1, a0, 0x0(0)",
            "FCVT.D.W        f1, t1, dyn",
            "FSUB.D          f2, f1, f0, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fisubr [rdi]"
    },
    "dccb": {
        "instruction_count": 15,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FMUL.D          f2, f0, f1, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fmul st3, st0"
    },
    "d8cb": {
        "instruction_count": 13,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FMUL.D          f2, f0, f1, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fmul st0, st3"
    },
    "d80f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLW             f0, a0, 0x0(0)",
            "FCVT.D.S        f0, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FMUL.D          f2, f1, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fmul [rdi]"
    },
    "dc0f": {
        "instruction_count": 9,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLD             f0, a0, 0x0(0)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FMUL.D          f2, f1, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fmul [rdi]"
    },
    "decb": {
        "instruction_count": 18,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FMUL.D          f2, f0, f1, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)",
            "ADDI            t1, ra, 0x1(1)",
            "ANDI            t1, t1, 0x7(7)",
            "SB              t1, s11, 0x21e(542)"
        ],
        "disassembly": "fmulp st3, st0"
    },
    "da0f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LWU             t1, a0, 0x0(0)",
            "FCVT.D.W        f1, t1, dyn",
            "FMUL.D          f2, f0, f1, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fimul [rdi]"
    },
    "de0f": {
        "instruction_count": 11,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LHU             t1, a0, 0x0(0)",
            "SEXT.H          t1, t1",
            "FCVT.D.W        f1, t1, dyn",
            "FMUL.D          f2, f0, f1, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fimul [rdi]"
    },
    "dcfb": {
        "instruction_count": 15,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FDIV.D          f2, f0, f1, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fdiv st3, st0"
    },
    "d8f3": {
        "instruction_count": 13,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FDIV.D          f2, f0, f1, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fdiv st0, st3"
    },
    "d837": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLW             f0, a0, 0x0(0)",
            "FCVT.D.S        f0, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FDIV.D          f2, f1, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fdiv [rdi]"
    },
    "dc37": {
        "instruction_count": 9,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLD             f0, a0, 0x0(0)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FDIV.D          f2, f1, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fdiv [rdi]"
    },
    "defb": {
        "instruction_count": 18,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FDIV.D          f2, f0, f1, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)",
            "ADDI            t1, ra, 0x1(1)",
            "ANDI            t1, t1, 0x7(7)",
            "SB              t1, s11, 0x21e(542)"
        ],
        "disassembly": "fdivp st3, st0"
    },
    "da37": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LWU             t1, a0, 0x0(0)",
            "FCVT.D.W        f1, t1, dyn",
            "FDIV.D          f2, f0, f1, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fidiv [rdi]"
    },
    "de37": {
        "instruction_count": 11,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LHU             t1, a0, 0x0(0)",
            "SEXT.H          t1, t1",
            "FCVT.D.W        f1, t1, dyn",
            "FDIV.D          f2, f0, f1, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fidiv [rdi]"
    },
    "dcf3": {
        "instruction_count": 15,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FDIV.D          f2, f1, f0, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fdivr st3, st0"
    },
    "d8fb": {
        "instruction_count": 13,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FDIV.D          f2, f1, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fdivr st0, st3"
    },
    "d83f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLW             f0, a0, 0x0(0)",
            "FCVT.D.S        f0, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FDIV.D          f2, f0, f1, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fdivr [rdi]"
    },
    "dc3f": {
        "instruction_count": 9,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FLD             f0, a0, 0x0(0)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FDIV.D          f2, f0, f1, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)"
        ],
        "disassembly": "fdivr [rdi]"
    },
    "def3": {
        "instruction_count": 18,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "FDIV.D          f2, f1, f0, dyn",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f2, t1, 0x88(136)",
            "ADDI            t1, ra, 0x1(1)",
            "ANDI            t1, t1, 0x7(7)",
            "SB              t1, s11, 0x21e(542)"
        ],
        "disassembly": "fdivrp st3, st0"
    },
    "da3f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LWU             t1, a0, 0x0(0)",
            "FCVT.D.W        f1, t1, dyn",
            "FDIV.D          f2, f1, f0, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fidivr [rdi]"
    },
    "de3f": {
        "instruction_count": 11,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "LHU             t1, a0, 0x0(0)",
            "SEXT.H          t1, t1",
            "FCVT.D.W        f1, t1, dyn",
            "FDIV.D          f2, f1, f0, dyn",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f2, t4, 0x88(136)"
        ],
        "disassembly": "fidivr [rdi]"
    },
    "dbf3": {
        "instruction_count": 30,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FLD             f0, t4, 0x88(136)",
            "ADDI            t4, ra, 0x3(3)",
            "ANDI            t4, t4, 0x7(7)",
            "SLLI            t4, t4, 0x3(3)",
            "ADD             t4, t4, s11",
            "FLD             f1, t4, 0x88(136)",
            "SB              zero, s11, 0x1c9(457)",
            "FEQ.D           t1, f0, f0",
            "FEQ.D           t3, f1, f1",
            "AND             t1, t1, t3",
            "BEQ             t1, zero, 0x2c(44)",
            "FLT.D           t1, f0, f1",
            "BNE             zero, t1, 0x34(52)",
            "FLT.D           t1, f1, f0",
            "BNE             zero, t1, 0x10(16)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x28(40)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x1c(28)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x1(1)",
            "SB              s5, s11, 0x1c9(457)",
            "JAL             zero, 0xc(12)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x1(1)"
        ],
        "disassembly": "fcomi st0, st3"
    },
    "dff3": {
        "instruction_count": 33,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FLD             f0, t4, 0x88(136)",
            "ADDI            t4, ra, 0x3(3)",
            "ANDI            t4, t4, 0x7(7)",
            "SLLI            t4, t4, 0x3(3)",
            "ADD             t4, t4, s11",
            "FLD             f1, t4, 0x88(136)",
            "SB              zero, s11, 0x1c9(457)",
            "FEQ.D           t1, f0, f0",
            "FEQ.D           t3, f1, f1",
            "AND             t1, t1, t3",
            "BEQ             t1, zero, 0x2c(44)",
            "FLT.D           t1, f0, f1",
            "BNE             zero, t1, 0x34(52)",
            "FLT.D           t1, f1, f0",
            "BNE             zero, t1, 0x10(16)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x28(40)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x1c(28)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x1(1)",
            "SB              s5, s11, 0x1c9(457)",
            "JAL             zero, 0xc(12)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x1(1)",
            "ADDI            t4, ra, 0x1(1)",
            "ANDI            t4, t4, 0x7(7)",
            "SB              t4, s11, 0x21e(542)"
        ],
        "disassembly": "fcomip st0, st3"
    },
    "dbeb": {
        "instruction_count": 30,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FLD             f0, t4, 0x88(136)",
            "ADDI            t4, ra, 0x3(3)",
            "ANDI            t4, t4, 0x7(7)",
            "SLLI            t4, t4, 0x3(3)",
            "ADD             t4, t4, s11",
            "FLD             f1, t4, 0x88(136)",
            "SB              zero, s11, 0x1c9(457)",
            "FEQ.D           t1, f0, f0",
            "FEQ.D           t3, f1, f1",
            "AND             t1, t1, t3",
            "BEQ             t1, zero, 0x2c(44)",
            "FLT.D           t1, f0, f1",
            "BNE             zero, t1, 0x34(52)",
            "FLT.D           t1, f1, f0",
            "BNE             zero, t1, 0x10(16)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x28(40)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x1c(28)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x1(1)",
            "SB              s5, s11, 0x1c9(457)",
            "JAL             zero, 0xc(12)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x1(1)"
        ],
        "disassembly": "fucomi st0, st3"
    },
    "dfeb": {
        "instruction_count": 33,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t4, ra, 0x3(3)",
            "ADD             t4, t4, s11",
            "FLD             f0, t4, 0x88(136)",
            "ADDI            t4, ra, 0x3(3)",
            "ANDI            t4, t4, 0x7(7)",
            "SLLI            t4, t4, 0x3(3)",
            "ADD             t4, t4, s11",
            "FLD             f1, t4, 0x88(136)",
            "SB              zero, s11, 0x1c9(457)",
            "FEQ.D           t1, f0, f0",
            "FEQ.D           t3, f1, f1",
            "AND             t1, t1, t3",
            "BEQ             t1, zero, 0x2c(44)",
            "FLT.D           t1, f0, f1",
            "BNE             zero, t1, 0x34(52)",
            "FLT.D           t1, f1, f0",
            "BNE             zero, t1, 0x10(16)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x28(40)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x0(0)",
            "JAL             zero, 0x1c(28)",
            "ADDIW           s7, zero, 0x1(1)",
            "ADDIW           s5, zero, 0x1(1)",
            "SB              s5, s11, 0x1c9(457)",
            "JAL             zero, 0xc(12)",
            "ADDIW           s7, zero, 0x0(0)",
            "ADDIW           s5, zero, 0x1(1)",
            "ADDI            t4, ra, 0x1(1)",
            "ANDI            t4, t4, 0x7(7)",
            "SB              t4, s11, 0x21e(542)"
        ],
        "disassembly": "fucomip st0, st3"
    },
    "df17": {
        "instruction_count": 7,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, a0, 0x0(0)",
            "FCVT.W.D        t3, f0, dyn",
            "SH              t3, t1, 0x0(0)"
        ],
        "disassembly": "fist [rdi]"
    },
    "db17": {
        "instruction_count": 7,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, a0, 0x0(0)",
            "FCVT.W.D        t3, f0, dyn",
            "SW              t3, t1, 0x0(0)"
        ],
        "disassembly": "fist [rdi]"
    },
    "df1f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, a0, 0x0(0)",
            "FCVT.W.D        t3, f0, dyn",
            "SH              t3, t1, 0x0(0)",
            "ADDI            t4, ra, 0x1(1)",
            "ANDI            t4, t4, 0x7(7)",
            "SB              t4, s11, 0x21e(542)"
        ],
        "disassembly": "fistp [rdi]"
    },
    "db1f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, a0, 0x0(0)",
            "FCVT.W.D        t3, f0, dyn",
            "SW              t3, t1, 0x0(0)",
            "ADDI            t4, ra, 0x1(1)",
            "ANDI            t4, t4, 0x7(7)",
            "SB              t4, s11, 0x21e(542)"
        ],
        "disassembly": "fistp [rdi]"
    },
    "df3f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, a0, 0x0(0)",
            "FCVT.L.D        t3, f0, dyn",
            "SD              t3, t1, 0x0(0)",
            "ADDI            t4, ra, 0x1(1)",
            "ANDI            t4, t4, 0x7(7)",
            "SB              t4, s11, 0x21e(542)"
        ],
        "disassembly": "fistp [rdi]"
    },
    "df0f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, a0, 0x0(0)",
            "FCVT.W.D        t3, f0, rtz",
            "SH              t3, t1, 0x0(0)",
            "ADDI            t4, ra, 0x1(1)",
            "ANDI            t4, t4, 0x7(7)",
            "SB              t4, s11, 0x21e(542)"
        ],
        "disassembly": "fisttp [rdi]"
    },
    "db0f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, a0, 0x0(0)",
            "FCVT.W.D        t3, f0, rtz",
            "SW              t3, t1, 0x0(0)",
            "ADDI            t4, ra, 0x1(1)",
            "ANDI            t4, t4, 0x7(7)",
            "SB              t4, s11, 0x21e(542)"
        ],
        "disassembly": "fisttp [rdi]"
    },
    "dd0f": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, a0, 0x0(0)",
            "FCVT.L.D        t3, f0, rtz",
            "SD              t3, t1, 0x0(0)",
            "ADDI            t4, ra, 0x1(1)",
            "ANDI            t4, t4, 0x7(7)",
            "SB              t4, s11, 0x21e(542)"
        ],
        "disassembly": "fisttp [rdi]"
    },
    "d9e1": {
        "instruction_count": 8,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "FSGNJX.D        f0, f0, f0",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f0, t1, 0x88(136)"
        ],
        "disassembly": "fabs"
    },
    "d9fe": {
        "instruction_count": 119,
        "expected_asm": [
            "SD              t0, s11, 0x0(0)",
            "SD              s10, s11, 0x8(8)",
            "SD              a2, s11, 0x10(16)",
            "SD              s0, s11, 0x18(24)",
            "SD              s1, s11, 0x20(32)",
            "SD              s2, s11, 0x28(40)",
            "SD              a1, s11, 0x30(48)",
            "SD              a0, s11, 0x38(56)",
            "SD              a4, s11, 0x40(64)",
            "SD              a5, s11, 0x48(72)",
            "SD              a3, s11, 0x50(80)",
            "SD              a6, s11, 0x58(88)",
            "SD              a7, s11, 0x60(96)",
            "SD              s6, s11, 0x68(104)",
            "SD              s3, s11, 0x70(112)",
            "SD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            ra, s11, 0xc8(200)",
            "VSE64.V         v2, ra, none, 1",
            "ADDI            ra, s11, 0xd8(216)",
            "VSE64.V         v3, ra, none, 1",
            "ADDI            ra, s11, 0xe8(232)",
            "VSE64.V         v4, ra, none, 1",
            "ADDI            ra, s11, 0xf8(248)",
            "VSE64.V         v5, ra, none, 1",
            "ADDI            ra, s11, 0x108(264)",
            "VSE64.V         v6, ra, none, 1",
            "ADDI            ra, s11, 0x118(280)",
            "VSE64.V         v7, ra, none, 1",
            "ADDI            ra, s11, 0x128(296)",
            "VSE64.V         v8, ra, none, 1",
            "ADDI            ra, s11, 0x138(312)",
            "VSE64.V         v9, ra, none, 1",
            "ADDI            ra, s11, 0x148(328)",
            "VSE64.V         v10, ra, none, 1",
            "ADDI            ra, s11, 0x158(344)",
            "VSE64.V         v11, ra, none, 1",
            "ADDI            ra, s11, 0x168(360)",
            "VSE64.V         v12, ra, none, 1",
            "ADDI            ra, s11, 0x178(376)",
            "VSE64.V         v13, ra, none, 1",
            "ADDI            ra, s11, 0x188(392)",
            "VSE64.V         v14, ra, none, 1",
            "ADDI            ra, s11, 0x198(408)",
            "VSE64.V         v15, ra, none, 1",
            "ADDI            ra, s11, 0x1a8(424)",
            "VSE64.V         v16, ra, none, 1",
            "ADDI            ra, s11, 0x1b8(440)",
            "VSE64.V         v17, ra, none, 1",
            "SB              s5, s11, 0x1c8(456)",
            "SB              s7, s11, 0x1cb(459)",
            "SB              s8, s11, 0x1cc(460)",
            "SB              s9, s11, 0x1cd(461)",
            "ADDIW           ra, zero, 0x1(1)",
            "SB              ra, s11, 0x21f(543)",
            "ADDI            a0, s11, 0x0(0)",
            "LUI             t4, 0xc9(201)",
            "ADDIW           t4, t4, 0xfffffd5d(-675)",
            "SLLI            t4, t4, 0xe(14)",
            "ADDI            t4, t4, 0xffffffc3(-61)",
            "SLLI            t4, t4, 0xd(13)",
            "ADDI            t4, t4, 0xfffffd00(-768)",
            "JALR            ra, t4, 0x0(0)",
            "LD              t0, s11, 0x0(0)",
            "LD              s10, s11, 0x8(8)",
            "LD              a2, s11, 0x10(16)",
            "LD              s0, s11, 0x18(24)",
            "LD              s1, s11, 0x20(32)",
            "LD              s2, s11, 0x28(40)",
            "LD              a1, s11, 0x30(48)",
            "LD              a0, s11, 0x38(56)",
            "LD              a4, s11, 0x40(64)",
            "LD              a5, s11, 0x48(72)",
            "LD              a3, s11, 0x50(80)",
            "LD              a6, s11, 0x58(88)",
            "LD              a7, s11, 0x60(96)",
            "LD              s6, s11, 0x68(104)",
            "LD              s3, s11, 0x70(112)",
            "LD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            ra, s11, 0xc8(200)",
            "VLE64.V         v2, ra, none, 1",
            "ADDI            ra, s11, 0xd8(216)",
            "VLE64.V         v3, ra, none, 1",
            "ADDI            ra, s11, 0xe8(232)",
            "VLE64.V         v4, ra, none, 1",
            "ADDI            ra, s11, 0xf8(248)",
            "VLE64.V         v5, ra, none, 1",
            "ADDI            ra, s11, 0x108(264)",
            "VLE64.V         v6, ra, none, 1",
            "ADDI            ra, s11, 0x118(280)",
            "VLE64.V         v7, ra, none, 1",
            "ADDI            ra, s11, 0x128(296)",
            "VLE64.V         v8, ra, none, 1",
            "ADDI            ra, s11, 0x138(312)",
            "VLE64.V         v9, ra, none, 1",
            "ADDI            ra, s11, 0x148(328)",
            "VLE64.V         v10, ra, none, 1",
            "ADDI            ra, s11, 0x158(344)",
            "VLE64.V         v11, ra, none, 1",
            "ADDI            ra, s11, 0x168(360)",
            "VLE64.V         v12, ra, none, 1",
            "ADDI            ra, s11, 0x178(376)",
            "VLE64.V         v13, ra, none, 1",
            "ADDI            ra, s11, 0x188(392)",
            "VLE64.V         v14, ra, none, 1",
            "ADDI            ra, s11, 0x198(408)",
            "VLE64.V         v15, ra, none, 1",
            "ADDI            ra, s11, 0x1a8(424)",
            "VLE64.V         v16, ra, none, 1",
            "ADDI            ra, s11, 0x1b8(440)",
            "VLE64.V         v17, ra, none, 1",
            "LBU             s5, s11, 0x1c8(456)",
            "LBU             s7, s11, 0x1cb(459)",
            "LBU             s8, s11, 0x1cc(460)",
            "LBU             s9, s11, 0x1cd(461)",
            "LBU             ra, s11, 0x214(532)",
            "CSRRW           zero, ra, 0x2(2)",
            "SB              zero, s11, 0x21f(543)"
        ],
        "disassembly": "fsin"
    },
    "d9ff": {
        "instruction_count": 119,
        "expected_asm": [
            "SD              t0, s11, 0x0(0)",
            "SD              s10, s11, 0x8(8)",
            "SD              a2, s11, 0x10(16)",
            "SD              s0, s11, 0x18(24)",
            "SD              s1, s11, 0x20(32)",
            "SD              s2, s11, 0x28(40)",
            "SD              a1, s11, 0x30(48)",
            "SD              a0, s11, 0x38(56)",
            "SD              a4, s11, 0x40(64)",
            "SD              a5, s11, 0x48(72)",
            "SD              a3, s11, 0x50(80)",
            "SD              a6, s11, 0x58(88)",
            "SD              a7, s11, 0x60(96)",
            "SD              s6, s11, 0x68(104)",
            "SD              s3, s11, 0x70(112)",
            "SD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            ra, s11, 0xc8(200)",
            "VSE64.V         v2, ra, none, 1",
            "ADDI            ra, s11, 0xd8(216)",
            "VSE64.V         v3, ra, none, 1",
            "ADDI            ra, s11, 0xe8(232)",
            "VSE64.V         v4, ra, none, 1",
            "ADDI            ra, s11, 0xf8(248)",
            "VSE64.V         v5, ra, none, 1",
            "ADDI            ra, s11, 0x108(264)",
            "VSE64.V         v6, ra, none, 1",
            "ADDI            ra, s11, 0x118(280)",
            "VSE64.V         v7, ra, none, 1",
            "ADDI            ra, s11, 0x128(296)",
            "VSE64.V         v8, ra, none, 1",
            "ADDI            ra, s11, 0x138(312)",
            "VSE64.V         v9, ra, none, 1",
            "ADDI            ra, s11, 0x148(328)",
            "VSE64.V         v10, ra, none, 1",
            "ADDI            ra, s11, 0x158(344)",
            "VSE64.V         v11, ra, none, 1",
            "ADDI            ra, s11, 0x168(360)",
            "VSE64.V         v12, ra, none, 1",
            "ADDI            ra, s11, 0x178(376)",
            "VSE64.V         v13, ra, none, 1",
            "ADDI            ra, s11, 0x188(392)",
            "VSE64.V         v14, ra, none, 1",
            "ADDI            ra, s11, 0x198(408)",
            "VSE64.V         v15, ra, none, 1",
            "ADDI            ra, s11, 0x1a8(424)",
            "VSE64.V         v16, ra, none, 1",
            "ADDI            ra, s11, 0x1b8(440)",
            "VSE64.V         v17, ra, none, 1",
            "SB              s5, s11, 0x1c8(456)",
            "SB              s7, s11, 0x1cb(459)",
            "SB              s8, s11, 0x1cc(460)",
            "SB              s9, s11, 0x1cd(461)",
            "ADDIW           ra, zero, 0x1(1)",
            "SB              ra, s11, 0x21f(543)",
            "ADDI            a0, s11, 0x0(0)",
            "LUI             t4, 0xc9(201)",
            "ADDIW           t4, t4, 0xfffffd5d(-675)",
            "SLLI            t4, t4, 0xe(14)",
            "ADDI            t4, t4, 0xffffffc3(-61)",
            "SLLI            t4, t4, 0xd(13)",
            "ADDI            t4, t4, 0xfffffd30(-720)",
            "JALR            ra, t4, 0x0(0)",
            "LD              t0, s11, 0x0(0)",
            "LD              s10, s11, 0x8(8)",
            "LD              a2, s11, 0x10(16)",
            "LD              s0, s11, 0x18(24)",
            "LD              s1, s11, 0x20(32)",
            "LD              s2, s11, 0x28(40)",
            "LD              a1, s11, 0x30(48)",
            "LD              a0, s11, 0x38(56)",
            "LD              a4, s11, 0x40(64)",
            "LD              a5, s11, 0x48(72)",
            "LD              a3, s11, 0x50(80)",
            "LD              a6, s11, 0x58(88)",
            "LD              a7, s11, 0x60(96)",
            "LD              s6, s11, 0x68(104)",
            "LD              s3, s11, 0x70(112)",
            "LD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            ra, s11, 0xc8(200)",
            "VLE64.V         v2, ra, none, 1",
            "ADDI            ra, s11, 0xd8(216)",
            "VLE64.V         v3, ra, none, 1",
            "ADDI            ra, s11, 0xe8(232)",
            "VLE64.V         v4, ra, none, 1",
            "ADDI            ra, s11, 0xf8(248)",
            "VLE64.V         v5, ra, none, 1",
            "ADDI            ra, s11, 0x108(264)",
            "VLE64.V         v6, ra, none, 1",
            "ADDI            ra, s11, 0x118(280)",
            "VLE64.V         v7, ra, none, 1",
            "ADDI            ra, s11, 0x128(296)",
            "VLE64.V         v8, ra, none, 1",
            "ADDI            ra, s11, 0x138(312)",
            "VLE64.V         v9, ra, none, 1",
            "ADDI            ra, s11, 0x148(328)",
            "VLE64.V         v10, ra, none, 1",
            "ADDI            ra, s11, 0x158(344)",
            "VLE64.V         v11, ra, none, 1",
            "ADDI            ra, s11, 0x168(360)",
            "VLE64.V         v12, ra, none, 1",
            "ADDI            ra, s11, 0x178(376)",
            "VLE64.V         v13, ra, none, 1",
            "ADDI            ra, s11, 0x188(392)",
            "VLE64.V         v14, ra, none, 1",
            "ADDI            ra, s11, 0x198(408)",
            "VLE64.V         v15, ra, none, 1",
            "ADDI            ra, s11, 0x1a8(424)",
            "VLE64.V         v16, ra, none, 1",
            "ADDI            ra, s11, 0x1b8(440)",
            "VLE64.V         v17, ra, none, 1",
            "LBU             s5, s11, 0x1c8(456)",
            "LBU             s7, s11, 0x1cb(459)",
            "LBU             s8, s11, 0x1cc(460)",
            "LBU             s9, s11, 0x1cd(461)",
            "LBU             ra, s11, 0x214(532)",
            "CSRRW           zero, ra, 0x2(2)",
            "SB              zero, s11, 0x21f(543)"
        ],
        "disassembly": "fcos"
    },
    "d9e8": {
        "instruction_count": 10,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "ADDIW           t1, zero, 0x3ff(1023)",
            "SLLI            t1, t1, 0x34(52)",
            "FMV.D.X         f0, t1",
            "ADDI            t3, ra, 0xffffffff(-1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x21e(542)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fld1"
    },
    "d9e9": {
        "instruction_count": 16,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "LUI             t1, 0x1003(4099)",
            "ADDIW           t1, t1, 0xfffffa4d(-1459)",
            "SLLI            t1, t1, 0xd(13)",
            "ADDI            t1, t1, 0x785(1925)",
            "SLLI            t1, t1, 0xc(12)",
            "ADDI            t1, t1, 0xfffffbcd(-1075)",
            "SLLI            t1, t1, 0xd(13)",
            "ADDI            t1, t1, 0x371(881)",
            "FMV.D.X         f0, t1",
            "ADDI            t3, ra, 0xffffffff(-1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x21e(542)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fldl2t"
    },
    "d9ea": {
        "instruction_count": 16,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "LUI             t1, 0x7ff(2047)",
            "ADDIW           t1, t1, 0xfffffe2b(-469)",
            "SLLI            t1, t1, 0xc(12)",
            "ADDI            t1, t1, 0xfffff8ed(-1811)",
            "SLLI            t1, t1, 0xc(12)",
            "ADDI            t1, t1, 0xfffffa57(-1449)",
            "SLLI            t1, t1, 0xf(15)",
            "ADDI            t1, t1, 0x2fe(766)",
            "FMV.D.X         f0, t1",
            "ADDI            t3, ra, 0xffffffff(-1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x21e(542)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fldl2e"
    },
    "d9eb": {
        "instruction_count": 16,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "LUI             t1, 0x200(512)",
            "ADDIW           t1, t1, 0x491(1169)",
            "SLLI            t1, t1, 0xf(15)",
            "ADDI            t1, t1, 0xfffffed5(-299)",
            "SLLI            t1, t1, 0xe(14)",
            "ADDI            t1, t1, 0x443(1091)",
            "SLLI            t1, t1, 0xc(12)",
            "ADDI            t1, t1, 0xfffffd18(-744)",
            "FMV.D.X         f0, t1",
            "ADDI            t3, ra, 0xffffffff(-1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x21e(542)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fldpi"
    },
    "d9ec": {
        "instruction_count": 16,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "LUI             t1, 0xff(255)",
            "ADDIW           t1, t1, 0x4d1(1233)",
            "SLLI            t1, t1, 0xe(14)",
            "ADDI            t1, t1, 0x135(309)",
            "SLLI            t1, t1, 0xd(13)",
            "ADDI            t1, t1, 0x13f(319)",
            "SLLI            t1, t1, 0xf(15)",
            "ADDI            t1, t1, 0xfffff9ff(-1537)",
            "FMV.D.X         f0, t1",
            "ADDI            t3, ra, 0xffffffff(-1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x21e(542)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fldlg2"
    },
    "d9ed": {
        "instruction_count": 14,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "LUI             t1, 0x3fe63(261731)",
            "ADDIW           t1, t1, 0xfffffe43(-445)",
            "SLLI            t1, t1, 0x12(18)",
            "ADDI            t1, t1, 0xfffffbe9(-1047)",
            "SLLI            t1, t1, 0xe(14)",
            "ADDI            t1, t1, 0xfffff9ef(-1553)",
            "FMV.D.X         f0, t1",
            "ADDI            t3, ra, 0xffffffff(-1)",
            "ANDI            t3, t3, 0x7(7)",
            "SB              t3, s11, 0x21e(542)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fldln2"
    },
    "d9ee": {
        "instruction_count": 8,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "FMV.D.X         f0, zero",
            "ADDI            t1, ra, 0xffffffff(-1)",
            "ANDI            t1, t1, 0x7(7)",
            "SB              t1, s11, 0x21e(542)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f0, t1, 0x88(136)"
        ],
        "disassembly": "fldz"
    },
    "d9e0": {
        "instruction_count": 8,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "FSGNJN.D        f0, f0, f0",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f0, t1, 0x88(136)"
        ],
        "disassembly": "fchs"
    },
    "d9fc": {
        "instruction_count": 9,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "FCVT.L.D        t1, f0, dyn",
            "FCVT.D.L        f0, t1, dyn",
            "SLLI            t3, ra, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "frndint"
    },
    "d9f8": {
        "instruction_count": 119,
        "expected_asm": [
            "SD              t0, s11, 0x0(0)",
            "SD              s10, s11, 0x8(8)",
            "SD              a2, s11, 0x10(16)",
            "SD              s0, s11, 0x18(24)",
            "SD              s1, s11, 0x20(32)",
            "SD              s2, s11, 0x28(40)",
            "SD              a1, s11, 0x30(48)",
            "SD              a0, s11, 0x38(56)",
            "SD              a4, s11, 0x40(64)",
            "SD              a5, s11, 0x48(72)",
            "SD              a3, s11, 0x50(80)",
            "SD              a6, s11, 0x58(88)",
            "SD              a7, s11, 0x60(96)",
            "SD              s6, s11, 0x68(104)",
            "SD              s3, s11, 0x70(112)",
            "SD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            ra, s11, 0xc8(200)",
            "VSE64.V         v2, ra, none, 1",
            "ADDI            ra, s11, 0xd8(216)",
            "VSE64.V         v3, ra, none, 1",
            "ADDI            ra, s11, 0xe8(232)",
            "VSE64.V         v4, ra, none, 1",
            "ADDI            ra, s11, 0xf8(248)",
            "VSE64.V         v5, ra, none, 1",
            "ADDI            ra, s11, 0x108(264)",
            "VSE64.V         v6, ra, none, 1",
            "ADDI            ra, s11, 0x118(280)",
            "VSE64.V         v7, ra, none, 1",
            "ADDI            ra, s11, 0x128(296)",
            "VSE64.V         v8, ra, none, 1",
            "ADDI            ra, s11, 0x138(312)",
            "VSE64.V         v9, ra, none, 1",
            "ADDI            ra, s11, 0x148(328)",
            "VSE64.V         v10, ra, none, 1",
            "ADDI            ra, s11, 0x158(344)",
            "VSE64.V         v11, ra, none, 1",
            "ADDI            ra, s11, 0x168(360)",
            "VSE64.V         v12, ra, none, 1",
            "ADDI            ra, s11, 0x178(376)",
            "VSE64.V         v13, ra, none, 1",
            "ADDI            ra, s11, 0x188(392)",
            "VSE64.V         v14, ra, none, 1",
            "ADDI            ra, s11, 0x198(408)",
            "VSE64.V         v15, ra, none, 1",
            "ADDI            ra, s11, 0x1a8(424)",
            "VSE64.V         v16, ra, none, 1",
            "ADDI            ra, s11, 0x1b8(440)",
            "VSE64.V         v17, ra, none, 1",
            "SB              s5, s11, 0x1c8(456)",
            "SB              s7, s11, 0x1cb(459)",
            "SB              s8, s11, 0x1cc(460)",
            "SB              s9, s11, 0x1cd(461)",
            "ADDIW           ra, zero, 0x1(1)",
            "SB              ra, s11, 0x21f(543)",
            "ADDI            a0, s11, 0x0(0)",
            "LUI             t4, 0xc9(201)",
            "ADDIW           t4, t4, 0xfffffd5d(-675)",
            "SLLI            t4, t4, 0xe(14)",
            "ADDI            t4, t4, 0xffffffc3(-61)",
            "SLLI            t4, t4, 0xd(13)",
            "ADDI            t4, t4, 0xfffffe90(-368)",
            "JALR            ra, t4, 0x0(0)",
            "LD              t0, s11, 0x0(0)",
            "LD              s10, s11, 0x8(8)",
            "LD              a2, s11, 0x10(16)",
            "LD              s0, s11, 0x18(24)",
            "LD              s1, s11, 0x20(32)",
            "LD              s2, s11, 0x28(40)",
            "LD              a1, s11, 0x30(48)",
            "LD              a0, s11, 0x38(56)",
            "LD              a4, s11, 0x40(64)",
            "LD              a5, s11, 0x48(72)",
            "LD              a3, s11, 0x50(80)",
            "LD              a6, s11, 0x58(88)",
            "LD              a7, s11, 0x60(96)",
            "LD              s6, s11, 0x68(104)",
            "LD              s3, s11, 0x70(112)",
            "LD              s4, s11, 0x78(120)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDI            ra, s11, 0xc8(200)",
            "VLE64.V         v2, ra, none, 1",
            "ADDI            ra, s11, 0xd8(216)",
            "VLE64.V         v3, ra, none, 1",
            "ADDI            ra, s11, 0xe8(232)",
            "VLE64.V         v4, ra, none, 1",
            "ADDI            ra, s11, 0xf8(248)",
            "VLE64.V         v5, ra, none, 1",
            "ADDI            ra, s11, 0x108(264)",
            "VLE64.V         v6, ra, none, 1",
            "ADDI            ra, s11, 0x118(280)",
            "VLE64.V         v7, ra, none, 1",
            "ADDI            ra, s11, 0x128(296)",
            "VLE64.V         v8, ra, none, 1",
            "ADDI            ra, s11, 0x138(312)",
            "VLE64.V         v9, ra, none, 1",
            "ADDI            ra, s11, 0x148(328)",
            "VLE64.V         v10, ra, none, 1",
            "ADDI            ra, s11, 0x158(344)",
            "VLE64.V         v11, ra, none, 1",
            "ADDI            ra, s11, 0x168(360)",
            "VLE64.V         v12, ra, none, 1",
            "ADDI            ra, s11, 0x178(376)",
            "VLE64.V         v13, ra, none, 1",
            "ADDI            ra, s11, 0x188(392)",
            "VLE64.V         v14, ra, none, 1",
            "ADDI            ra, s11, 0x198(408)",
            "VLE64.V         v15, ra, none, 1",
            "ADDI            ra, s11, 0x1a8(424)",
            "VLE64.V         v16, ra, none, 1",
            "ADDI            ra, s11, 0x1b8(440)",
            "VLE64.V         v17, ra, none, 1",
            "LBU             s5, s11, 0x1c8(456)",
            "LBU             s7, s11, 0x1cb(459)",
            "LBU             s8, s11, 0x1cc(460)",
            "LBU             s9, s11, 0x1cd(461)",
            "LBU             ra, s11, 0x214(532)",
            "CSRRW           zero, ra, 0x2(2)",
            "SB              zero, s11, 0x21f(543)"
        ],
        "disassembly": "fprem"
    },
    "d9fa": {
        "instruction_count": 8,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "FSQRT.D         f0, f0, dyn",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f0, t1, 0x88(136)"
        ],
        "disassembly": "fsqrt"
    },
    "d9cb": {
        "instruction_count": 17,
        "expected_asm": [
            "LB              ra, s11, 0x21e(542)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f1, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f1, t1, 0x88(136)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f0, t1, 0x88(136)"
        ],
        "disassembly": "fxch st3"
    },
    "dd3f": {
        "instruction_count": 2,
        "expected_asm": [
            "LWU             ra, s11, 0x21c(540)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "fnstsw [rdi]"
    },
    "d927": {
        "instruction_count": 0,
        "expected_asm": [],
        "disassembly": "fldenv [rdi]"
    },
    "d937": {
        "instruction_count": 0,
        "expected_asm": [],
        "disassembly": "fnstenv [rdi]"
    },
    "dac3": {
        "instruction_count": 10,
        "expected_asm": [
            "BEQ             s5, zero, 0x28(40)",
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f0, t1, 0x88(136)"
        ],
        "disassembly": "fcmovb st0, st3"
    },
    "dacb": {
        "instruction_count": 10,
        "expected_asm": [
            "BEQ             s7, zero, 0x28(40)",
            "LB              ra, s11, 0x21e(542)",
            "ADDI            t1, ra, 0x3(3)",
            "ANDI            t1, t1, 0x7(7)",
            "SLLI            t1, t1, 0x3(3)",
            "ADD             t1, t1, s11",
            "FLD             f0, t1, 0x88(136)",
            "SLLI            t1, ra, 0x3(3)",
            "ADD             t1, t1, s11",
            "FSD             f0, t1, 0x88(136)"
        ],
        "disassembly": "fcmove st0, st3"
    },
    "dad3": {
        "instruction_count": 11,
        "expected_asm": [
            "OR              ra, s5, s7",
            "BEQ             ra, zero, 0x28(40)",
            "LB              t1, s11, 0x21e(542)",
            "ADDI            t3, t1, 0x3(3)",
            "ANDI            t3, t3, 0x7(7)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FLD             f0, t3, 0x88(136)",
            "SLLI            t3, t1, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fcmovbe st0, st3"
    },
    "dadb": {
        "instruction_count": 11,
        "expected_asm": [
            "LBU             ra, s11, 0x1c9(457)",
            "BEQ             ra, zero, 0x28(40)",
            "LB              t1, s11, 0x21e(542)",
            "ADDI            t3, t1, 0x3(3)",
            "ANDI            t3, t3, 0x7(7)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FLD             f0, t3, 0x88(136)",
            "SLLI            t3, t1, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fcmovu st0, st3"
    },
    "dbc3": {
        "instruction_count": 11,
        "expected_asm": [
            "XORI            ra, s5, 0x1(1)",
            "BEQ             ra, zero, 0x28(40)",
            "LB              t1, s11, 0x21e(542)",
            "ADDI            t3, t1, 0x3(3)",
            "ANDI            t3, t3, 0x7(7)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FLD             f0, t3, 0x88(136)",
            "SLLI            t3, t1, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fcmovnb st0, st3"
    },
    "dbcb": {
        "instruction_count": 11,
        "expected_asm": [
            "XORI            ra, s7, 0x1(1)",
            "BEQ             ra, zero, 0x28(40)",
            "LB              t1, s11, 0x21e(542)",
            "ADDI            t3, t1, 0x3(3)",
            "ANDI            t3, t3, 0x7(7)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FLD             f0, t3, 0x88(136)",
            "SLLI            t3, t1, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fcmovne st0, st3"
    },
    "dbd3": {
        "instruction_count": 12,
        "expected_asm": [
            "OR              ra, s5, s7",
            "XORI            ra, ra, 0x1(1)",
            "BEQ             ra, zero, 0x28(40)",
            "LB              t1, s11, 0x21e(542)",
            "ADDI            t3, t1, 0x3(3)",
            "ANDI            t3, t3, 0x7(7)",
            "SLLI            t3, t3, 0x3(3)",
            "ADD             t3, t3, s11",
            "FLD             f0, t3, 0x88(136)",
            "SLLI            t3, t1, 0x3(3)",
            "ADD             t3, t3, s11",
            "FSD             f0, t3, 0x88(136)"
        ],
        "disassembly": "fcmovnbe st0, st3"
    },
    "dbdb": {
        "instruction_count": 12,
        "expected_asm": [
            "LBU             ra, s11, 0x1c9(457)",
            "XORI            t1, ra, 0x1(1)",
            "BEQ             t1, zero, 0x28(40)",
            "LB              t3, s11, 0x21e(542)",
            "ADDI            t4, t3, 0x3(3)",
            "ANDI            t4, t4, 0x7(7)",
            "SLLI            t4, t4, 0x3(3)",
            "ADD             t4, t4, s11",
            "FLD             f0, t4, 0x88(136)",
            "SLLI            t4, t3, 0x3(3)",
            "ADD             t4, t4, s11",
            "FSD             f0, t4, 0x88(136)"
        ],
        "disassembly": "fcmovnu st0, st3"
    }
}