#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 19 09:55:40 2024
# Process ID: 26392
# Current directory: C:/Users/rain/Desktop/lab5/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15156 C:\Users\rain\Desktop\lab5\lab5\lab5.xpr
# Log file: C:/Users/rain/Desktop/lab5/lab5/vivado.log
# Journal file: C:/Users/rain/Desktop/lab5/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rain/Desktop/lab5/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/rain/Desktop/lab5/lcd_controller/lcd_controller.srcs/sources_1'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/rain/Desktop/lab5/ma_river_core/ma_river_core.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/rain/Desktop/lab5/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/rain/Desktop/lab5/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 809.887 ; gain = 152.812
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 839.215 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:132]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 839.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 874.691 ; gain = 35.477
run all
---------update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 957.641 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 957.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 957.641 ; gain = 0.000
run all
------close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 957.641 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 957.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 957.641 ; gain = 0.000
run all
---------------------------
Simulator: Detected error at                  185 ns
---------close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 957.641 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 957.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 957.641 ; gain = 0.000
run all
---------------------------
Simulator: Detected error at                  185 ns
-------------------close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 957.641 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 957.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 957.641 ; gain = 0.000
run all
------close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 997.207 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 997.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 998.859 ; gain = 1.652
run all
---------------------------
Simulator: Detected error at                  185 ns
-------------------
   HIT close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1011.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 1011.930 ; gain = 0.000
run all
---------------------------
Simulator: Detected error at                  185 ns
------close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1021.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.227 ; gain = 0.000
run all
---------------------------
Simulator: Detected error at                  185 ns
-------------------
   HIT CDP Laclose_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.973 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1117.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1119.910 ; gain = 1.938
run all
---------------------------
Simulator: Detected error at                  185 ns
------close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1121.238 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1121.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1121.441 ; gain = 0.203
run all
---------------------------
Simulator: Detected error at                  185 ns
--close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1129.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1129.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1138.117 ; gain = 8.961
run all
---------------------------
Simulator: Detected error at                  185 ns
------close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol debug_wb_rf_addr, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:163]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1138.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1138.117 ; gain = 0.000
run all
---close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 1138.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1145.168 ; gain = 7.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1145.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
!!!!!:xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1145.168 ; gain = 0.000
run all
---------------------------
Simulator: Detected error at                  185 ns
------WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v: file does not exist.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1145.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
!!!!!:z0, xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1145.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:133]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1145.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
!!!!!:zzzzzzZ0, xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1145.168 ; gain = 0.000
run all
!!!!!:zzzzzzZ4, xxxxxxxx
---------------------------
Simulator: Detected error at                  185 ns
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
-!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
-!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1149.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:132]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1149.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
!!!!!:zzzzzzZ0, xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1149.254 ; gain = 0.000
run all
!!!!!:zzzzzzZ4, xxxxxxxx
---------------------------
Simulator: Detected error at                  185 ns
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
-!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
-!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
--!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
-!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
-!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
-!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
--!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzZ8, xxxxxxxx
-!!!!!:zzzzzzXx, xxxxxxxx
-!!!!!:zzzzzzZ4, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
!!!!!:zzzzzzZ4, xxxxxxxx

!!!!!:zzzzzzZ8, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1149.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:132]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1149.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzZ0, xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.262 ; gain = 17.008
run all
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
---------------------------
Simulator: Detected error at                  185 ns
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu: 000000Xx, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu: 000000Xx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu: 000000Xx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu: 000000Xx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu: 000000Xx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu: 000000Xx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-alu: 000000Xx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu: 000000Xx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
-alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-alu: 000000Xx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-alu: 000000Xx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
-alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu: 000000Xx, xxxxxxxx
alu: 000000Xx, 000000Xx
alu: 000000Xx, 00000000
alu: 00000034, 00000000
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000005, xxxxxxxx
-!!!!!:zzzzzzX0, xxxxxxxx
alu: 000003e0, 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu: 00000000, 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu: 00000000, 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu: xxxxxxxx, xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
ERROR: [VRFC 10-4982] syntax error near '$monitor' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v:16]
ERROR: [VRFC 10-2865] module 'alu_me' ignored due to previous errors [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v:1]
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1166.262 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.262 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1166.262 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:132]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1166.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
alu_me: 00000000
!!!!!:zzzzzzZ0, xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.262 ; gain = 0.000
run all
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
---------------------------
Simulator: Detected error at                  185 ns
alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000040
!!!!!:zzzzzzZ0, xxxxxxxx
alu_me: 00000004
!!!!!:zzzzzzZ4, xxxxxxxx
-alu_me: 00000008
!!!!!:zzzzzzZ8, xxxxxxxx
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, xxxxxxxx
-alu_me: xxxxxxX0
!!!!!:zzzzzzX0, xxxxxxxx
alu_me: 000003e0
!!!!!:zzzzzzZ0, xxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:132]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
!!!!!:zzzzzzZ0, zzzzzzZ0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1196.594 ; gain = 0.000
run all
!!!!!:zzzzzzZ4, zzzzzzZ4
---------------------------
Simulator: Detected error at                  185 ns
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
-!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
-!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
-!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
-!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
-!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
!!!!!:zzzzzzZ4, zzzzzzZ4
-!!!!!:zzzzzzX0, zzzzzzX0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ0, zzzzzzZ0
!!!!!:zzzzzzZ4, zzzzzzZ4
!!!!!:zzzzzzZ8, zzzzzzZ8
!!!!!:zzzzzzXx, zzzzzzXx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:132]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
alu_me: 00000000
!!!!!:zzzzzzZ0, zzzzzzZ0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1196.594 ; gain = 0.000
run all
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
---------------------------
Simulator: Detected error at                  185 ns
alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
!!!!!:zzzzzzZ4, zzzzzzZ4
-alu_me: 00000008
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
!!!!!:zzzzzzXx, zzzzzzXx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:136]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
alu_me: 00000000
!!!!!:zzzzzzZ0, zzzzzzZ0
cpucpu:00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1196.594 ; gain = 0.000
run all
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
---------------------------
Simulator: Detected error at                  185 ns
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
-alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
-alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:136]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
alu_me: 00000000
!!!!!:zzzzzzZ0, zzzzzzZ0
cpucpu:00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 1196.594 ; gain = 0.000
run all
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
---------------------------
Simulator: Detected error at                  185 ns
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
-alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
-alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:136]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 19 16:06:03 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
alu_me: 00000000
!!!!!:zzzzzzZ0, zzzzzzZ0
cpucpu:00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1196.594 ; gain = 0.000
run all
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
---------------------------
Simulator: Detected error at                  185 ns
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
-alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
-alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
-alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
-alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
-alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
-alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
-alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4

alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
 alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzZ4, zzzzzzZ4
 alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzZ8, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzXx, zzzzzzXx
alu_me: 000000Xx
 alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzZ4, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzX0, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzZ0, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzZ0, zzzzzzZ0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:136]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
alu_me: 00000000
!!!!!:zzzzzzzz, zzzzzzZ0
cpucpu:00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1196.594 ; gain = 0.000
run all
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
-alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
-alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
-alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
-alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
-alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
-alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
-alu_me: 000000Xx
alu_me: xxxxxxxx
-alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
-alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
-alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4

alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
 alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
 alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
alu_me: 000000Xx
 alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
Halu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
Ialu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000040
cpucpu:00
!!!!!:zzzzzzzz, zzzzzzZ0
alu_me: 00000004
cpucpu:04
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: 00000008
cpucpu:08
!!!!!:zzzzzzzz, zzzzzzZ8
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:zzzzzzzz, zzzzzzXx
Talu_me: 000000Xx
alu_me: xxxxxxxx
alu_me: 00000034
cpucpu:34
!!!!!:zzzzzzzz, zzzzzzZ4
alu_me: xxxxxxX0
cpucpu:X0
!!!!!:zzzzzzzz, zzzzzzX0
alu_me: 000003e0
cpucpu:20
!!!!!:zzzzzzzz, zzzzzzZ0
 close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
alu_me: 00000000
!!!!!:00000000, 00000000
cpucpu:00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 1196.594 ; gain = 0.000
run all
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
---------------------------
Simulator: Detected error at                  185 ns
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01a2dd24
cpucpu:24
!!!!!:00000024, 00000024
alu_me: fe7fad04
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00110010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 0191dd14
cpucpu:14
!!!!!:00000014, 00000014
alu_me: 0180dd04
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000004
WARNING in tb.soc.data_sram.inst at time               555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
WARNING in tb.soc.data_sram.inst at time               655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 0228a280
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              1305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              1405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              2055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              2155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              2805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              2905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              3555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              3655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              4305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              4405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
-alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              5055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              5155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              5805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
-WARNING in tb.soc.data_sram.inst at time              5905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
-alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              6555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              6655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
-alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              7305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              7405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
-alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              8055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1196.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
alu_me: 00000000
!!!!!:00000000, 00000000
cpucpu:00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1196.594 ; gain = 0.000
run all
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01a2dd24
cpucpu:24
!!!!!:00000024, 00000024
---------------------------
Simulator: Detected error at                  285 ns
alu_me: fe7fad04
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00110010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 0191dd14
cpucpu:14
!!!!!:00000014, 00000014
alu_me: 0180dd04
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000004
WARNING in tb.soc.data_sram.inst at time               555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
WARNING in tb.soc.data_sram.inst at time               655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 0228a280
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              1305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              1405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              2055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              2155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              2805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              2905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              3555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              3655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              4305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              4405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
-alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              5055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              5155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              5805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
-WARNING in tb.soc.data_sram.inst at time              5905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
-alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              6555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              6655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
-alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              7305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              7405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
-alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              8055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              8155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
-alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              8805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
-alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              8905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
-alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time              9555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time              9655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
-alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time             10305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
-WARNING in tb.soc.data_sram.inst at time             10405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
-alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
-WARNING in tb.soc.data_sram.inst at time             11055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time             11155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
-alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
-alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time             11805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time             11905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
-alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
-alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time             12555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time             12655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
-alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
-alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time             13305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
-alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time             13405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004

alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time             14055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time             14155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
 WARNING in tb.soc.data_sram.inst at time             14805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time             14905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
 alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time             15555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
 WARNING in tb.soc.data_sram.inst at time             15655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
Halu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
alu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time             16305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time             16405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
Ialu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
alu_me: 01919820
cpucpu:20
!!!!!:00000020, 00000020
alu_me: fe6e6800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000010
cpucpu:10
!!!!!:00000010, 00000010
alu_me: 01919810
Talu_me: 01919800
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000000
WARNING in tb.soc.data_sram.inst at time             17055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: 000000Xx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000000
cpucpu:00
!!!!!:00000000, 00000000
WARNING in tb.soc.data_sram.inst at time             17155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
alu_me: xxxxxxxx
cpucpu:xx
!!!!!:000000Xx, 000000Xx
alu_me: 00000034
cpucpu:34
!!!!!:00000034, 00000034
alu_me: 00000200
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 0000003e
cpucpu:3e
!!!!!:0000003e, 0000003e
 alu_me: 00000040
cpucpu:00
!!!!!:00000000, 00000000
alu_me: 00000004
cpucpu:04
!!!!!:00000004, 00000004
alu_me: 00000008
cpucpu:08
!!!!!:00000008, 00000008
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1248.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1248.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 1249.715 ; gain = 1.707
run all
---------------------------
Simulator: Detected error at                  285 ns
WARNING in tb.soc.data_sram.inst at time               555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time               655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              1305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              1405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              2055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              2155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              2805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              2905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              3555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              3655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              4305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              4405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time              5055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              5155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              5805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time              5905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time              6555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              6655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time              7305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              7405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time              8055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              8155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time              8805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time              8905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time              9555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time              9655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time             10305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time             10405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
--WARNING in tb.soc.data_sram.inst at time             11055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             11155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
--WARNING in tb.soc.data_sram.inst at time             11805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             11905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
--WARNING in tb.soc.data_sram.inst at time             12555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             12655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
--WARNING in tb.soc.data_sram.inst at time             13305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time             13405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255

WARNING in tb.soc.data_sram.inst at time             14055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             14155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             14805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             14905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             15555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             15655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
HWARNING in tb.soc.data_sram.inst at time             16305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             16405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
ITWARNING in tb.soc.data_sram.inst at time             17055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             17155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 CWARNING in tb.soc.data_sram.inst at time             17805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             17905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
DPWARNING in tb.soc.data_sram.inst at time             18555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             18655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 LWARNING in tb.soc.data_sram.inst at time             19305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
aWARNING in tb.soc.data_sram.inst at time             19405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
b5WARNING in tb.soc.data_sram.inst at time             20055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             20155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
  WARNING in tb.soc.data_sram.inst at time             20805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             20905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
  WARNING in tb.soc.data_sram.inst at time             21555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             21655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255

WARNING in tb.soc.data_sram.inst at time             22305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             22405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
SiWARNING in tb.soc.data_sram.inst at time             23055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             23155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
mWARNING in tb.soc.data_sram.inst at time             23805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
pWARNING in tb.soc.data_sram.inst at time             23905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
lWARNING in tb.soc.data_sram.inst at time             24555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             24655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
e WARNING in tb.soc.data_sram.inst at time             25305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             25405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
CPWARNING in tb.soc.data_sram.inst at time             26055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
UWARNING in tb.soc.data_sram.inst at time             26155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             26805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
DWARNING in tb.soc.data_sram.inst at time             26905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
esWARNING in tb.soc.data_sram.inst at time             27555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             27655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
igWARNING in tb.soc.data_sram.inst at time             28305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             28405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
n
WARNING in tb.soc.data_sram.inst at time             29055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             29155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time             29805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             29905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
--WARNING in tb.soc.data_sram.inst at time             30555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             30655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
--WARNING in tb.soc.data_sram.inst at time             31305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time             31405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time             32055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time             32155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
--WARNING in tb.soc.data_sram.inst at time             32805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             32905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
--WARNING in tb.soc.data_sram.inst at time             33555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             33655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
--WARNING in tb.soc.data_sram.inst at time             34305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             34405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
--WARNING in tb.soc.data_sram.inst at time             35055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time             35155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time             35805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-WARNING in tb.soc.data_sram.inst at time             35905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255

WARNING in tb.soc.data_sram.inst at time             36555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             36655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             37305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             37405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             38055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             38155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             38805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             38905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             39555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             39655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             40305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             40405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             41055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             41155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
ERWARNING in tb.soc.data_sram.inst at time             41805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
RWARNING in tb.soc.data_sram.inst at time             41905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
ORWARNING in tb.soc.data_sram.inst at time             42555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             42655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             43305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             43405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             44055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             44155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             44805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             44905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             45555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             45655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
aWARNING in tb.soc.data_sram.inst at time             46305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
tWARNING in tb.soc.data_sram.inst at time             46405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             47055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             47155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
adWARNING in tb.soc.data_sram.inst at time             47805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             47905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
drWARNING in tb.soc.data_sram.inst at time             48555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             48655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
esWARNING in tb.soc.data_sram.inst at time             49305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             49405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
s WARNING in tb.soc.data_sram.inst at time             50055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             50155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
0xWARNING in tb.soc.data_sram.inst at time             50805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             50905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             51555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             51655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             52305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             52405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
0WARNING in tb.soc.data_sram.inst at time             53055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             53155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00WARNING in tb.soc.data_sram.inst at time             53805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             53905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00WARNING in tb.soc.data_sram.inst at time             54555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             54655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00WARNING in tb.soc.data_sram.inst at time             55305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             55405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
8WARNING in tb.soc.data_sram.inst at time             56055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             56155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
:WARNING in tb.soc.data_sram.inst at time             56805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255

WARNING in tb.soc.data_sram.inst at time             56905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             57555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             57655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             58305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             58405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             59055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             59155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             59805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             59905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00WARNING in tb.soc.data_sram.inst at time             60555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             60655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
2WARNING in tb.soc.data_sram.inst at time             61305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
2WARNING in tb.soc.data_sram.inst at time             61405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
1WARNING in tb.soc.data_sram.inst at time             62055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
8WARNING in tb.soc.data_sram.inst at time             62155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
2WARNING in tb.soc.data_sram.inst at time             62805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
0WARNING in tb.soc.data_sram.inst at time             62905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             63555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             63655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             64305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             64405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             65055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             65155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             65805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             65905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
aWARNING in tb.soc.data_sram.inst at time             66555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             66655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
dWARNING in tb.soc.data_sram.inst at time             67305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             67405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
dWARNING in tb.soc.data_sram.inst at time             68055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             68155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             68805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
rWARNING in tb.soc.data_sram.inst at time             68905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             69555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             69655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             70305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             70405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             71055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             71155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
3WARNING in tb.soc.data_sram.inst at time             71805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             71905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
,WARNING in tb.soc.data_sram.inst at time             72555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             72655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 rWARNING in tb.soc.data_sram.inst at time             73305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             73405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             74055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             74155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
1WARNING in tb.soc.data_sram.inst at time             74805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             74905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
,WARNING in tb.soc.data_sram.inst at time             75555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             75655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             76305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             76405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
rWARNING in tb.soc.data_sram.inst at time             77055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             77155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             77805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             77905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
2WARNING in tb.soc.data_sram.inst at time             78555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             78655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255

WARNING in tb.soc.data_sram.inst at time             79305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             79405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             80055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             80155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             80805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             80905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
TWARNING in tb.soc.data_sram.inst at time             81555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             81655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
hWARNING in tb.soc.data_sram.inst at time             82305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             82405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
isWARNING in tb.soc.data_sram.inst at time             83055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             83155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 iWARNING in tb.soc.data_sram.inst at time             83805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             83905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
nsWARNING in tb.soc.data_sram.inst at time             84555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             84655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
trWARNING in tb.soc.data_sram.inst at time             85305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             85405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
uWARNING in tb.soc.data_sram.inst at time             86055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cWARNING in tb.soc.data_sram.inst at time             86155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
tWARNING in tb.soc.data_sram.inst at time             86805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
iWARNING in tb.soc.data_sram.inst at time             86905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
oWARNING in tb.soc.data_sram.inst at time             87555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             87655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
n WARNING in tb.soc.data_sram.inst at time             88305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             88405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
shWARNING in tb.soc.data_sram.inst at time             89055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             89155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
ouWARNING in tb.soc.data_sram.inst at time             89805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             89905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
ldWARNING in tb.soc.data_sram.inst at time             90555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             90655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 wWARNING in tb.soc.data_sram.inst at time             91305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             91405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
riWARNING in tb.soc.data_sram.inst at time             92055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             92155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
teWARNING in tb.soc.data_sram.inst at time             92805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             92905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time             93555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
0WARNING in tb.soc.data_sram.inst at time             93655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
xWARNING in tb.soc.data_sram.inst at time             94305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             94405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
0WARNING in tb.soc.data_sram.inst at time             95055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             95155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
1WARNING in tb.soc.data_sram.inst at time             95805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             95905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
a2WARNING in tb.soc.data_sram.inst at time             96555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             96655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
dWARNING in tb.soc.data_sram.inst at time             97305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
dWARNING in tb.soc.data_sram.inst at time             97405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
2WARNING in tb.soc.data_sram.inst at time             98055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             98155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
4WARNING in tb.soc.data_sram.inst at time             98805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             98905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 iWARNING in tb.soc.data_sram.inst at time             99555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time             99655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
nWARNING in tb.soc.data_sram.inst at time            100305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
tWARNING in tb.soc.data_sram.inst at time            100405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
oWARNING in tb.soc.data_sram.inst at time            101055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time            101155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
rWARNING in tb.soc.data_sram.inst at time            101805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            101905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            102555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            102655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
3WARNING in tb.soc.data_sram.inst at time            103305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            103405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
,WARNING in tb.soc.data_sram.inst at time            104055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            104155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 bWARNING in tb.soc.data_sram.inst at time            104805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            104905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
uWARNING in tb.soc.data_sram.inst at time            105555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
tWARNING in tb.soc.data_sram.inst at time            105655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time            106305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
yWARNING in tb.soc.data_sram.inst at time            106405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
oWARNING in tb.soc.data_sram.inst at time            107055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
uWARNING in tb.soc.data_sram.inst at time            107155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time            107805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            107905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
wrWARNING in tb.soc.data_sram.inst at time            108555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            108655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
itWARNING in tb.soc.data_sram.inst at time            109305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            109405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
e WARNING in tb.soc.data_sram.inst at time            110055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            110155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
0WARNING in tb.soc.data_sram.inst at time            110805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
xWARNING in tb.soc.data_sram.inst at time            110905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            111555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            111655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
0WARNING in tb.soc.data_sram.inst at time            112305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            112405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
0WARNING in tb.soc.data_sram.inst at time            113055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
0WARNING in tb.soc.data_sram.inst at time            113155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
0WARNING in tb.soc.data_sram.inst at time            113805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            113905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00WARNING in tb.soc.data_sram.inst at time            114555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            114655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
24WARNING in tb.soc.data_sram.inst at time            115305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            115405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 WARNING in tb.soc.data_sram.inst at time            116055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            116155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
inWARNING in tb.soc.data_sram.inst at time            116805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            116905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
toWARNING in tb.soc.data_sram.inst at time            117555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            117655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
 rWARNING in tb.soc.data_sram.inst at time            118305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            118405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            119055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
WARNING in tb.soc.data_sram.inst at time            119155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
3run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1249.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1462.082 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1462.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xxxxxxxx, xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1469.891 ; gain = 7.809
run all
00000000, 00000004
00000000, 00000008
00114514, 01919810
---------------------------
Simulator: Detected error at                  285 ns
00000004, 00114514
xxxxxxxx, xxxxxxxx
WARNING in tb.soc.data_sram.inst at time               555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000004, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time               655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00114514
0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              1305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000000, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              1405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              2055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000000, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              2155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              2805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000000, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              2905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              3555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000000, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              3655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              4305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000000, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              4405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
-00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              5055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000000, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              5155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              5805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000000, 000000Xx
000000Xx, 00000000
-WARNING in tb.soc.data_sram.inst at time              5905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
-00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              6555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000000, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              6655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
-00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              7305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000000, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              7405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
0000003e, 00000000
00000000, 00000040
00000000, 00000004
-00000000, 00000008
00000010, 01919810
00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              8055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000000, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              8155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
-0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
00000000, 00000010
000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              8805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-00000000, 000000Xx
000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              8905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000034, 00000000
00000005, 00000010
0000003e, 00000000
00000000, 00000040
00000000, 00000004
00000000, 00000008
00000010, 01919810
-close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1477.344 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:128]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1477.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
cu: xxxxxxxx, xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1477.344 ; gain = 0.000
run all
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00114514, 01919810
---------------------------
Simulator: Detected error at                  285 ns
cu: 00000004, 00114514
cu: xxxxxxxx, xxxxxxxx
WARNING in tb.soc.data_sram.inst at time               555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000004, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time               655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00114514
cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00000010, 01919810
cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              1305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              1405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00000010
cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00000010, 01919810
cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              2055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              2155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00000010
cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00000010, 01919810
cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              2805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              2905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00000010
cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00000010, 01919810
cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              3555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              3655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00000010
cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00000010, 01919810
cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              4305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              4405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00000010
cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00000010, 01919810
-cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              5055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              5155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00000010
cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00000010, 01919810
cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              5805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
-WARNING in tb.soc.data_sram.inst at time              5905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00000010
cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00000010, 01919810
-cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              6555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              6655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00000010
cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00000010, 01919810
-cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              7305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              7405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00000010
cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
-cu: 00000000, 00000008
cu: 00000010, 01919810
cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              8055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              8155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
cu: 00000034, 00000000
cu: 00000005, 00000010
-cu: 0000003e, 00000000
cu: 00000000, 00000040
cu: 00000000, 00000004
cu: 00000000, 00000008
cu: 00000010, 01919810
cu: 00000000, 00000010
cu: 000000Xx, 000000Xx
WARNING in tb.soc.data_sram.inst at time              8805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
-cu: 00000000, 000000Xx
cu: 000000Xx, 00000000
WARNING in tb.soc.data_sram.inst at time              8905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1478.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'alu_result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:131]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1478.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xxxxxxxx: xxxxxxxx, xxxxxxxx, 00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1478.965 ; gain = 0.000
run all
00000000: xxxxxxxx, xxxxxxxx, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00114514, 01919810, 08
00000008: 00114514, 01919810, 24
---------------------------
Simulator: Detected error at                  285 ns
0000000c: 00114514, 01919810, 24
0000000c: 00114514, 01919810, 04
00000010: 00114514, 01919810, 04
00000010: 00114514, 01919810, 10
00000014: 00114514, 01919810, 10
00000014: 00114514, 01919810, 14
00000018: 00114514, 01919810, 14
00000018: 00114514, 01919810, 04
0000001c: 00114514, 01919810, 04
0000001c: 00000004, 00114514, 04
00000020: 00000004, 00114514, 04
00000020: xxxxxxxx, xxxxxxxx, 04
WARNING in tb.soc.data_sram.inst at time               555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: xxxxxxxx, xxxxxxxx, xx
00000024: xxxxxxxx, xxxxxxxx, xx
00000024: 00000004, 000000Xx, xx
00000024: 00000004, 000000Xx, 04
00000028: 00000004, 000000Xx, 04
00000028: 000000Xx, 00000000, 04
WARNING in tb.soc.data_sram.inst at time               655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00114514, 34
00000034: 00000005, 00114514, 00
00000038: 00000005, 00114514, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00000010, 01919810, 08
00000008: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 00
00000010: 00000010, 01919810, 00
00000010: 00000010, 01919810, 10
00000014: 00000010, 01919810, 10
00000018: 00000010, 01919810, 10
00000018: 00000010, 01919810, 00
0000001c: 00000010, 01919810, 00
0000001c: 00000000, 00000010, 00
00000020: 00000000, 00000010, 00
00000020: 000000Xx, 000000Xx, 00
WARNING in tb.soc.data_sram.inst at time              1305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: 000000Xx, 000000Xx, xx
00000024: 000000Xx, 000000Xx, xx
00000024: 00000000, 000000Xx, xx
00000024: 00000000, 000000Xx, 00
00000028: 00000000, 000000Xx, 00
00000028: 000000Xx, 00000000, 00
WARNING in tb.soc.data_sram.inst at time              1405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00000010, 34
00000034: 00000005, 00000010, 00
00000038: 00000005, 00000010, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00000010, 01919810, 08
00000008: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 00
00000010: 00000010, 01919810, 00
00000010: 00000010, 01919810, 10
00000014: 00000010, 01919810, 10
00000018: 00000010, 01919810, 10
00000018: 00000010, 01919810, 00
0000001c: 00000010, 01919810, 00
0000001c: 00000000, 00000010, 00
00000020: 00000000, 00000010, 00
00000020: 000000Xx, 000000Xx, 00
WARNING in tb.soc.data_sram.inst at time              2055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: 000000Xx, 000000Xx, xx
00000024: 000000Xx, 000000Xx, xx
00000024: 00000000, 000000Xx, xx
00000024: 00000000, 000000Xx, 00
00000028: 00000000, 000000Xx, 00
00000028: 000000Xx, 00000000, 00
WARNING in tb.soc.data_sram.inst at time              2155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00000010, 34
00000034: 00000005, 00000010, 00
00000038: 00000005, 00000010, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00000010, 01919810, 08
00000008: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 00
00000010: 00000010, 01919810, 00
00000010: 00000010, 01919810, 10
00000014: 00000010, 01919810, 10
00000018: 00000010, 01919810, 10
00000018: 00000010, 01919810, 00
0000001c: 00000010, 01919810, 00
0000001c: 00000000, 00000010, 00
00000020: 00000000, 00000010, 00
00000020: 000000Xx, 000000Xx, 00
WARNING in tb.soc.data_sram.inst at time              2805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: 000000Xx, 000000Xx, xx
00000024: 000000Xx, 000000Xx, xx
00000024: 00000000, 000000Xx, xx
00000024: 00000000, 000000Xx, 00
00000028: 00000000, 000000Xx, 00
00000028: 000000Xx, 00000000, 00
WARNING in tb.soc.data_sram.inst at time              2905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00000010, 34
00000034: 00000005, 00000010, 00
00000038: 00000005, 00000010, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00000010, 01919810, 08
00000008: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 00
00000010: 00000010, 01919810, 00
00000010: 00000010, 01919810, 10
00000014: 00000010, 01919810, 10
00000018: 00000010, 01919810, 10
00000018: 00000010, 01919810, 00
0000001c: 00000010, 01919810, 00
0000001c: 00000000, 00000010, 00
00000020: 00000000, 00000010, 00
00000020: 000000Xx, 000000Xx, 00
WARNING in tb.soc.data_sram.inst at time              3555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: 000000Xx, 000000Xx, xx
00000024: 000000Xx, 000000Xx, xx
00000024: 00000000, 000000Xx, xx
00000024: 00000000, 000000Xx, 00
00000028: 00000000, 000000Xx, 00
00000028: 000000Xx, 00000000, 00
WARNING in tb.soc.data_sram.inst at time              3655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00000010, 34
00000034: 00000005, 00000010, 00
00000038: 00000005, 00000010, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00000010, 01919810, 08
00000008: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 00
00000010: 00000010, 01919810, 00
00000010: 00000010, 01919810, 10
00000014: 00000010, 01919810, 10
00000018: 00000010, 01919810, 10
00000018: 00000010, 01919810, 00
0000001c: 00000010, 01919810, 00
0000001c: 00000000, 00000010, 00
00000020: 00000000, 00000010, 00
00000020: 000000Xx, 000000Xx, 00
WARNING in tb.soc.data_sram.inst at time              4305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: 000000Xx, 000000Xx, xx
00000024: 000000Xx, 000000Xx, xx
00000024: 00000000, 000000Xx, xx
00000024: 00000000, 000000Xx, 00
00000028: 00000000, 000000Xx, 00
00000028: 000000Xx, 00000000, 00
WARNING in tb.soc.data_sram.inst at time              4405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00000010, 34
00000034: 00000005, 00000010, 00
00000038: 00000005, 00000010, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00000010, 01919810, 08
00000008: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 00
00000010: 00000010, 01919810, 00
-00000010: 00000010, 01919810, 10
00000014: 00000010, 01919810, 10
00000018: 00000010, 01919810, 10
00000018: 00000010, 01919810, 00
0000001c: 00000010, 01919810, 00
0000001c: 00000000, 00000010, 00
00000020: 00000000, 00000010, 00
00000020: 000000Xx, 000000Xx, 00
WARNING in tb.soc.data_sram.inst at time              5055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: 000000Xx, 000000Xx, xx
00000024: 000000Xx, 000000Xx, xx
00000024: 00000000, 000000Xx, xx
00000024: 00000000, 000000Xx, 00
00000028: 00000000, 000000Xx, 00
00000028: 000000Xx, 00000000, 00
WARNING in tb.soc.data_sram.inst at time              5155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00000010, 34
00000034: 00000005, 00000010, 00
00000038: 00000005, 00000010, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00000010, 01919810, 08
00000008: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 00
00000010: 00000010, 01919810, 00
00000010: 00000010, 01919810, 10
00000014: 00000010, 01919810, 10
00000018: 00000010, 01919810, 10
00000018: 00000010, 01919810, 00
0000001c: 00000010, 01919810, 00
0000001c: 00000000, 00000010, 00
00000020: 00000000, 00000010, 00
00000020: 000000Xx, 000000Xx, 00
WARNING in tb.soc.data_sram.inst at time              5805000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: 000000Xx, 000000Xx, xx
00000024: 000000Xx, 000000Xx, xx
00000024: 00000000, 000000Xx, xx
00000024: 00000000, 000000Xx, 00
00000028: 00000000, 000000Xx, 00
00000028: 000000Xx, 00000000, 00
-WARNING in tb.soc.data_sram.inst at time              5905000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00000010, 34
00000034: 00000005, 00000010, 00
00000038: 00000005, 00000010, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00000010, 01919810, 08
00000008: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 00
00000010: 00000010, 01919810, 00
00000010: 00000010, 01919810, 10
00000014: 00000010, 01919810, 10
00000018: 00000010, 01919810, 10
00000018: 00000010, 01919810, 00
-0000001c: 00000010, 01919810, 00
0000001c: 00000000, 00000010, 00
00000020: 00000000, 00000010, 00
00000020: 000000Xx, 000000Xx, 00
WARNING in tb.soc.data_sram.inst at time              6555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: 000000Xx, 000000Xx, xx
00000024: 000000Xx, 000000Xx, xx
00000024: 00000000, 000000Xx, xx
00000024: 00000000, 000000Xx, 00
00000028: 00000000, 000000Xx, 00
00000028: 000000Xx, 00000000, 00
WARNING in tb.soc.data_sram.inst at time              6655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00000010, 34
00000034: 00000005, 00000010, 00
00000038: 00000005, 00000010, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00000010, 01919810, 08
00000008: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 00
-00000010: 00000010, 01919810, 00
00000010: 00000010, 01919810, 10
00000014: 00000010, 01919810, 10
00000018: 00000010, 01919810, 10
00000018: 00000010, 01919810, 00
0000001c: 00000010, 01919810, 00
0000001c: 00000000, 00000010, 00
00000020: 00000000, 00000010, 00
00000020: 000000Xx, 000000Xx, 00
WARNING in tb.soc.data_sram.inst at time              7305000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: 000000Xx, 000000Xx, xx
00000024: 000000Xx, 000000Xx, xx
00000024: 00000000, 000000Xx, xx
00000024: 00000000, 000000Xx, 00
00000028: 00000000, 000000Xx, 00
00000028: 000000Xx, 00000000, 00
WARNING in tb.soc.data_sram.inst at time              7405000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00000010, 34
00000034: 00000005, 00000010, 00
00000038: 00000005, 00000010, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
-00000004: 00000000, 00000004, 04
00000004: 00000000, 00000008, 04
00000004: 00000000, 00000008, 08
00000008: 00000000, 00000008, 08
00000008: 00000010, 01919810, 08
00000008: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 20
0000000c: 00000010, 01919810, 00
00000010: 00000010, 01919810, 00
00000010: 00000010, 01919810, 10
00000014: 00000010, 01919810, 10
00000018: 00000010, 01919810, 10
00000018: 00000010, 01919810, 00
0000001c: 00000010, 01919810, 00
0000001c: 00000000, 00000010, 00
00000020: 00000000, 00000010, 00
00000020: 000000Xx, 000000Xx, 00
WARNING in tb.soc.data_sram.inst at time              8055000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: 000000Xx, 000000Xx, xx
00000024: 000000Xx, 000000Xx, xx
00000024: 00000000, 000000Xx, xx
00000024: 00000000, 000000Xx, 00
00000028: 00000000, 000000Xx, 00
00000028: 000000Xx, 00000000, 00
WARNING in tb.soc.data_sram.inst at time              8155000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: 000000Xx, 00000000, xx
0000002c: 000000Xx, 00000000, xx
0000002c: 00000034, 00000000, xx
0000002c: 00000034, 00000000, 34
00000034: 00000034, 00000000, 34
00000034: 00000005, 00000010, 34
-00000034: 00000005, 00000010, 00
00000038: 00000005, 00000010, 00
00000038: 0000003e, 00000000, 00
00000038: 0000003e, 00000000, 3e
0000003c: 0000003e, 00000000, 3e
0000003c: 00000000, 00000040, 3e
0000003c: 00000000, 00000040, 00
00000000: 00000000, 00000040, 00
00000000: 00000000, 00000004, 00
00000000: 00000000, 00000004, 04
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1478.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1478.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xxxxxxxx: xxxxxxxx, xxxxxxxx, 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1478.965 ; gain = 0.000
run all
00000000: xxxxxxxx, xxxxxxxx, 00000000
00000000: 00000000, 00000004, 00000000
00000000: 00000000, 00000004, 00000004
00000004: 00000000, 00000004, 00000004
00000004: 00000000, 00000008, 00000004
00000004: 00000000, 00000008, 00000008
00000008: 00000000, 00000008, 00000008
00000008: 00114514, 01919810, 00000008
00000008: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0180dd04
0000001c: 00114514, 01919810, 0180dd04
0000001c: 0180dd04, 00114514, 0180dd04
---------------------------
Simulator: Detected error at                  535 ns
00000020: 0180dd04, 00114514, 0180dd04
00000020: xxxxxxxx, xxxxxxxx, 0180dd04
WARNING in tb.soc.data_sram.inst at time               555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: xxxxxxxx, xxxxxxxx, xxxxxxxx
00000024: xxxxxxxx, xxxxxxxx, xxxxxxxx
00000024: 0180dd04, xxxxxxxx, xxxxxxxx
00000024: 0180dd04, xxxxxxxx, 0180dd04
00000028: 0180dd04, xxxxxxxx, 0180dd04
00000028: xxxxxxxx, 00000000, 0180dd04
WARNING in tb.soc.data_sram.inst at time               655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: xxxxxxxx, 00000000, xxxxxxxx
0000002c: xxxxxxxx, 00000000, xxxxxxxx
0000002c: 00000034, 00000000, xxxxxxxx
0000002c: 00000034, 00000000, 00000034
00000034: 00000034, 00000000, 00000034
00000034: 00000005, 00114514, 00000034
00000034: 00000005, 00114514, 0228a280
00000038: 00000005, 00114514, 0228a280
00000038: 0000003e, 00000000, 0228a280
00000038: 0000003e, 00000000, 0000003e
0000003c: 0000003e, 00000000, 0000003e
0000003c: 00000000, 00000040, 0000003e
0000003c: 00000000, 00000040, 00000040
00000040: 00000000, 00000040, 00000040
00000040: 00000000, 01919810, 00000040
00000040: 00000000, 01919810, 01919810
00000044: 00000000, 01919810, 01919810
00000044: 00000004, 00000048, 01919810
00000044: 00000004, 00000048, 0000004c
0000004c: 00000004, 00000048, 0000004c
0000004c: 00000000, 00000000, 0000004c
0000004c: 00000000, 00000000, 00000000
00000050: 00000000, 00000000, 00000000
00000050: 000003e0, 00000000, 00000000
00000050: 000003e0, 00000000, 000003e0
00000054: 000003e0, 00000000, 000003e0
00000054: 000000d9, 00000000, 000003e0
00000054: 000000d9, 00000000, 000000d9
00000058: 000000d9, 00000000, 000000d9
00000058: 00114514, 01919810, 000000d9
00000058: 00114514, 01919810, 00110010
0000005c: 00114514, 01919810, 00110010
0000005c: 00114514, 00114514, 00110010
0000005c: 00114514, 00114514, 00000000
00000060: 00114514, 00114514, 00000000
00000060: 00000060, 00000000, 00000000
00000060: 00000060, 00000000, 00000060
------close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1478.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1478.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xxxxxxxx: xxxxxxxx, xxxxxxxx, 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 1489.125 ; gain = 10.160
run all
00000000: xxxxxxxx, xxxxxxxx, 00000000
00000000: 00000000, 00000004, 00000000
00000000: 00000000, 00000004, 00000004
00000004: 00000000, 00000004, 00000004
00000004: 00000000, 00000008, 00000004
00000004: 00000000, 00000008, 00000008
00000008: 00000000, 00000008, 00000008
00000008: 00114514, 01919810, 00000008
00000008: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0180dd04
0000001c: 00114514, 01919810, 0180dd04
0000001c: 0180dd04, 00114514, 0180dd04
00000020: 0180dd04, 00114514, 0180dd04
00000020: xxxxxxxx, xxxxxxxx, 0180dd04
WARNING in tb.soc.data_sram.inst at time               555000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000020: xxxxxxxx, xxxxxxxx, xxxxxxxx
00000024: xxxxxxxx, xxxxxxxx, xxxxxxxx
00000024: 0191dd14, xxxxxxxx, xxxxxxxx
00000024: 0191dd14, xxxxxxxx, 0191dd14
00000028: 0191dd14, xxxxxxxx, 0191dd14
00000028: xxxxxxxx, 00000000, 0191dd14
WARNING in tb.soc.data_sram.inst at time               655000 ns: 
Reading from out-of-range address. Max address in tb.soc.data_sram.inst is         255
00000028: xxxxxxxx, 00000000, xxxxxxxx
0000002c: xxxxxxxx, 00000000, xxxxxxxx
0000002c: 00000034, 00000000, xxxxxxxx
0000002c: 00000034, 00000000, 00000034
00000034: 00000034, 00000000, 00000034
00000034: 00000005, 00114514, 00000034
00000034: 00000005, 00114514, 0228a280
00000038: 00000005, 00114514, 0228a280
00000038: 0000003e, 00000000, 0228a280
00000038: 0000003e, 00000000, 0000003e
0000003c: 0000003e, 00000000, 0000003e
0000003c: 00000000, 00000040, 0000003e
0000003c: 00000000, 00000040, 00000040
00000040: 00000000, 00000040, 00000040
00000040: 00000000, 01919810, 00000040
00000040: 00000000, 01919810, 01919810
00000044: 00000000, 01919810, 01919810
00000044: 00000004, 00000048, 01919810
00000044: 00000004, 00000048, 0000004c
0000004c: 00000004, 00000048, 0000004c
0000004c: 00000000, 00000000, 0000004c
0000004c: 00000000, 00000000, 00000000
00000050: 00000000, 00000000, 00000000
00000050: 000003e0, 00000000, 00000000
00000050: 000003e0, 00000000, 000003e0
00000054: 000003e0, 00000000, 000003e0
00000054: 000000d9, 00000000, 000003e0
00000054: 000000d9, 00000000, 000000d9
00000058: 000000d9, 00000000, 000000d9
00000058: 00114514, 01919810, 000000d9
00000058: 00114514, 01919810, 00110010
0000005c: 00114514, 01919810, 00110010
0000005c: 00114514, 00114514, 00110010
0000005c: 00114514, 00114514, 00000000
00000060: 00114514, 00114514, 00000000
00000060: 00000060, 00000000, 00000000
00000060: 00000060, 00000000, 00000060
-----close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1489.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xxxxxxxx: xxxxxxxx, xxxxxxxx, 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1489.125 ; gain = 0.000
run all
00000000: xxxxxxxx, xxxxxxxx, 00000000
00000000: 00000000, 00000004, 00000000
00000000: 00000000, 00000004, 00000004
00000004: 00000000, 00000004, 00000004
00000004: 00000000, 00000008, 00000004
00000004: 00000000, 00000008, 00000008
00000008: 00000000, 00000008, 00000008
00000008: 00114514, 01919810, 00000008
00000008: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0180dd04
0000001c: 00114514, 01919810, 0180dd04
0000001c: 0180dd04, 00114514, 0180dd04
00000020: 0180dd04, 00114514, 0180dd04
00000020: 00000000, 00000000, 0180dd04
00000020: 00000000, 00000000, 00000000
00000024: 00000000, 00000000, 00000000
00000024: 0191dd14, 00000000, 00000000
00000024: 0191dd14, 00000000, 0191dd14
00000028: 0191dd14, 00000000, 0191dd14
00000028: 00000000, 00000000, 0191dd14
00000028: 00000000, 00000000, 00000000
0000002c: 00000000, 00000000, 00000000
0000002c: 00000034, 00000000, 00000000
0000002c: 00000034, 00000000, 00000034
00000034: 00000034, 00000000, 00000034
00000034: 00000005, 00114514, 00000034
00000034: 00000005, 00114514, 0228a280
00000038: 00000005, 00114514, 0228a280
00000038: 0000003e, 00000000, 0228a280
00000038: 0000003e, 00000000, 0000003e
0000003c: 0000003e, 00000000, 0000003e
0000003c: 00000000, 00000040, 0000003e
0000003c: 00000000, 00000040, 00000040
00000040: 00000000, 00000040, 00000040
00000040: 00000000, 01919810, 00000040
00000040: 00000000, 01919810, 01919810
00000044: 00000000, 01919810, 01919810
00000044: 00000004, 00000048, 01919810
00000044: 00000004, 00000048, 0000004c
0000004c: 00000004, 00000048, 0000004c
0000004c: 00000000, 00000000, 0000004c
0000004c: 00000000, 00000000, 00000000
00000050: 00000000, 00000000, 00000000
00000050: 000003e0, 00000000, 00000000
00000050: 000003e0, 00000000, 000003e0
00000054: 000003e0, 00000000, 000003e0
00000054: 000000d9, 00000000, 000003e0
00000054: 000000d9, 00000000, 000000d9
00000058: 000000d9, 00000000, 000000d9
00000058: 00114514, 01919810, 000000d9
00000058: 00114514, 01919810, 00110010
---------------------------
Simulator: Detected error at                 1185 ns
0000005c: 00114514, 01919810, 00110010
0000005c: 00114514, 00114514, 00110010
0000005c: 00114514, 00114514, 00000000
00000060: 00114514, 00114514, 00000000
00000060: 00000060, 00000000, 00000000
00000060: 00000060, 00000000, 00000060
-------close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1531.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xxxxxxxx: xxxxxxxx, xxxxxxxx, 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1531.090 ; gain = 0.000
run all
00000000: xxxxxxxx, xxxxxxxx, 00000000
00000000: 00000000, 00000004, 00000000
00000000: 00000000, 00000004, 00000004
00000004: 00000000, 00000004, 00000004
00000004: 00000000, 00000008, 00000004
00000004: 00000000, 00000008, 00000008
00000008: 00000000, 00000008, 00000008
00000008: 00114514, 01919810, 00000008
00000008: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0180dd04
0000001c: 00114514, 01919810, 0180dd04
0000001c: 0180dd04, 00114514, 0180dd04
00000020: 0180dd04, 00114514, 0180dd04
00000020: 00000000, 00000000, 0180dd04
00000020: 00000000, 00000000, 00000000
00000024: 00000000, 00000000, 00000000
00000024: 0191dd14, 00000000, 00000000
00000024: 0191dd14, 00000000, 0191dd14
00000028: 0191dd14, 00000000, 0191dd14
00000028: 00000000, 00000000, 0191dd14
00000028: 00000000, 00000000, 00000000
0000002c: 00000000, 00000000, 00000000
0000002c: 00000034, 00000000, 00000000
0000002c: 00000034, 00000000, 00000034
00000034: 00000034, 00000000, 00000034
00000034: 00000005, 00114514, 00000034
00000034: 00000005, 00114514, 0228a280
00000038: 00000005, 00114514, 0228a280
00000038: 0000003e, 00000000, 0228a280
00000038: 0000003e, 00000000, 0000003e
0000003c: 0000003e, 00000000, 0000003e
0000003c: 00000000, 00000040, 0000003e
0000003c: 00000000, 00000040, 00000040
00000040: 00000000, 00000040, 00000040
00000040: 00000000, 01919810, 00000040
00000040: 00000000, 01919810, 01919810
00000044: 00000000, 01919810, 01919810
00000044: 00000004, 00000048, 01919810
00000044: 00000004, 00000048, 0000004c
0000004c: 00000004, 00000048, 0000004c
0000004c: 00000000, 00000000, 0000004c
0000004c: 00000000, 00000000, 00000000
00000050: 00000000, 00000000, 00000000
00000050: 000003e0, 00000000, 00000000
00000050: 000003e0, 00000000, 000003e0
00000054: 000003e0, 00000000, 000003e0
00000054: 000000d9, 00000000, 000003e0
00000054: 000000d9, 00000000, 000000d9
00000058: 000000d9, 00000000, 000000d9
00000058: 00114514, 01919810, 000000d9
00000058: 00114514, 01919810, 00110010
0000005c: 00114514, 01919810, 00110010
0000005c: 00114514, 00114514, 00110010
0000005c: 00114514, 00114514, 00000000
00000060: 00114514, 00114514, 00000000
00000060: 00000060, 00000000, 00000000
00000060: 00000060, 00000000, 00000060
--------relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.090 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 1531.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 1531.090 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xxxxxxxx: xxxxxxxx, xxxxxxxx, 00000000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1531.090 ; gain = 0.000
run all
00000000: xxxxxxxx, xxxxxxxx, 00000000
00000000: 00000000, 00000004, 00000000
00000000: 00000000, 00000004, 00000004
00000004: 00000000, 00000004, 00000004
00000004: 00000000, 00000008, 00000004
00000004: 00000000, 00000008, 00000008
00000008: 00000000, 00000008, 00000008
00000008: 00114514, 01919810, 00000008
00000008: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0180dd04
0000001c: 00114514, 01919810, 0180dd04
0000001c: 0180dd04, 00114514, 0180dd04
00000020: 0180dd04, 00114514, 0180dd04
00000020: 00000000, 00000000, 0180dd04
00000020: 00000000, 00000000, 00000000
00000024: 00000000, 00000000, 00000000
00000024: 0191dd14, 00000000, 00000000
00000024: 0191dd14, 00000000, 0191dd14
00000028: 0191dd14, 00000000, 0191dd14
00000028: 00000000, 00000000, 0191dd14
00000028: 00000000, 00000000, 00000000
0000002c: 00000000, 00000000, 00000000
0000002c: 00000034, 00000000, 00000000
0000002c: 00000034, 00000000, 00000034
00000034: 00000034, 00000000, 00000034
00000034: 00000005, 00114514, 00000034
00000034: 00000005, 00114514, 0228a280
00000038: 00000005, 00114514, 0228a280
00000038: 0000003e, 00000000, 0228a280
00000038: 0000003e, 00000000, 0000003e
0000003c: 0000003e, 00000000, 0000003e
0000003c: 00000000, 00000040, 0000003e
0000003c: 00000000, 00000040, 00000040
00000040: 00000000, 00000040, 00000040
00000040: 00000000, 01919810, 00000040
00000040: 00000000, 01919810, 01919810
00000044: 00000000, 01919810, 01919810
00000044: 00000004, 00000048, 01919810
00000044: 00000004, 00000048, 0000004c
0000004c: 00000004, 00000048, 0000004c
0000004c: 00000000, 00000000, 0000004c
0000004c: 00000000, 00000000, 00000000
00000050: 00000000, 00000000, 00000000
00000050: 000003e0, 00000000, 00000000
00000050: 000003e0, 00000000, 000003e0
00000054: 000003e0, 00000000, 000003e0
00000054: 000000d9, 00000000, 000003e0
00000054: 000000d9, 00000000, 000000d9
00000058: 000000d9, 00000000, 000000d9
00000058: 00114514, 01919810, 000000d9
00000058: 00114514, 01919810, 00110010
0000005c: 00114514, 01919810, 00110010
0000005c: 00114514, 00114514, 00110010
0000005c: 00114514, 00114514, 00000000
00000060: 00114514, 00114514, 00000000
00000060: 00000060, 00000000, 00000000
00000060: 00000060, 00000000, 00000060
-------------------
   HIT CDP Lab5    
Simple CPU Design
-------------------
CORRECT! You have done well!
-------------------
$finish called at time : 56985 ns : File "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" Line 87
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/alu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cpu.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/cu_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/decoder_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/dmem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/imem_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/pc_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/reg_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/imports/source/state_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateControl_me
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1531.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_data_ram
Compiling module xil_defaultlib.stateControl_me
Compiling module xil_defaultlib.programCounter_me
Compiling module xil_defaultlib.instructionMemory_me
Compiling module xil_defaultlib.decoder_me
Compiling module xil_defaultlib.cu_me
Compiling module xil_defaultlib.alu_me
Compiling module xil_defaultlib.dataMemory_me
Compiling module xil_defaultlib.regfile_me
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.cpu_ans_rom
Compiling module xil_defaultlib.cpu_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1531.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rain/Desktop/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xxxxxxxx: xxxxxxxx, xxxxxxxx, 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1531.090 ; gain = 0.000
run all
00000000: xxxxxxxx, xxxxxxxx, 00000000
00000000: 00000000, 00000004, 00000000
00000000: 00000000, 00000004, 00000004
00000004: 00000000, 00000004, 00000004
00000004: 00000000, 00000008, 00000004
00000004: 00000000, 00000008, 00000008
00000008: 00000000, 00000008, 00000008
00000008: 00114514, 01919810, 00000008
00000008: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, 01a2dd24
0000000c: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, fe7fad04
00000010: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 00110010
00000014: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0191dd14
00000018: 00114514, 01919810, 0180dd04
0000001c: 00114514, 01919810, 0180dd04
0000001c: 0180dd04, 00114514, 0180dd04
00000020: 0180dd04, 00114514, 0180dd04
00000020: 00000000, 00000000, 0180dd04
00000020: 00000000, 00000000, 00000000
00000024: 00000000, 00000000, 00000000
00000024: 0191dd14, 00000000, 00000000
00000024: 0191dd14, 00000000, 0191dd14
00000028: 0191dd14, 00000000, 0191dd14
00000028: 00000000, 00000000, 0191dd14
00000028: 00000000, 00000000, 00000000
0000002c: 00000000, 00000000, 00000000
0000002c: 00000034, 00000000, 00000000
0000002c: 00000034, 00000000, 00000034
00000034: 00000034, 00000000, 00000034
00000034: 00000005, 00114514, 00000034
00000034: 00000005, 00114514, 0228a280
00000038: 00000005, 00114514, 0228a280
00000038: 0000003e, 00000000, 0228a280
00000038: 0000003e, 00000000, 0000003e
0000003c: 0000003e, 00000000, 0000003e
0000003c: 00000000, 00000040, 0000003e
0000003c: 00000000, 00000040, 00000040
00000040: 00000000, 00000040, 00000040
00000040: 00000000, 01919810, 00000040
00000040: 00000000, 01919810, 01919810
00000044: 00000000, 01919810, 01919810
00000044: 00000004, 00000048, 01919810
00000044: 00000004, 00000048, 0000004c
0000004c: 00000004, 00000048, 0000004c
0000004c: 00000000, 00000000, 0000004c
0000004c: 00000000, 00000000, 00000000
00000050: 00000000, 00000000, 00000000
00000050: 000003e0, 00000000, 00000000
00000050: 000003e0, 00000000, 000003e0
00000054: 000003e0, 00000000, 000003e0
00000054: 000000d9, 00000000, 000003e0
00000054: 000000d9, 00000000, 000000d9
00000058: 000000d9, 00000000, 000000d9
00000058: 00114514, 01919810, 000000d9
00000058: 00114514, 01919810, 00110010
0000005c: 00114514, 01919810, 00110010
0000005c: 00114514, 00114514, 00110010
0000005c: 00114514, 00114514, 00000000
00000060: 00114514, 00114514, 00000000
00000060: 00000060, 00000000, 00000000
00000060: 00000060, 00000000, 00000060
-------------------
   HIT CDP Lab5    
Simple CPU Design
-------------------
CORRECT! You have done well!
-------------------
$finish called at time : 56985 ns : File "C:/Users/rain/Desktop/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" Line 87
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.090 ; gain = 0.000
