{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663770077383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663770077384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 19:51:17 2022 " "Processing started: Wed Sep 21 19:51:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663770077384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1663770077384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midsem -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off midsem -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1663770077384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1663770077951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1663770077951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "znvlg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file znvlg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZNVLG-Struct " "Found design unit 1: ZNVLG-Struct" {  } { { "ZNVLG.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/ZNVLG.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZNVLG " "Found entity 1: ZNVLG" {  } { { "ZNVLG.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/ZNVLG.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663770092039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092042 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663770092042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FULL_ADDER-Equations " "Found design unit 10: FULL_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""} { "Info" "ISGN_ENTITY_NAME" "9 FULL_ADDER " "Found entity 9: FULL_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663770092045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092048 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663770092048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_4-struct " "Found design unit 1: add_sub_4-struct" {  } { { "add_sub_4.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/add_sub_4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092051 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4 " "Found entity 1: add_sub_4" {  } { { "add_sub_4.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/add_sub_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770092051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663770092051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1663770092109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZNVLG ZNVLG:flag_instance " "Elaborating entity \"ZNVLG\" for hierarchy \"ZNVLG:flag_instance\"" {  } { { "DUT.vhdl" "flag_instance" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663770092129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER ZNVLG:flag_instance\|INVERTER:NOT3 " "Elaborating entity \"INVERTER\" for hierarchy \"ZNVLG:flag_instance\|INVERTER:NOT3\"" {  } { { "ZNVLG.vhdl" "NOT3" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/ZNVLG.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663770092147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4 ZNVLG:flag_instance\|add_sub_4:ADDER1 " "Elaborating entity \"add_sub_4\" for hierarchy \"ZNVLG:flag_instance\|add_sub_4:ADDER1\"" {  } { { "ZNVLG.vhdl" "ADDER1" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/ZNVLG.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663770092163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 ZNVLG:flag_instance\|add_sub_4:ADDER1\|XOR_2:XOR1 " "Elaborating entity \"XOR_2\" for hierarchy \"ZNVLG:flag_instance\|add_sub_4:ADDER1\|XOR_2:XOR1\"" {  } { { "add_sub_4.vhd" "XOR1" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/add_sub_4.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663770092175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER ZNVLG:flag_instance\|add_sub_4:ADDER1\|FULL_ADDER:FA1 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"ZNVLG:flag_instance\|add_sub_4:ADDER1\|FULL_ADDER:FA1\"" {  } { { "add_sub_4.vhd" "FA1" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/add_sub_4.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663770092188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 ZNVLG:flag_instance\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"ZNVLG:flag_instance\|AND_2:AND1\"" {  } { { "ZNVLG.vhdl" "AND1" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/ZNVLG.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663770092206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 ZNVLG:flag_instance\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"ZNVLG:flag_instance\|OR_2:OR1\"" {  } { { "ZNVLG.vhdl" "OR1" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/ZNVLG.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663770092218 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ZNVLG:flag_instance\|NBAR ZNVLG:flag_instance\|AND_2:AND9\|A " "Net \"ZNVLG:flag_instance\|NBAR\", which fans out to \"ZNVLG:flag_instance\|AND_2:AND9\|A\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ZNVLG:flag_instance\|INVERTER:NOT4\|Y " "Net is fed by \"ZNVLG:flag_instance\|INVERTER:NOT4\|Y\"" {  } { { "Gates.vhdl" "Y" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770092306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ZNVLG:flag_instance\|INVERTER:NOT10\|Y " "Net is fed by \"ZNVLG:flag_instance\|INVERTER:NOT10\|Y\"" {  } { { "Gates.vhdl" "Y" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770092306 ""}  } { { "ZNVLG.vhdl" "NBAR" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/ZNVLG.vhdl" 10 -1 0 } } { "Gates.vhdl" "A" { Text "C:/Users/theas/Documents/EE_214_LABS/Midsem/Gates.vhdl" 62 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1663770092306 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663770092479 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 21 19:51:32 2022 " "Processing ended: Wed Sep 21 19:51:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663770092479 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663770092479 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663770092479 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1663770092479 ""}
