{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540151753332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540151753348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 21 15:55:53 2018 " "Processing started: Sun Oct 21 15:55:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540151753348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540151753348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540151753348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540151754122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540151754122 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part1.v 5 5 " "Using design file part1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540151766654 ""} { "Info" "ISGN_ENTITY_NAME" "2 TFF_AND " "Found entity 2: TFF_AND" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540151766654 ""} { "Info" "ISGN_ENTITY_NAME" "3 T_FF " "Found entity 3: T_FF" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540151766654 ""} { "Info" "ISGN_ENTITY_NAME" "4 Display " "Found entity 4: Display" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540151766654 ""} { "Info" "ISGN_ENTITY_NAME" "5 HEX " "Found entity 5: HEX" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540151766654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540151766654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540151766669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFF_AND TFF_AND:Q0 " "Elaborating entity \"TFF_AND\" for hierarchy \"TFF_AND:Q0\"" {  } { { "part1.v" "Q0" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540151766685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FF TFF_AND:Q0\|T_FF:T1 " "Elaborating entity \"T_FF\" for hierarchy \"TFF_AND:Q0\|T_FF:T1\"" {  } { { "part1.v" "T1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540151766701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part1.v(48) " "Verilog HDL assignment warning at part1.v(48): truncated value with size 32 to match size of target (1)" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540151766701 "|part1|TFF_AND:Q0|T_FF:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:D1 " "Elaborating entity \"Display\" for hierarchy \"Display:D1\"" {  } { { "part1.v" "D1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540151766747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX Display:D1\|HEX:H1 " "Elaborating entity \"HEX\" for hierarchy \"Display:D1\|HEX:H1\"" {  } { { "part1.v" "H1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540151766763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540151767669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540151767669 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[0\] " "No output dependent on input pin \"HEX0\[0\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[1\] " "No output dependent on input pin \"HEX0\[1\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[2\] " "No output dependent on input pin \"HEX0\[2\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[3\] " "No output dependent on input pin \"HEX0\[3\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[4\] " "No output dependent on input pin \"HEX0\[4\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[5\] " "No output dependent on input pin \"HEX0\[5\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[6\] " "No output dependent on input pin \"HEX0\[6\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[0\] " "No output dependent on input pin \"HEX1\[0\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[1\] " "No output dependent on input pin \"HEX1\[1\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[2\] " "No output dependent on input pin \"HEX1\[2\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[3\] " "No output dependent on input pin \"HEX1\[3\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[4\] " "No output dependent on input pin \"HEX1\[4\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[5\] " "No output dependent on input pin \"HEX1\[5\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[6\] " "No output dependent on input pin \"HEX1\[6\]\"" {  } { { "part1.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part1/part1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540151767872 "|part1|HEX1[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540151767872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540151767872 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540151767872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540151767872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540151767919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 21 15:56:07 2018 " "Processing ended: Sun Oct 21 15:56:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540151767919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540151767919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540151767919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540151767919 ""}
