// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
// Date        : Tue Dec 06 22:20:14 2016
// Host        : JOHN-HP running 64-bit major release  (build 7600)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/design_1_sim_netlist.v
// Design      : design_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* HW_HANDOFF = "design_1.hwdef" *) 
(* NotValidForBitStream *)
module design_1
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    button,
    fpga_clk,
    hsync,
    leds,
    reset,
    rgb,
    vsync);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  input button;
  input fpga_clk;
  output hsync;
  output [7:0]leds;
  input reset;
  output [11:0]rgb;
  output vsync;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire [12:0]blk_mem_gen_0_douta;
  wire [12:0]blk_mem_gen_1_douta;
  wire [7:0]blk_mem_gen_2_doutb;
  wire button;
  (* IBUF_LOW_PWR *) wire fpga_clk;
  wire hsync;
  wire [7:0]leds;
  wire [7:0]nu_nu_rangefinder_vga_0_addra1;
  wire [7:0]nu_nu_rangefinder_vga_0_addra2;
  wire nu_nu_rangefinder_vga_0_clk_100M1;
  wire nu_nu_rangefinder_vga_0_clk_100M2;
  wire nu_nu_rangefinder_vga_0_clk_100M3;
  wire nu_nu_rangefinder_vga_0_clk_25M1;
  wire [7:0]nu_nu_rangefinder_vga_0_dina;
  wire nu_nu_rangefinder_vga_0_ena;
  wire nu_nu_rangefinder_vga_0_enb;
  wire [18:0]nu_nu_rangefinder_vga_0_vga_raddr;
  wire [18:0]nu_nu_rangefinder_vga_0_vga_waddr;
  wire nu_nu_rangefinder_vga_0_wea;
  wire processing_system7_0_FCLK_CLK0;
  wire processing_system7_0_FCLK_RESET0_N;
  wire [31:0]processing_system7_0_M_AXI_GP0_ARADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_ARID;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARQOS;
  wire processing_system7_0_M_AXI_GP0_ARREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARSIZE;
  wire processing_system7_0_M_AXI_GP0_ARVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_AWADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_AWID;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWQOS;
  wire processing_system7_0_M_AXI_GP0_AWREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWSIZE;
  wire processing_system7_0_M_AXI_GP0_AWVALID;
  wire [11:0]processing_system7_0_M_AXI_GP0_BID;
  wire processing_system7_0_M_AXI_GP0_BREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_BRESP;
  wire processing_system7_0_M_AXI_GP0_BVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_RDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_RID;
  wire processing_system7_0_M_AXI_GP0_RLAST;
  wire processing_system7_0_M_AXI_GP0_RREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_RRESP;
  wire processing_system7_0_M_AXI_GP0_RVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_WDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_WID;
  wire processing_system7_0_M_AXI_GP0_WLAST;
  wire processing_system7_0_M_AXI_GP0_WREADY;
  wire [3:0]processing_system7_0_M_AXI_GP0_WSTRB;
  wire processing_system7_0_M_AXI_GP0_WVALID;
  wire [3:0]processing_system7_0_axi_periph_M00_AXI_ARADDR;
  wire [2:0]processing_system7_0_axi_periph_M00_AXI_ARPROT;
  wire processing_system7_0_axi_periph_M00_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M00_AXI_ARVALID;
  wire [3:0]processing_system7_0_axi_periph_M00_AXI_AWADDR;
  wire [2:0]processing_system7_0_axi_periph_M00_AXI_AWPROT;
  wire processing_system7_0_axi_periph_M00_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M00_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M00_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M00_AXI_BRESP;
  wire processing_system7_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M00_AXI_RDATA;
  wire processing_system7_0_axi_periph_M00_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M00_AXI_RRESP;
  wire processing_system7_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M00_AXI_WDATA;
  wire processing_system7_0_axi_periph_M00_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M00_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M00_AXI_WVALID;
  wire reset;
  wire [11:0]rgb;
  wire rst_processing_system7_0_100M_interconnect_aresetn;
  wire rst_processing_system7_0_100M_peripheral_aresetn;
  wire vsync;
  wire [7:0]NLW_blk_mem_gen_2_douta_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE0_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE1_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE2_OUT_UNCONNECTED;
  wire [31:4]NLW_processing_system7_0_axi_periph_M00_AXI_araddr_UNCONNECTED;
  wire [31:4]NLW_processing_system7_0_axi_periph_M00_AXI_awaddr_UNCONNECTED;
  wire NLW_rst_processing_system7_0_100M_mb_reset_UNCONNECTED;
  wire [0:0]NLW_rst_processing_system7_0_100M_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_rst_processing_system7_0_100M_peripheral_reset_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "design_1_blk_mem_gen_0_1,blk_mem_gen_v8_3_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_3_3,Vivado 2016.2" *) 
  design_1_design_1_blk_mem_gen_0_1 blk_mem_gen_0
       (.addra(nu_nu_rangefinder_vga_0_addra1),
        .clka(nu_nu_rangefinder_vga_0_clk_100M1),
        .douta(blk_mem_gen_0_douta));
  (* CHECK_LICENSE_TYPE = "design_1_blk_mem_gen_1_0,blk_mem_gen_v8_3_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_3_3,Vivado 2016.2" *) 
  design_1_design_1_blk_mem_gen_1_0 blk_mem_gen_1
       (.addra(nu_nu_rangefinder_vga_0_addra2),
        .clka(nu_nu_rangefinder_vga_0_clk_100M2),
        .douta(blk_mem_gen_1_douta));
  (* CHECK_LICENSE_TYPE = "design_1_blk_mem_gen_2_0,blk_mem_gen_v8_3_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_3_3,Vivado 2016.2" *) 
  design_1_design_1_blk_mem_gen_2_0 blk_mem_gen_2
       (.addra(nu_nu_rangefinder_vga_0_vga_waddr),
        .addrb(nu_nu_rangefinder_vga_0_vga_raddr),
        .clka(nu_nu_rangefinder_vga_0_clk_100M3),
        .clkb(nu_nu_rangefinder_vga_0_clk_25M1),
        .dina(nu_nu_rangefinder_vga_0_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_blk_mem_gen_2_douta_UNCONNECTED[7:0]),
        .doutb(blk_mem_gen_2_doutb),
        .ena(nu_nu_rangefinder_vga_0_ena),
        .enb(nu_nu_rangefinder_vga_0_enb),
        .wea(nu_nu_rangefinder_vga_0_wea),
        .web(1'b0));
  (* CHECK_LICENSE_TYPE = "design_1_nu_nu_rangefinder_vga_0_0,nu_nu_rangefinder_vga_v1_0,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "nu_nu_rangefinder_vga_v1_0,Vivado 2016.2" *) 
  design_1_design_1_nu_nu_rangefinder_vga_0_0 nu_nu_rangefinder_vga_0
       (.addra1(nu_nu_rangefinder_vga_0_addra1),
        .addra2(nu_nu_rangefinder_vga_0_addra2),
        .button(button),
        .clk_100M1(nu_nu_rangefinder_vga_0_clk_100M1),
        .clk_100M2(nu_nu_rangefinder_vga_0_clk_100M2),
        .clk_100M3(nu_nu_rangefinder_vga_0_clk_100M3),
        .clk_25M1(nu_nu_rangefinder_vga_0_clk_25M1),
        .coord1_data(blk_mem_gen_0_douta),
        .coord2_data(blk_mem_gen_1_douta),
        .dina(nu_nu_rangefinder_vga_0_dina),
        .ena(nu_nu_rangefinder_vga_0_ena),
        .enb(nu_nu_rangefinder_vga_0_enb),
        .fpga_clk(fpga_clk),
        .hsync(hsync),
        .leds(leds),
        .reset(reset),
        .rgb(rgb),
        .s00_axi_aclk(processing_system7_0_FCLK_CLK0),
        .s00_axi_araddr(processing_system7_0_axi_periph_M00_AXI_ARADDR),
        .s00_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .s00_axi_arprot(processing_system7_0_axi_periph_M00_AXI_ARPROT),
        .s00_axi_arready(processing_system7_0_axi_periph_M00_AXI_ARREADY),
        .s00_axi_arvalid(processing_system7_0_axi_periph_M00_AXI_ARVALID),
        .s00_axi_awaddr(processing_system7_0_axi_periph_M00_AXI_AWADDR),
        .s00_axi_awprot(processing_system7_0_axi_periph_M00_AXI_AWPROT),
        .s00_axi_awready(processing_system7_0_axi_periph_M00_AXI_AWREADY),
        .s00_axi_awvalid(processing_system7_0_axi_periph_M00_AXI_AWVALID),
        .s00_axi_bready(processing_system7_0_axi_periph_M00_AXI_BREADY),
        .s00_axi_bresp(processing_system7_0_axi_periph_M00_AXI_BRESP),
        .s00_axi_bvalid(processing_system7_0_axi_periph_M00_AXI_BVALID),
        .s00_axi_rdata(processing_system7_0_axi_periph_M00_AXI_RDATA),
        .s00_axi_rready(processing_system7_0_axi_periph_M00_AXI_RREADY),
        .s00_axi_rresp(processing_system7_0_axi_periph_M00_AXI_RRESP),
        .s00_axi_rvalid(processing_system7_0_axi_periph_M00_AXI_RVALID),
        .s00_axi_wdata(processing_system7_0_axi_periph_M00_AXI_WDATA),
        .s00_axi_wready(processing_system7_0_axi_periph_M00_AXI_WREADY),
        .s00_axi_wstrb(processing_system7_0_axi_periph_M00_AXI_WSTRB),
        .s00_axi_wvalid(processing_system7_0_axi_periph_M00_AXI_WVALID),
        .vga_raddr(nu_nu_rangefinder_vga_0_vga_raddr),
        .vga_waddr(nu_nu_rangefinder_vga_0_vga_waddr),
        .vsync(vsync),
        .wea(nu_nu_rangefinder_vga_0_wea),
        .x_vga(blk_mem_gen_2_doutb));
  (* CHECK_LICENSE_TYPE = "design_1_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "processing_system7_v5_5_processing_system7,Vivado 2016.2" *) 
  design_1_design_1_processing_system7_0_0 processing_system7_0
       (.DDR_Addr(DDR_addr),
        .DDR_BankAddr(DDR_ba),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm),
        .DDR_DQ(DDR_dq),
        .DDR_DQS(DDR_dqs_p),
        .DDR_DQS_n(DDR_dqs_n),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .FCLK_CLK0(processing_system7_0_FCLK_CLK0),
        .FCLK_RESET0_N(processing_system7_0_FCLK_RESET0_N),
        .MIO(FIXED_IO_mio),
        .M_AXI_GP0_ACLK(processing_system7_0_FCLK_CLK0),
        .M_AXI_GP0_ARADDR(processing_system7_0_M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(processing_system7_0_M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(processing_system7_0_M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARID(processing_system7_0_M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(processing_system7_0_M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(processing_system7_0_M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(processing_system7_0_M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(processing_system7_0_M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(processing_system7_0_M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(processing_system7_0_M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(processing_system7_0_M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(processing_system7_0_M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(processing_system7_0_M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(processing_system7_0_M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(processing_system7_0_M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(processing_system7_0_M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(processing_system7_0_M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(processing_system7_0_M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(processing_system7_0_M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(processing_system7_0_M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(processing_system7_0_M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(processing_system7_0_M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(processing_system7_0_M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(processing_system7_0_M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(processing_system7_0_M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(processing_system7_0_M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(processing_system7_0_M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(processing_system7_0_M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(processing_system7_0_M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(processing_system7_0_M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(processing_system7_0_M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(processing_system7_0_M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(processing_system7_0_M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(processing_system7_0_M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(processing_system7_0_M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(processing_system7_0_M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(processing_system7_0_M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(processing_system7_0_M_AXI_GP0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .TTC0_WAVE0_OUT(NLW_processing_system7_0_TTC0_WAVE0_OUT_UNCONNECTED),
        .TTC0_WAVE1_OUT(NLW_processing_system7_0_TTC0_WAVE1_OUT_UNCONNECTED),
        .TTC0_WAVE2_OUT(NLW_processing_system7_0_TTC0_WAVE2_OUT_UNCONNECTED));
  design_1_design_1_processing_system7_0_axi_periph_0 processing_system7_0_axi_periph
       (.ACLK(processing_system7_0_FCLK_CLK0),
        .ARESETN(rst_processing_system7_0_100M_interconnect_aresetn),
        .M00_ACLK(processing_system7_0_FCLK_CLK0),
        .M00_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M00_AXI_araddr({NLW_processing_system7_0_axi_periph_M00_AXI_araddr_UNCONNECTED[31:4],processing_system7_0_axi_periph_M00_AXI_ARADDR}),
        .M00_AXI_arprot(processing_system7_0_axi_periph_M00_AXI_ARPROT),
        .M00_AXI_arready(processing_system7_0_axi_periph_M00_AXI_ARREADY),
        .M00_AXI_arvalid(processing_system7_0_axi_periph_M00_AXI_ARVALID),
        .M00_AXI_awaddr({NLW_processing_system7_0_axi_periph_M00_AXI_awaddr_UNCONNECTED[31:4],processing_system7_0_axi_periph_M00_AXI_AWADDR}),
        .M00_AXI_awprot(processing_system7_0_axi_periph_M00_AXI_AWPROT),
        .M00_AXI_awready(processing_system7_0_axi_periph_M00_AXI_AWREADY),
        .M00_AXI_awvalid(processing_system7_0_axi_periph_M00_AXI_AWVALID),
        .M00_AXI_bready(processing_system7_0_axi_periph_M00_AXI_BREADY),
        .M00_AXI_bresp(processing_system7_0_axi_periph_M00_AXI_BRESP),
        .M00_AXI_bvalid(processing_system7_0_axi_periph_M00_AXI_BVALID),
        .M00_AXI_rdata(processing_system7_0_axi_periph_M00_AXI_RDATA),
        .M00_AXI_rready(processing_system7_0_axi_periph_M00_AXI_RREADY),
        .M00_AXI_rresp(processing_system7_0_axi_periph_M00_AXI_RRESP),
        .M00_AXI_rvalid(processing_system7_0_axi_periph_M00_AXI_RVALID),
        .M00_AXI_wdata(processing_system7_0_axi_periph_M00_AXI_WDATA),
        .M00_AXI_wready(processing_system7_0_axi_periph_M00_AXI_WREADY),
        .M00_AXI_wstrb(processing_system7_0_axi_periph_M00_AXI_WSTRB),
        .M00_AXI_wvalid(processing_system7_0_axi_periph_M00_AXI_WVALID),
        .S00_ACLK(processing_system7_0_FCLK_CLK0),
        .S00_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .S00_AXI_araddr(processing_system7_0_M_AXI_GP0_ARADDR),
        .S00_AXI_arburst(processing_system7_0_M_AXI_GP0_ARBURST),
        .S00_AXI_arcache(processing_system7_0_M_AXI_GP0_ARCACHE),
        .S00_AXI_arid(processing_system7_0_M_AXI_GP0_ARID),
        .S00_AXI_arlen(processing_system7_0_M_AXI_GP0_ARLEN),
        .S00_AXI_arlock(processing_system7_0_M_AXI_GP0_ARLOCK),
        .S00_AXI_arprot(processing_system7_0_M_AXI_GP0_ARPROT),
        .S00_AXI_arqos(processing_system7_0_M_AXI_GP0_ARQOS),
        .S00_AXI_arready(processing_system7_0_M_AXI_GP0_ARREADY),
        .S00_AXI_arsize(processing_system7_0_M_AXI_GP0_ARSIZE),
        .S00_AXI_arvalid(processing_system7_0_M_AXI_GP0_ARVALID),
        .S00_AXI_awaddr(processing_system7_0_M_AXI_GP0_AWADDR),
        .S00_AXI_awburst(processing_system7_0_M_AXI_GP0_AWBURST),
        .S00_AXI_awcache(processing_system7_0_M_AXI_GP0_AWCACHE),
        .S00_AXI_awid(processing_system7_0_M_AXI_GP0_AWID),
        .S00_AXI_awlen(processing_system7_0_M_AXI_GP0_AWLEN),
        .S00_AXI_awlock(processing_system7_0_M_AXI_GP0_AWLOCK),
        .S00_AXI_awprot(processing_system7_0_M_AXI_GP0_AWPROT),
        .S00_AXI_awqos(processing_system7_0_M_AXI_GP0_AWQOS),
        .S00_AXI_awready(processing_system7_0_M_AXI_GP0_AWREADY),
        .S00_AXI_awsize(processing_system7_0_M_AXI_GP0_AWSIZE),
        .S00_AXI_awvalid(processing_system7_0_M_AXI_GP0_AWVALID),
        .S00_AXI_bid(processing_system7_0_M_AXI_GP0_BID),
        .S00_AXI_bready(processing_system7_0_M_AXI_GP0_BREADY),
        .S00_AXI_bresp(processing_system7_0_M_AXI_GP0_BRESP),
        .S00_AXI_bvalid(processing_system7_0_M_AXI_GP0_BVALID),
        .S00_AXI_rdata(processing_system7_0_M_AXI_GP0_RDATA),
        .S00_AXI_rid(processing_system7_0_M_AXI_GP0_RID),
        .S00_AXI_rlast(processing_system7_0_M_AXI_GP0_RLAST),
        .S00_AXI_rready(processing_system7_0_M_AXI_GP0_RREADY),
        .S00_AXI_rresp(processing_system7_0_M_AXI_GP0_RRESP),
        .S00_AXI_rvalid(processing_system7_0_M_AXI_GP0_RVALID),
        .S00_AXI_wdata(processing_system7_0_M_AXI_GP0_WDATA),
        .S00_AXI_wid(processing_system7_0_M_AXI_GP0_WID),
        .S00_AXI_wlast(processing_system7_0_M_AXI_GP0_WLAST),
        .S00_AXI_wready(processing_system7_0_M_AXI_GP0_WREADY),
        .S00_AXI_wstrb(processing_system7_0_M_AXI_GP0_WSTRB),
        .S00_AXI_wvalid(processing_system7_0_M_AXI_GP0_WVALID));
  (* CHECK_LICENSE_TYPE = "design_1_rst_processing_system7_0_100M_0,proc_sys_reset,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "proc_sys_reset,Vivado 2016.2" *) 
  design_1_design_1_rst_processing_system7_0_100M_0 rst_processing_system7_0_100M
       (.aux_reset_in(1'b1),
        .bus_struct_reset(NLW_rst_processing_system7_0_100M_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(1'b1),
        .ext_reset_in(processing_system7_0_FCLK_RESET0_N),
        .interconnect_aresetn(rst_processing_system7_0_100M_interconnect_aresetn),
        .mb_debug_sys_rst(1'b0),
        .mb_reset(NLW_rst_processing_system7_0_100M_mb_reset_UNCONNECTED),
        .peripheral_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .peripheral_reset(NLW_rst_processing_system7_0_100M_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(processing_system7_0_FCLK_CLK0));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "12" *) 
(* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_READ = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_SUPPORTS_WRITE = "1" *) (* C_AXI_WUSER_WIDTH = "1" *) (* C_FAMILY = "zynq" *) 
(* C_IGNORE_ID = "0" *) (* C_M_AXI_PROTOCOL = "2" *) (* C_S_AXI_PROTOCOL = "1" *) 
(* C_TRANSLATION_MODE = "2" *) (* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_axi_protocol_converter" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_CONVERSION = "2" *) (* P_DECERR = "2'b11" *) (* P_INCR = "2'b01" *) 
(* P_PROTECTION = "1" *) (* P_SLVERR = "2'b10" *) (* downgradeipidentifiedwarnings = "yes" *) 
module design_1_axi_protocol_converter_v2_1_9_axi_protocol_converter
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [11:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [3:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  input [11:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [3:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arregion;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [11:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [11:0]m_axi_wid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [11:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [11:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arregion;
  output [3:0]m_axi_arqos;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [11:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[11] = \<const0> ;
  assign m_axi_arid[10] = \<const0> ;
  assign m_axi_arid[9] = \<const0> ;
  assign m_axi_arid[8] = \<const0> ;
  assign m_axi_arid[7] = \<const0> ;
  assign m_axi_arid[6] = \<const0> ;
  assign m_axi_arid[5] = \<const0> ;
  assign m_axi_arid[4] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const1> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[11] = \<const0> ;
  assign m_axi_awid[10] = \<const0> ;
  assign m_axi_awid[9] = \<const0> ;
  assign m_axi_awid[8] = \<const0> ;
  assign m_axi_awid[7] = \<const0> ;
  assign m_axi_awid[6] = \<const0> ;
  assign m_axi_awid[5] = \<const0> ;
  assign m_axi_awid[4] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const1> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wid[11] = \<const0> ;
  assign m_axi_wid[10] = \<const0> ;
  assign m_axi_wid[9] = \<const0> ;
  assign m_axi_wid[8] = \<const0> ;
  assign m_axi_wid[7] = \<const0> ;
  assign m_axi_wid[6] = \<const0> ;
  assign m_axi_wid[5] = \<const0> ;
  assign m_axi_wid[4] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const1> ;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_wready = m_axi_wready;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  design_1_axi_protocol_converter_v2_1_9_b2s \gen_axilite.gen_b2s_conv.axilite_b2s 
       (.Q({m_axi_awprot,m_axi_awaddr[31:12]}),
        .UNCONN_OUT({m_axi_arprot,m_axi_araddr[31:12]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .in({m_axi_rresp,m_axi_rdata}),
        .m_axi_araddr(m_axi_araddr[11:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr[11:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize[1:0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize[1:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .\skid_buffer_reg[61] ({s_axi_bid,s_axi_bresp}),
        .\skid_buffer_reg[61]_0 ({s_axi_rid,s_axi_rlast,s_axi_rresp,s_axi_rdata}));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s
   (s_axi_rvalid,
    s_axi_awready,
    Q,
    s_axi_arready,
    UNCONN_OUT,
    s_axi_bvalid,
    \skid_buffer_reg[61] ,
    \skid_buffer_reg[61]_0 ,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awaddr,
    m_axi_araddr,
    m_axi_arready,
    s_axi_rready,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    m_axi_bresp,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_awready,
    s_axi_awvalid,
    m_axi_bvalid,
    m_axi_rvalid,
    s_axi_bready,
    s_axi_arvalid,
    aresetn);
  output s_axi_rvalid;
  output s_axi_awready;
  output [22:0]Q;
  output s_axi_arready;
  output [22:0]UNCONN_OUT;
  output s_axi_bvalid;
  output [13:0]\skid_buffer_reg[61] ;
  output [46:0]\skid_buffer_reg[61]_0 ;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input m_axi_arready;
  input s_axi_rready;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [1:0]m_axi_bresp;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input m_axi_awready;
  input s_axi_awvalid;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input aresetn;

  wire [11:4]C;
  wire [22:0]Q;
  wire \RD.ar_channel_0_n_14 ;
  wire \RD.ar_channel_0_n_15 ;
  wire \RD.ar_channel_0_n_44 ;
  wire \RD.ar_channel_0_n_45 ;
  wire \RD.ar_channel_0_n_46 ;
  wire \RD.ar_channel_0_n_47 ;
  wire \RD.ar_channel_0_n_5 ;
  wire \RD.r_channel_0_n_0 ;
  wire \RD.r_channel_0_n_1 ;
  wire SI_REG_n_124;
  wire SI_REG_n_125;
  wire SI_REG_n_126;
  wire SI_REG_n_127;
  wire SI_REG_n_128;
  wire SI_REG_n_129;
  wire SI_REG_n_130;
  wire SI_REG_n_131;
  wire SI_REG_n_132;
  wire SI_REG_n_133;
  wire SI_REG_n_134;
  wire SI_REG_n_135;
  wire SI_REG_n_136;
  wire SI_REG_n_137;
  wire SI_REG_n_138;
  wire SI_REG_n_139;
  wire SI_REG_n_140;
  wire SI_REG_n_141;
  wire SI_REG_n_145;
  wire SI_REG_n_146;
  wire SI_REG_n_147;
  wire SI_REG_n_148;
  wire SI_REG_n_150;
  wire SI_REG_n_153;
  wire SI_REG_n_157;
  wire SI_REG_n_158;
  wire SI_REG_n_159;
  wire SI_REG_n_160;
  wire SI_REG_n_161;
  wire SI_REG_n_162;
  wire SI_REG_n_163;
  wire SI_REG_n_164;
  wire SI_REG_n_165;
  wire SI_REG_n_166;
  wire SI_REG_n_167;
  wire SI_REG_n_168;
  wire SI_REG_n_169;
  wire SI_REG_n_170;
  wire SI_REG_n_171;
  wire SI_REG_n_172;
  wire SI_REG_n_173;
  wire SI_REG_n_174;
  wire SI_REG_n_175;
  wire SI_REG_n_176;
  wire SI_REG_n_177;
  wire SI_REG_n_178;
  wire [22:0]UNCONN_OUT;
  wire \WR.aw_channel_0_n_42 ;
  wire \WR.aw_channel_0_n_43 ;
  wire \WR.aw_channel_0_n_44 ;
  wire \WR.aw_channel_0_n_45 ;
  wire \WR.aw_channel_0_n_5 ;
  wire \WR.aw_channel_0_n_6 ;
  wire \WR.aw_channel_0_n_7 ;
  wire \WR.b_channel_0_n_1 ;
  wire \WR.b_channel_0_n_2 ;
  wire \WR.b_channel_0_n_3 ;
  wire aclk;
  wire \ar_pipe/m_valid_i0 ;
  wire \ar_pipe/p_1_in ;
  wire areset_d1;
  wire areset_d1_i_1_n_0;
  wire aresetn;
  wire \aw_pipe/p_1_in ;
  wire [11:0]b_awid;
  wire [3:0]b_awlen;
  wire b_push;
  wire [3:0]\cmd_translator_0/incr_cmd_0/axaddr_incr_reg ;
  wire [3:0]\cmd_translator_0/incr_cmd_0/axaddr_incr_reg_3 ;
  wire \cmd_translator_0/incr_cmd_0/sel_first ;
  wire \cmd_translator_0/incr_cmd_0/sel_first_2 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset ;
  wire [3:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ;
  wire [3:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ;
  wire [3:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ;
  wire [2:1]\cmd_translator_0/wrap_cmd_0/wrap_second_len ;
  wire [2:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire r_push;
  wire r_rlast;
  wire [11:0]s_arid;
  wire [11:0]s_arid_r;
  wire [11:0]s_awid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire shandshake;
  wire [11:0]si_rs_araddr;
  wire [1:1]si_rs_arburst;
  wire [3:0]si_rs_arlen;
  wire [1:0]si_rs_arsize;
  wire si_rs_arvalid;
  wire [11:0]si_rs_awaddr;
  wire [1:1]si_rs_awburst;
  wire [3:0]si_rs_awlen;
  wire [1:0]si_rs_awsize;
  wire si_rs_awvalid;
  wire [11:0]si_rs_bid;
  wire si_rs_bready;
  wire [1:0]si_rs_bresp;
  wire si_rs_bvalid;
  wire [31:0]si_rs_rdata;
  wire [11:0]si_rs_rid;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [1:0]si_rs_rresp;
  wire [13:0]\skid_buffer_reg[61] ;
  wire [46:0]\skid_buffer_reg[61]_0 ;

  design_1_axi_protocol_converter_v2_1_9_b2s_ar_channel \RD.ar_channel_0 
       (.CO(SI_REG_n_137),
        .D(\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .E(\ar_pipe/p_1_in ),
        .O({SI_REG_n_138,SI_REG_n_139,SI_REG_n_140,SI_REG_n_141}),
        .Q(\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ),
        .S({\RD.ar_channel_0_n_44 ,\RD.ar_channel_0_n_45 ,\RD.ar_channel_0_n_46 ,\RD.ar_channel_0_n_47 }),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset [0]),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_offset_r_reg[3]_0 (SI_REG_n_153),
        .\axi_araddr_reg[3] (\cmd_translator_0/incr_cmd_0/axaddr_incr_reg ),
        .\cnt_read_reg[1]_rep__0 (\RD.r_channel_0_n_1 ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[0] (\RD.ar_channel_0_n_14 ),
        .\m_payload_i_reg[0]_0 (\RD.ar_channel_0_n_15 ),
        .\m_payload_i_reg[11] ({SI_REG_n_133,SI_REG_n_134,SI_REG_n_135,SI_REG_n_136}),
        .\m_payload_i_reg[35] (SI_REG_n_157),
        .\m_payload_i_reg[35]_0 (SI_REG_n_158),
        .\m_payload_i_reg[38] (SI_REG_n_178),
        .\m_payload_i_reg[3] (SI_REG_n_176),
        .\m_payload_i_reg[3]_0 ({SI_REG_n_129,SI_REG_n_130,SI_REG_n_131,SI_REG_n_132}),
        .\m_payload_i_reg[44] (SI_REG_n_159),
        .\m_payload_i_reg[47] (SI_REG_n_160),
        .\m_payload_i_reg[47]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset [3:1]),
        .\m_payload_i_reg[61] ({s_arid,si_rs_arlen,si_rs_arburst,si_rs_arsize,si_rs_araddr}),
        .\m_payload_i_reg[6] ({SI_REG_n_169,SI_REG_n_170,SI_REG_n_171,SI_REG_n_172,SI_REG_n_173,SI_REG_n_174,SI_REG_n_175}),
        .m_valid_i0(\ar_pipe/m_valid_i0 ),
        .\r_arid_r_reg[11] (s_arid_r),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_axi_arready),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first ),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[11] (\RD.ar_channel_0_n_5 ),
        .\wrap_second_len_r_reg[0] (SI_REG_n_150));
  design_1_axi_protocol_converter_v2_1_9_b2s_r_channel \RD.r_channel_0 
       (.D(s_arid_r),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_valid_i_reg(\RD.r_channel_0_n_0 ),
        .out({si_rs_rresp,si_rs_rdata}),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[46] ({si_rs_rid,si_rs_rlast}),
        .\state_reg[1]_rep (\RD.r_channel_0_n_1 ));
  design_1_axi_register_slice_v2_1_9_axi_register_slice SI_REG
       (.CO(SI_REG_n_124),
        .D(\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .E(\aw_pipe/p_1_in ),
        .O({SI_REG_n_125,SI_REG_n_126,SI_REG_n_127,SI_REG_n_128}),
        .Q({s_awid,si_rs_awlen,si_rs_awburst,si_rs_awsize,Q,si_rs_awaddr}),
        .S({\WR.aw_channel_0_n_42 ,\WR.aw_channel_0_n_43 ,\WR.aw_channel_0_n_44 ,\WR.aw_channel_0_n_45 }),
        .aclk(aclk),
        .aresetn(aresetn),
        .axaddr_incr_reg(\cmd_translator_0/incr_cmd_0/axaddr_incr_reg_3 ),
        .\axaddr_incr_reg[11] (C),
        .\axaddr_incr_reg[11]_0 ({SI_REG_n_133,SI_REG_n_134,SI_REG_n_135,SI_REG_n_136}),
        .\axaddr_incr_reg[3] ({SI_REG_n_138,SI_REG_n_139,SI_REG_n_140,SI_REG_n_141}),
        .\axaddr_incr_reg[3]_0 (\cmd_translator_0/incr_cmd_0/axaddr_incr_reg ),
        .\axaddr_incr_reg[7] ({SI_REG_n_129,SI_REG_n_130,SI_REG_n_131,SI_REG_n_132}),
        .\axaddr_incr_reg[7]_0 (SI_REG_n_137),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .axaddr_offset_0(\cmd_translator_0/wrap_cmd_0/axaddr_offset [0]),
        .\axaddr_offset_r_reg[0] (SI_REG_n_168),
        .\axaddr_offset_r_reg[0]_0 (SI_REG_n_176),
        .\axaddr_offset_r_reg[1] (SI_REG_n_145),
        .\axaddr_offset_r_reg[1]_0 (SI_REG_n_157),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset [3:1]),
        .\axaddr_offset_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ),
        .\axaddr_offset_r_reg[3]_1 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axi_araddr_reg[2] (SI_REG_n_178),
        .\axi_awaddr_reg[2] (SI_REG_n_177),
        .\axlen_cnt_reg[3] (SI_REG_n_147),
        .\axlen_cnt_reg[3]_0 (SI_REG_n_160),
        .b_push(b_push),
        .\cnt_read_reg[3]_rep__2 (\RD.r_channel_0_n_0 ),
        .\cnt_read_reg[4] ({si_rs_rresp,si_rs_rdata}),
        .\m_payload_i_reg[3] ({\RD.ar_channel_0_n_44 ,\RD.ar_channel_0_n_45 ,\RD.ar_channel_0_n_46 ,\RD.ar_channel_0_n_47 }),
        .m_valid_i0(\ar_pipe/m_valid_i0 ),
        .next_pending_r_reg(SI_REG_n_148),
        .next_pending_r_reg_0(SI_REG_n_159),
        .out(si_rs_bid),
        .r_push_r_reg({si_rs_rid,si_rs_rlast}),
        .\s_arid_r_reg[11] ({s_arid,si_rs_arlen,si_rs_arburst,si_rs_arsize,UNCONN_OUT,si_rs_araddr}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .\s_bresp_acc_reg[1] (si_rs_bresp),
        .s_ready_i_reg(s_axi_bvalid),
        .s_ready_i_reg_0(s_axi_rvalid),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first_2 ),
        .sel_first_1(\cmd_translator_0/incr_cmd_0/sel_first ),
        .shandshake(shandshake),
        .si_rs_arvalid(si_rs_arvalid),
        .si_rs_awvalid(si_rs_awvalid),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[61] (s_axi_awready),
        .\skid_buffer_reg[61]_0 (s_axi_arready),
        .\skid_buffer_reg[61]_1 (\skid_buffer_reg[61] ),
        .\skid_buffer_reg[61]_2 (\skid_buffer_reg[61]_0 ),
        .\state_reg[0]_rep (\WR.aw_channel_0_n_7 ),
        .\state_reg[0]_rep_0 (\RD.ar_channel_0_n_15 ),
        .\state_reg[1]_rep (\WR.aw_channel_0_n_5 ),
        .\state_reg[1]_rep_0 (\WR.aw_channel_0_n_6 ),
        .\state_reg[1]_rep_1 (\RD.ar_channel_0_n_5 ),
        .\state_reg[1]_rep_2 (\RD.ar_channel_0_n_14 ),
        .\state_reg[1]_rep_3 (\ar_pipe/p_1_in ),
        .\wrap_boundary_axaddr_r_reg[6] ({SI_REG_n_161,SI_REG_n_162,SI_REG_n_163,SI_REG_n_164,SI_REG_n_165,SI_REG_n_166,SI_REG_n_167}),
        .\wrap_boundary_axaddr_r_reg[6]_0 ({SI_REG_n_169,SI_REG_n_170,SI_REG_n_171,SI_REG_n_172,SI_REG_n_173,SI_REG_n_174,SI_REG_n_175}),
        .\wrap_cnt_r_reg[2] (SI_REG_n_150),
        .\wrap_cnt_r_reg[2]_0 (SI_REG_n_153),
        .\wrap_second_len_r_reg[2] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ),
        .\wrap_second_len_r_reg[3] (SI_REG_n_146),
        .\wrap_second_len_r_reg[3]_0 (SI_REG_n_158));
  design_1_axi_protocol_converter_v2_1_9_b2s_aw_channel \WR.aw_channel_0 
       (.CO(SI_REG_n_124),
        .D({SI_REG_n_161,SI_REG_n_162,SI_REG_n_163,SI_REG_n_164,SI_REG_n_165,SI_REG_n_166,SI_REG_n_167}),
        .E(\aw_pipe/p_1_in ),
        .O({SI_REG_n_125,SI_REG_n_126,SI_REG_n_127,SI_REG_n_128}),
        .Q({s_awid,si_rs_awlen,si_rs_awburst,si_rs_awsize,si_rs_awaddr}),
        .S({\WR.aw_channel_0_n_42 ,\WR.aw_channel_0_n_43 ,\WR.aw_channel_0_n_44 ,\WR.aw_channel_0_n_45 }),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_offset_r_reg[1] (SI_REG_n_145),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ),
        .\axi_awaddr_reg[3] (\cmd_translator_0/incr_cmd_0/axaddr_incr_reg_3 ),
        .\axlen_cnt_reg[7] (\WR.aw_channel_0_n_6 ),
        .\axlen_cnt_reg[7]_0 (\WR.aw_channel_0_n_7 ),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__0 (\WR.b_channel_0_n_1 ),
        .\cnt_read_reg[1]_rep__1 (\WR.b_channel_0_n_3 ),
        .\cnt_read_reg[1]_rep__1_0 (\WR.b_channel_0_n_2 ),
        .in({b_awid,b_awlen}),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[11] (C),
        .\m_payload_i_reg[35] (SI_REG_n_146),
        .\m_payload_i_reg[38] (SI_REG_n_177),
        .\m_payload_i_reg[3] (SI_REG_n_168),
        .\m_payload_i_reg[44] (SI_REG_n_148),
        .\m_payload_i_reg[47] (SI_REG_n_147),
        .\m_payload_i_reg[47]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first_2 ),
        .si_rs_awvalid(si_rs_awvalid),
        .\wrap_boundary_axaddr_r_reg[0] (\WR.aw_channel_0_n_5 ));
  design_1_axi_protocol_converter_v2_1_9_b2s_b_channel \WR.b_channel_0 
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__0 (\WR.b_channel_0_n_1 ),
        .\cnt_read_reg[1]_rep__1 (\WR.b_channel_0_n_2 ),
        .in({b_awid,b_awlen}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(si_rs_bid),
        .shandshake(shandshake),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[1] (si_rs_bresp),
        .\state_reg[0]_rep (\WR.b_channel_0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    areset_d1_i_1
       (.I0(aresetn),
        .O(areset_d1_i_1_n_0));
  FDRE areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(areset_d1_i_1_n_0),
        .Q(areset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_ar_channel" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_ar_channel
   (\axi_araddr_reg[3] ,
    sel_first,
    \wrap_boundary_axaddr_r_reg[11] ,
    Q,
    axaddr_offset,
    \axaddr_offset_r_reg[3] ,
    r_push,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[0]_0 ,
    m_axi_arvalid,
    r_rlast,
    m_valid_i0,
    E,
    m_axi_araddr,
    \r_arid_r_reg[11] ,
    S,
    aclk,
    O,
    \m_payload_i_reg[47] ,
    m_axi_arready,
    si_rs_arvalid,
    \axaddr_offset_r_reg[3]_0 ,
    \m_payload_i_reg[61] ,
    CO,
    \cnt_read_reg[1]_rep__0 ,
    D,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[47]_0 ,
    \m_payload_i_reg[35]_0 ,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[44] ,
    areset_d1,
    \m_payload_i_reg[3]_0 ,
    \m_payload_i_reg[11] ,
    s_axi_arvalid,
    s_ready_i_reg,
    \m_payload_i_reg[38] ,
    \wrap_second_len_r_reg[0] ,
    \m_payload_i_reg[6] );
  output [3:0]\axi_araddr_reg[3] ;
  output sel_first;
  output \wrap_boundary_axaddr_r_reg[11] ;
  output [2:0]Q;
  output [0:0]axaddr_offset;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output r_push;
  output \m_payload_i_reg[0] ;
  output \m_payload_i_reg[0]_0 ;
  output m_axi_arvalid;
  output r_rlast;
  output m_valid_i0;
  output [0:0]E;
  output [11:0]m_axi_araddr;
  output [11:0]\r_arid_r_reg[11] ;
  output [3:0]S;
  input aclk;
  input [3:0]O;
  input \m_payload_i_reg[47] ;
  input m_axi_arready;
  input si_rs_arvalid;
  input \axaddr_offset_r_reg[3]_0 ;
  input [30:0]\m_payload_i_reg[61] ;
  input [0:0]CO;
  input \cnt_read_reg[1]_rep__0 ;
  input [1:0]D;
  input \m_payload_i_reg[35] ;
  input [2:0]\m_payload_i_reg[47]_0 ;
  input \m_payload_i_reg[35]_0 ;
  input \m_payload_i_reg[3] ;
  input \m_payload_i_reg[44] ;
  input areset_d1;
  input [3:0]\m_payload_i_reg[3]_0 ;
  input [3:0]\m_payload_i_reg[11] ;
  input s_axi_arvalid;
  input s_ready_i_reg;
  input \m_payload_i_reg[38] ;
  input [0:0]\wrap_second_len_r_reg[0] ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire aclk;
  wire ar_cmd_fsm_0_n_0;
  wire ar_cmd_fsm_0_n_10;
  wire ar_cmd_fsm_0_n_13;
  wire ar_cmd_fsm_0_n_17;
  wire ar_cmd_fsm_0_n_18;
  wire ar_cmd_fsm_0_n_22;
  wire ar_cmd_fsm_0_n_23;
  wire ar_cmd_fsm_0_n_3;
  wire ar_cmd_fsm_0_n_4;
  wire ar_cmd_fsm_0_n_6;
  wire areset_d1;
  wire [0:0]axaddr_offset;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire \axaddr_offset_r_reg[3]_0 ;
  wire [3:0]\axi_araddr_reg[3] ;
  wire cmd_translator_0_n_1;
  wire cmd_translator_0_n_10;
  wire cmd_translator_0_n_11;
  wire cmd_translator_0_n_13;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_8;
  wire cmd_translator_0_n_9;
  wire \cnt_read_reg[1]_rep__0 ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[3] ;
  wire [3:0]\m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg[44] ;
  wire \m_payload_i_reg[47] ;
  wire [2:0]\m_payload_i_reg[47]_0 ;
  wire [30:0]\m_payload_i_reg[61] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire m_valid_i0;
  wire [11:0]\r_arid_r_reg[11] ;
  wire r_push;
  wire r_rlast;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire sel_first;
  wire sel_first_i;
  wire si_rs_arvalid;
  wire [1:0]state;
  wire \wrap_boundary_axaddr_r_reg[11] ;
  wire [0:0]\wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\wrap_cmd_0/wrap_second_len ;
  wire [3:3]\wrap_cmd_0/wrap_second_len_r ;
  wire wrap_next_pending;
  wire [0:0]\wrap_second_len_r_reg[0] ;

  design_1_axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm ar_cmd_fsm_0
       (.D({ar_cmd_fsm_0_n_3,ar_cmd_fsm_0_n_4}),
        .E(\wrap_boundary_axaddr_r_reg[11] ),
        .Q(state),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_incr_reg[11] (ar_cmd_fsm_0_n_18),
        .\axaddr_offset_r_reg[0] (axaddr_offset),
        .\axaddr_offset_r_reg[0]_0 (\wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3]_0 ),
        .\axlen_cnt_reg[0] (ar_cmd_fsm_0_n_6),
        .\axlen_cnt_reg[0]_0 (cmd_translator_0_n_9),
        .\axlen_cnt_reg[3] (ar_cmd_fsm_0_n_17),
        .\axlen_cnt_reg[7] (ar_cmd_fsm_0_n_0),
        .\axlen_cnt_reg[7]_0 (cmd_translator_0_n_10),
        .\cnt_read_reg[1]_rep__0 (\cnt_read_reg[1]_rep__0 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[0] (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0]_0 ),
        .\m_payload_i_reg[0]_1 (E),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[35]_0 (\m_payload_i_reg[35]_0 ),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[61] [15:14]),
        .\m_payload_i_reg[44]_0 (\m_payload_i_reg[44] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47]_0 [2:1]),
        .m_valid_i0(m_valid_i0),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .r_push_r_reg(r_push),
        .s_axburst_eq0_reg(ar_cmd_fsm_0_n_10),
        .s_axburst_eq1_reg(ar_cmd_fsm_0_n_13),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_13),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_ready_i_reg),
        .sel_first_i(sel_first_i),
        .sel_first_reg(ar_cmd_fsm_0_n_22),
        .sel_first_reg_0(ar_cmd_fsm_0_n_23),
        .sel_first_reg_1(cmd_translator_0_n_2),
        .sel_first_reg_2(sel_first),
        .sel_first_reg_3(cmd_translator_0_n_8),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[0]_0 (cmd_translator_0_n_11),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[2] (D),
        .\wrap_second_len_r_reg[3] ({\wrap_cmd_0/wrap_second_len [3],\wrap_cmd_0/wrap_second_len [0]}),
        .\wrap_second_len_r_reg[3]_0 ({\wrap_cmd_0/wrap_second_len_r ,Q[0]}));
  design_1_axi_protocol_converter_v2_1_9_b2s_cmd_translator_2 cmd_translator_0
       (.CO(CO),
        .D(ar_cmd_fsm_0_n_6),
        .E(\wrap_boundary_axaddr_r_reg[11] ),
        .O(O),
        .Q(cmd_translator_0_n_9),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[11] (sel_first),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] ,\wrap_cmd_0/axaddr_offset_r }),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3]_0 ),
        .\axi_araddr_reg[3] (\axi_araddr_reg[3] ),
        .axi_arready_reg(ar_cmd_fsm_0_n_22),
        .axi_arready_reg_0(ar_cmd_fsm_0_n_23),
        .axi_arready_reg_1(r_push),
        .axi_arready_reg_2(ar_cmd_fsm_0_n_0),
        .\axlen_cnt_reg[1] (cmd_translator_0_n_10),
        .incr_next_pending(incr_next_pending),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[39] (ar_cmd_fsm_0_n_10),
        .\m_payload_i_reg[39]_0 (ar_cmd_fsm_0_n_13),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3]_0 ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[44] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[61] [18:0]),
        .\m_payload_i_reg[47]_1 ({\m_payload_i_reg[47]_0 ,axaddr_offset}),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .m_valid_i_reg(ar_cmd_fsm_0_n_17),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .next_pending_r_reg_0(cmd_translator_0_n_11),
        .r_rlast(r_rlast),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(cmd_translator_0_n_8),
        .sel_first_reg_2(ar_cmd_fsm_0_n_18),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[0]_rep (cmd_translator_0_n_13),
        .\state_reg[1] (state),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] ({\wrap_cmd_0/wrap_second_len_r ,Q}),
        .\wrap_second_len_r_reg[3]_0 ({\wrap_cmd_0/wrap_second_len [3],D,\wrap_cmd_0/wrap_second_len [0]}),
        .\wrap_second_len_r_reg[3]_1 ({ar_cmd_fsm_0_n_3,\wrap_second_len_r_reg[0] ,ar_cmd_fsm_0_n_4}));
  FDRE \s_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [19]),
        .Q(\r_arid_r_reg[11] [0]),
        .R(1'b0));
  FDRE \s_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [29]),
        .Q(\r_arid_r_reg[11] [10]),
        .R(1'b0));
  FDRE \s_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [30]),
        .Q(\r_arid_r_reg[11] [11]),
        .R(1'b0));
  FDRE \s_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [20]),
        .Q(\r_arid_r_reg[11] [1]),
        .R(1'b0));
  FDRE \s_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [21]),
        .Q(\r_arid_r_reg[11] [2]),
        .R(1'b0));
  FDRE \s_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [22]),
        .Q(\r_arid_r_reg[11] [3]),
        .R(1'b0));
  FDRE \s_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [23]),
        .Q(\r_arid_r_reg[11] [4]),
        .R(1'b0));
  FDRE \s_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [24]),
        .Q(\r_arid_r_reg[11] [5]),
        .R(1'b0));
  FDRE \s_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [25]),
        .Q(\r_arid_r_reg[11] [6]),
        .R(1'b0));
  FDRE \s_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [26]),
        .Q(\r_arid_r_reg[11] [7]),
        .R(1'b0));
  FDRE \s_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [27]),
        .Q(\r_arid_r_reg[11] [8]),
        .R(1'b0));
  FDRE \s_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [28]),
        .Q(\r_arid_r_reg[11] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_aw_channel" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_aw_channel
   (\axi_awaddr_reg[3] ,
    sel_first,
    \wrap_boundary_axaddr_r_reg[0] ,
    \axlen_cnt_reg[7] ,
    \axlen_cnt_reg[7]_0 ,
    b_push,
    \axaddr_offset_r_reg[3] ,
    E,
    m_axi_awvalid,
    m_axi_awaddr,
    in,
    S,
    aclk,
    O,
    \m_payload_i_reg[47] ,
    Q,
    si_rs_awvalid,
    CO,
    \m_payload_i_reg[44] ,
    \m_payload_i_reg[47]_0 ,
    \axaddr_offset_r_reg[1] ,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[3] ,
    areset_d1,
    \cnt_read_reg[1]_rep__1 ,
    m_axi_awready,
    \cnt_read_reg[1]_rep__1_0 ,
    \cnt_read_reg[0]_rep__0 ,
    \m_payload_i_reg[11] ,
    \m_payload_i_reg[38] ,
    D);
  output [3:0]\axi_awaddr_reg[3] ;
  output sel_first;
  output \wrap_boundary_axaddr_r_reg[0] ;
  output \axlen_cnt_reg[7] ;
  output \axlen_cnt_reg[7]_0 ;
  output b_push;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output [0:0]E;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [15:0]in;
  output [3:0]S;
  input aclk;
  input [3:0]O;
  input \m_payload_i_reg[47] ;
  input [30:0]Q;
  input si_rs_awvalid;
  input [0:0]CO;
  input \m_payload_i_reg[44] ;
  input [2:0]\m_payload_i_reg[47]_0 ;
  input \axaddr_offset_r_reg[1] ;
  input \m_payload_i_reg[35] ;
  input \m_payload_i_reg[3] ;
  input areset_d1;
  input \cnt_read_reg[1]_rep__1 ;
  input m_axi_awready;
  input \cnt_read_reg[1]_rep__1_0 ;
  input \cnt_read_reg[0]_rep__0 ;
  input [7:0]\m_payload_i_reg[11] ;
  input \m_payload_i_reg[38] ;
  input [6:0]D;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [30:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire aw_cmd_fsm_0_n_10;
  wire aw_cmd_fsm_0_n_11;
  wire aw_cmd_fsm_0_n_14;
  wire aw_cmd_fsm_0_n_24;
  wire aw_cmd_fsm_0_n_27;
  wire aw_cmd_fsm_0_n_28;
  wire aw_cmd_fsm_0_n_3;
  wire aw_cmd_fsm_0_n_5;
  wire aw_cmd_fsm_0_n_9;
  wire \axaddr_offset_r_reg[1] ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire [3:0]\axi_awaddr_reg[3] ;
  wire \axlen_cnt_reg[7] ;
  wire \axlen_cnt_reg[7]_0 ;
  wire b_push;
  wire cmd_translator_0_n_0;
  wire cmd_translator_0_n_1;
  wire cmd_translator_0_n_10;
  wire cmd_translator_0_n_11;
  wire cmd_translator_0_n_12;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_9;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire \cnt_read_reg[1]_rep__1_0 ;
  wire [15:0]in;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [7:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[3] ;
  wire \m_payload_i_reg[44] ;
  wire \m_payload_i_reg[47] ;
  wire [2:0]\m_payload_i_reg[47]_0 ;
  wire sel_first;
  wire sel_first__0;
  wire sel_first_i;
  wire si_rs_awvalid;
  wire [1:0]state;
  wire \wrap_boundary_axaddr_r_reg[0] ;
  wire [0:0]\wrap_cmd_0/axaddr_offset ;
  wire [0:0]\wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\wrap_cmd_0/wrap_second_len ;
  wire [3:0]\wrap_cmd_0/wrap_second_len_r ;
  wire [3:0]wrap_cnt;
  wire wrap_next_pending;

  design_1_axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm aw_cmd_fsm_0
       (.D(aw_cmd_fsm_0_n_14),
        .E(\wrap_boundary_axaddr_r_reg[0] ),
        .Q(Q[15:14]),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_incr_reg[11] (aw_cmd_fsm_0_n_24),
        .axaddr_offset(\wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[0] (state),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1] ),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] [2],\wrap_cmd_0/axaddr_offset_r }),
        .\axlen_cnt_reg[0] (cmd_translator_0_n_9),
        .\axlen_cnt_reg[3] (aw_cmd_fsm_0_n_11),
        .\axlen_cnt_reg[6] (cmd_translator_0_n_10),
        .\axlen_cnt_reg[7] (\axlen_cnt_reg[7] ),
        .\axlen_cnt_reg[7]_0 (\axlen_cnt_reg[7]_0 ),
        .\axlen_cnt_reg[7]_1 (aw_cmd_fsm_0_n_3),
        .\axlen_cnt_reg[7]_2 (b_push),
        .\cnt_read_reg[0]_rep__0 (\cnt_read_reg[0]_rep__0 ),
        .\cnt_read_reg[1]_rep__1 (\cnt_read_reg[1]_rep__1 ),
        .\cnt_read_reg[1]_rep__1_0 (\cnt_read_reg[1]_rep__1_0 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[0] (E),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[44] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47]_0 [2:1]),
        .next_pending_r_reg(aw_cmd_fsm_0_n_10),
        .next_pending_r_reg_0(cmd_translator_0_n_0),
        .next_pending_r_reg_1(cmd_translator_0_n_1),
        .s_axburst_eq0_reg(aw_cmd_fsm_0_n_5),
        .s_axburst_eq1_reg(aw_cmd_fsm_0_n_9),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_12),
        .sel_first__0(sel_first__0),
        .sel_first_i(sel_first_i),
        .sel_first_reg(aw_cmd_fsm_0_n_27),
        .sel_first_reg_0(aw_cmd_fsm_0_n_28),
        .sel_first_reg_1(cmd_translator_0_n_2),
        .sel_first_reg_2(sel_first),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[1]_0 (cmd_translator_0_n_11),
        .\wrap_cnt_r_reg[3] (wrap_cnt),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] (\wrap_cmd_0/wrap_second_len ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_cmd_0/wrap_second_len_r ));
  design_1_axi_protocol_converter_v2_1_9_b2s_cmd_translator cmd_translator_0
       (.CO(CO),
        .D(aw_cmd_fsm_0_n_14),
        .E(\wrap_boundary_axaddr_r_reg[0] ),
        .O(O),
        .Q(cmd_translator_0_n_9),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[11] (sel_first),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] ,\wrap_cmd_0/axaddr_offset_r }),
        .\axi_awaddr_reg[3] (\axi_awaddr_reg[3] ),
        .\axlen_cnt_reg[3] (cmd_translator_0_n_10),
        .\cnt_read_reg[1]_rep__1 (aw_cmd_fsm_0_n_10),
        .incr_next_pending(incr_next_pending),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[39] (aw_cmd_fsm_0_n_5),
        .\m_payload_i_reg[39]_0 (aw_cmd_fsm_0_n_9),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[47]_0 (Q[18:0]),
        .\m_payload_i_reg[47]_1 ({\m_payload_i_reg[47]_0 ,\wrap_cmd_0/axaddr_offset }),
        .\m_payload_i_reg[6] (D),
        .m_valid_i_reg(aw_cmd_fsm_0_n_11),
        .m_valid_i_reg_0(aw_cmd_fsm_0_n_3),
        .next_pending_r_reg(cmd_translator_0_n_0),
        .next_pending_r_reg_0(cmd_translator_0_n_1),
        .next_pending_r_reg_1(cmd_translator_0_n_11),
        .sel_first__0(sel_first__0),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(aw_cmd_fsm_0_n_24),
        .sel_first_reg_2(aw_cmd_fsm_0_n_27),
        .sel_first_reg_3(aw_cmd_fsm_0_n_28),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[0]_rep (cmd_translator_0_n_12),
        .\state_reg[0]_rep_0 (b_push),
        .\state_reg[1] (state),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] (\wrap_cmd_0/wrap_second_len_r ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_cmd_0/wrap_second_len ),
        .\wrap_second_len_r_reg[3]_1 (wrap_cnt));
  FDRE \s_awid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \s_awid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \s_awid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \s_awid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \s_awid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \s_awid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \s_awid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \s_awid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \s_awid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \s_awid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \s_awid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \s_awid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(in[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_b_channel" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_b_channel
   (si_rs_bvalid,
    \cnt_read_reg[0]_rep__0 ,
    \cnt_read_reg[1]_rep__1 ,
    \state_reg[0]_rep ,
    m_axi_bready,
    out,
    \skid_buffer_reg[1] ,
    shandshake,
    aclk,
    b_push,
    m_axi_bvalid,
    areset_d1,
    si_rs_bready,
    in,
    m_axi_bresp);
  output si_rs_bvalid;
  output \cnt_read_reg[0]_rep__0 ;
  output \cnt_read_reg[1]_rep__1 ;
  output \state_reg[0]_rep ;
  output m_axi_bready;
  output [11:0]out;
  output [1:0]\skid_buffer_reg[1] ;
  input shandshake;
  input aclk;
  input b_push;
  input m_axi_bvalid;
  input areset_d1;
  input si_rs_bready;
  input [15:0]in;
  input [1:0]m_axi_bresp;

  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bid_fifo_0_n_5;
  wire \bresp_cnt[7]_i_3_n_0 ;
  wire [7:0]bresp_cnt_reg__0;
  wire bresp_push;
  wire [1:0]cnt_read;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire [15:0]in;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [11:0]out;
  wire [7:0]p_0_in;
  wire s_bresp_acc0;
  wire \s_bresp_acc[0]_i_1_n_0 ;
  wire \s_bresp_acc[1]_i_1_n_0 ;
  wire \s_bresp_acc_reg_n_0_[0] ;
  wire \s_bresp_acc_reg_n_0_[1] ;
  wire shandshake;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire [1:0]\skid_buffer_reg[1] ;
  wire \state_reg[0]_rep ;

  design_1_axi_protocol_converter_v2_1_9_b2s_simple_fifo bid_fifo_0
       (.Q(bresp_cnt_reg__0),
        .SR(s_bresp_acc0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .bresp_push(bresp_push),
        .bvalid_i_reg(bid_fifo_0_n_5),
        .\cnt_read_reg[0]_rep__0_0 (\cnt_read_reg[0]_rep__0 ),
        .\cnt_read_reg[1]_0 (cnt_read),
        .\cnt_read_reg[1]_rep__1_0 (\cnt_read_reg[1]_rep__1 ),
        .in(in),
        .mhandshake_r(mhandshake_r),
        .out(out),
        .shandshake_r(shandshake_r),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .\state_reg[0]_rep (\state_reg[0]_rep ));
  LUT1 #(
    .INIT(2'h1)) 
    \bresp_cnt[0]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[1]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .I1(bresp_cnt_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[2]_i_1 
       (.I0(bresp_cnt_reg__0[2]),
        .I1(bresp_cnt_reg__0[1]),
        .I2(bresp_cnt_reg__0[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bresp_cnt[3]_i_1 
       (.I0(bresp_cnt_reg__0[3]),
        .I1(bresp_cnt_reg__0[0]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bresp_cnt[4]_i_1 
       (.I0(bresp_cnt_reg__0[4]),
        .I1(bresp_cnt_reg__0[2]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[0]),
        .I4(bresp_cnt_reg__0[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bresp_cnt[5]_i_1 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[3]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[1]),
        .I4(bresp_cnt_reg__0[2]),
        .I5(bresp_cnt_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[6]_i_1 
       (.I0(bresp_cnt_reg__0[6]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[7]_i_2 
       (.I0(bresp_cnt_reg__0[7]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .I2(bresp_cnt_reg__0[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bresp_cnt[7]_i_3 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[3]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[1]),
        .I4(bresp_cnt_reg__0[2]),
        .I5(bresp_cnt_reg__0[4]),
        .O(\bresp_cnt[7]_i_3_n_0 ));
  FDRE \bresp_cnt_reg[0] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[0]),
        .Q(bresp_cnt_reg__0[0]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[1] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[1]),
        .Q(bresp_cnt_reg__0[1]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[2] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[2]),
        .Q(bresp_cnt_reg__0[2]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[3] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[3]),
        .Q(bresp_cnt_reg__0[3]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[4] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[4]),
        .Q(bresp_cnt_reg__0[4]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[5] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[5]),
        .Q(bresp_cnt_reg__0[5]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[6] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[6]),
        .Q(bresp_cnt_reg__0[6]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[7] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[7]),
        .Q(bresp_cnt_reg__0[7]),
        .R(s_bresp_acc0));
  design_1_axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 bresp_fifo_0
       (.Q(cnt_read),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .bresp_push(bresp_push),
        .in({\s_bresp_acc_reg_n_0_[1] ,\s_bresp_acc_reg_n_0_[0] }),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mhandshake(mhandshake),
        .mhandshake_r(mhandshake_r),
        .shandshake_r(shandshake_r),
        .\skid_buffer_reg[1] (\skid_buffer_reg[1] ));
  FDRE bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(bid_fifo_0_n_5),
        .Q(si_rs_bvalid),
        .R(1'b0));
  FDRE mhandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mhandshake),
        .Q(mhandshake_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EACECCCC)) 
    \s_bresp_acc[0]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(\s_bresp_acc_reg_n_0_[0] ),
        .I2(\s_bresp_acc_reg_n_0_[1] ),
        .I3(m_axi_bresp[1]),
        .I4(mhandshake),
        .I5(s_bresp_acc0),
        .O(\s_bresp_acc[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \s_bresp_acc[1]_i_1 
       (.I0(\s_bresp_acc_reg_n_0_[1] ),
        .I1(m_axi_bresp[1]),
        .I2(mhandshake),
        .I3(s_bresp_acc0),
        .O(\s_bresp_acc[1]_i_1_n_0 ));
  FDRE \s_bresp_acc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[0]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \s_bresp_acc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[1]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[1] ),
        .R(1'b0));
  FDRE shandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(shandshake),
        .Q(shandshake_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_cmd_translator" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_cmd_translator
   (next_pending_r_reg,
    next_pending_r_reg_0,
    sel_first_reg_0,
    \axi_awaddr_reg[3] ,
    \axaddr_incr_reg[11] ,
    sel_first__0,
    Q,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg_1,
    \state_reg[0]_rep ,
    m_axi_awaddr,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    S,
    incr_next_pending,
    aclk,
    wrap_next_pending,
    sel_first_i,
    \m_payload_i_reg[39] ,
    \m_payload_i_reg[39]_0 ,
    sel_first_reg_1,
    O,
    sel_first_reg_2,
    sel_first_reg_3,
    \m_payload_i_reg[47] ,
    E,
    \m_payload_i_reg[47]_0 ,
    CO,
    \state_reg[1] ,
    si_rs_awvalid,
    \cnt_read_reg[1]_rep__1 ,
    \m_payload_i_reg[11] ,
    \m_payload_i_reg[38] ,
    m_valid_i_reg,
    D,
    m_valid_i_reg_0,
    \m_payload_i_reg[47]_1 ,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \m_payload_i_reg[6] ,
    \state_reg[0]_rep_0 );
  output next_pending_r_reg;
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output [3:0]\axi_awaddr_reg[3] ;
  output \axaddr_incr_reg[11] ;
  output sel_first__0;
  output [0:0]Q;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg_1;
  output \state_reg[0]_rep ;
  output [11:0]m_axi_awaddr;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [3:0]S;
  input incr_next_pending;
  input aclk;
  input wrap_next_pending;
  input sel_first_i;
  input \m_payload_i_reg[39] ;
  input \m_payload_i_reg[39]_0 ;
  input sel_first_reg_1;
  input [3:0]O;
  input sel_first_reg_2;
  input sel_first_reg_3;
  input \m_payload_i_reg[47] ;
  input [0:0]E;
  input [18:0]\m_payload_i_reg[47]_0 ;
  input [0:0]CO;
  input [1:0]\state_reg[1] ;
  input si_rs_awvalid;
  input \cnt_read_reg[1]_rep__1 ;
  input [7:0]\m_payload_i_reg[11] ;
  input \m_payload_i_reg[38] ;
  input [0:0]m_valid_i_reg;
  input [0:0]D;
  input m_valid_i_reg_0;
  input [3:0]\m_payload_i_reg[47]_1 ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [6:0]\m_payload_i_reg[6] ;
  input \state_reg[0]_rep_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [11:4]axaddr_incr_reg;
  wire axaddr_incr_reg_11__s_net_1;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [3:0]\axi_awaddr_reg[3] ;
  wire \axlen_cnt_reg[3] ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire [7:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire \m_payload_i_reg[47] ;
  wire [18:0]\m_payload_i_reg[47]_0 ;
  wire [3:0]\m_payload_i_reg[47]_1 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [0:0]m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first__0;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire si_rs_awvalid;
  wire \state_reg[0]_rep ;
  wire \state_reg[0]_rep_0 ;
  wire [1:0]\state_reg[1] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;

  assign \axaddr_incr_reg[11]  = axaddr_incr_reg_11__s_net_1;
  design_1_axi_protocol_converter_v2_1_9_b2s_incr_cmd incr_cmd_0
       (.CO(CO),
        .D(D),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[11]_0 (axaddr_incr_reg_11__s_net_1),
        .\axi_awaddr_reg[3] (\axi_awaddr_reg[3] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .incr_next_pending(incr_next_pending),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[47]_0 [17:16],\m_payload_i_reg[47]_0 [13:12],\m_payload_i_reg[47]_0 [3:0]}),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .m_valid_i_reg(m_valid_i_reg),
        .m_valid_i_reg_0(m_valid_i_reg_0),
        .next_pending_r_reg_0(next_pending_r_reg),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_2),
        .\state_reg[0]_rep (\state_reg[0]_rep_0 ),
        .\state_reg[1] (\state_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[3][0]_srl4_i_2 
       (.I0(s_axburst_eq1),
        .I1(\m_payload_i_reg[47]_0 [14]),
        .I2(s_axburst_eq0),
        .O(\state_reg[0]_rep ));
  FDRE s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39] ),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39]_0 ),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  design_1_axi_protocol_converter_v2_1_9_b2s_wrap_cmd wrap_cmd_0
       (.E(E),
        .aclk(aclk),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[3] (\axi_awaddr_reg[3] ),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\cnt_read_reg[1]_rep__1 (\cnt_read_reg[1]_rep__1 ),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47]_0 ),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[47]_1 ),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .m_valid_i_reg(m_valid_i_reg),
        .next_pending_r_reg_0(next_pending_r_reg_0),
        .next_pending_r_reg_1(next_pending_r_reg_1),
        .sel_first_reg_0(sel_first__0),
        .sel_first_reg_1(sel_first_reg_3),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[1] (\state_reg[1] ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ),
        .\wrap_second_len_r_reg[3]_2 (\wrap_second_len_r_reg[3]_1 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_cmd_translator" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_cmd_translator_2
   (incr_next_pending,
    next_pending_r_reg,
    sel_first_reg_0,
    \axi_araddr_reg[3] ,
    \axaddr_incr_reg[11] ,
    sel_first_reg_1,
    Q,
    \axlen_cnt_reg[1] ,
    next_pending_r_reg_0,
    r_rlast,
    \state_reg[0]_rep ,
    m_axi_araddr,
    \wrap_second_len_r_reg[3] ,
    \axaddr_offset_r_reg[3] ,
    S,
    aclk,
    wrap_next_pending,
    sel_first_i,
    \m_payload_i_reg[39] ,
    \m_payload_i_reg[39]_0 ,
    sel_first_reg_2,
    O,
    axi_arready_reg,
    axi_arready_reg_0,
    \m_payload_i_reg[47] ,
    E,
    \m_payload_i_reg[47]_0 ,
    \state_reg[1] ,
    si_rs_arvalid,
    CO,
    axi_arready_reg_1,
    \m_payload_i_reg[44] ,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[11] ,
    \m_payload_i_reg[38] ,
    \axaddr_offset_r_reg[3]_0 ,
    \m_payload_i_reg[35] ,
    m_valid_i_reg,
    D,
    axi_arready_reg_2,
    \m_payload_i_reg[47]_1 ,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \m_payload_i_reg[6] ,
    m_axi_arready);
  output incr_next_pending;
  output next_pending_r_reg;
  output sel_first_reg_0;
  output [3:0]\axi_araddr_reg[3] ;
  output \axaddr_incr_reg[11] ;
  output sel_first_reg_1;
  output [0:0]Q;
  output \axlen_cnt_reg[1] ;
  output next_pending_r_reg_0;
  output r_rlast;
  output \state_reg[0]_rep ;
  output [11:0]m_axi_araddr;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]S;
  input aclk;
  input wrap_next_pending;
  input sel_first_i;
  input \m_payload_i_reg[39] ;
  input \m_payload_i_reg[39]_0 ;
  input sel_first_reg_2;
  input [3:0]O;
  input axi_arready_reg;
  input axi_arready_reg_0;
  input \m_payload_i_reg[47] ;
  input [0:0]E;
  input [18:0]\m_payload_i_reg[47]_0 ;
  input [1:0]\state_reg[1] ;
  input si_rs_arvalid;
  input [0:0]CO;
  input axi_arready_reg_1;
  input \m_payload_i_reg[44] ;
  input [3:0]\m_payload_i_reg[3] ;
  input [3:0]\m_payload_i_reg[11] ;
  input \m_payload_i_reg[38] ;
  input \axaddr_offset_r_reg[3]_0 ;
  input \m_payload_i_reg[35] ;
  input [0:0]m_valid_i_reg;
  input [0:0]D;
  input axi_arready_reg_2;
  input [3:0]\m_payload_i_reg[47]_1 ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [2:0]\wrap_second_len_r_reg[3]_1 ;
  input [6:0]\m_payload_i_reg[6] ;
  input m_axi_arready;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [11:4]axaddr_incr_reg;
  wire axaddr_incr_reg_11__s_net_1;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire \axaddr_offset_r_reg[3]_0 ;
  wire [3:0]\axi_araddr_reg[3] ;
  wire axi_arready_reg;
  wire axi_arready_reg_0;
  wire axi_arready_reg_1;
  wire axi_arready_reg_2;
  wire \axlen_cnt_reg[1] ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[44] ;
  wire \m_payload_i_reg[47] ;
  wire [18:0]\m_payload_i_reg[47]_0 ;
  wire [3:0]\m_payload_i_reg[47]_1 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [0:0]m_valid_i_reg;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire r_rlast;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire si_rs_arvalid;
  wire \state_reg[0]_rep ;
  wire [1:0]\state_reg[1] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [2:0]\wrap_second_len_r_reg[3]_1 ;

  assign \axaddr_incr_reg[11]  = axaddr_incr_reg_11__s_net_1;
  design_1_axi_protocol_converter_v2_1_9_b2s_incr_cmd_3 incr_cmd_0
       (.CO(CO),
        .D(D),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[11]_0 (axaddr_incr_reg_11__s_net_1),
        .\axi_araddr_reg[3] (\axi_araddr_reg[3] ),
        .axi_arready_reg(axi_arready_reg),
        .axi_arready_reg_0(axi_arready_reg_1),
        .axi_arready_reg_1(axi_arready_reg_2),
        .\axlen_cnt_reg[1]_0 (\axlen_cnt_reg[1] ),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[44] ),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[47]_0 [17:16],\m_payload_i_reg[47]_0 [13:12],\m_payload_i_reg[47]_0 [3:0]}),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .m_valid_i_reg(m_valid_i_reg),
        .sel_first_reg_0(sel_first_reg_2),
        .\state_reg[1] (\state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    r_rlast_r_i_1
       (.I0(s_axburst_eq0),
        .I1(\m_payload_i_reg[47]_0 [14]),
        .I2(s_axburst_eq1),
        .O(r_rlast));
  FDRE s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39] ),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39]_0 ),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \state[1]_i_2 
       (.I0(s_axburst_eq1),
        .I1(\m_payload_i_reg[47]_0 [14]),
        .I2(s_axburst_eq0),
        .O(\state_reg[0]_rep ));
  design_1_axi_protocol_converter_v2_1_9_b2s_wrap_cmd_4 wrap_cmd_0
       (.E(E),
        .aclk(aclk),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[3] (\axi_araddr_reg[3] ),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_1 (\axaddr_offset_r_reg[3]_0 ),
        .axi_arready_reg(axi_arready_reg_0),
        .axi_arready_reg_0(axi_arready_reg_1),
        .m_axi_araddr(m_axi_araddr),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47]_0 ),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[47]_1 ),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .m_valid_i_reg(m_valid_i_reg),
        .next_pending_r_reg_0(next_pending_r_reg),
        .next_pending_r_reg_1(next_pending_r_reg_0),
        .sel_first_reg_0(sel_first_reg_1),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[1] (\state_reg[1] ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ),
        .\wrap_second_len_r_reg[3]_2 (\wrap_second_len_r_reg[3]_1 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_incr_cmd" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_incr_cmd
   (next_pending_r_reg_0,
    \axi_awaddr_reg[3] ,
    axaddr_incr_reg,
    \axaddr_incr_reg[11]_0 ,
    Q,
    \axlen_cnt_reg[3]_0 ,
    S,
    incr_next_pending,
    aclk,
    sel_first_reg_0,
    O,
    sel_first_reg_1,
    \m_payload_i_reg[47] ,
    CO,
    E,
    \m_payload_i_reg[46] ,
    \m_payload_i_reg[11] ,
    m_valid_i_reg,
    D,
    m_valid_i_reg_0,
    \state_reg[1] ,
    \state_reg[0]_rep );
  output next_pending_r_reg_0;
  output [3:0]\axi_awaddr_reg[3] ;
  output [7:0]axaddr_incr_reg;
  output \axaddr_incr_reg[11]_0 ;
  output [0:0]Q;
  output \axlen_cnt_reg[3]_0 ;
  output [3:0]S;
  input incr_next_pending;
  input aclk;
  input sel_first_reg_0;
  input [3:0]O;
  input sel_first_reg_1;
  input \m_payload_i_reg[47] ;
  input [0:0]CO;
  input [0:0]E;
  input [7:0]\m_payload_i_reg[46] ;
  input [7:0]\m_payload_i_reg[11] ;
  input [0:0]m_valid_i_reg;
  input [0:0]D;
  input m_valid_i_reg_0;
  input [1:0]\state_reg[1] ;
  input \state_reg[0]_rep ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire \axaddr_incr[4]_i_2_n_0 ;
  wire \axaddr_incr[4]_i_3_n_0 ;
  wire \axaddr_incr[4]_i_4_n_0 ;
  wire \axaddr_incr[4]_i_5_n_0 ;
  wire \axaddr_incr[8]_i_2_n_0 ;
  wire \axaddr_incr[8]_i_3_n_0 ;
  wire \axaddr_incr[8]_i_4_n_0 ;
  wire \axaddr_incr[8]_i_5_n_0 ;
  wire [7:0]axaddr_incr_reg;
  wire \axaddr_incr_reg[11]_0 ;
  wire \axaddr_incr_reg[4]_i_1_n_0 ;
  wire \axaddr_incr_reg[4]_i_1_n_1 ;
  wire \axaddr_incr_reg[4]_i_1_n_2 ;
  wire \axaddr_incr_reg[4]_i_1_n_3 ;
  wire \axaddr_incr_reg[4]_i_1_n_4 ;
  wire \axaddr_incr_reg[4]_i_1_n_5 ;
  wire \axaddr_incr_reg[4]_i_1_n_6 ;
  wire \axaddr_incr_reg[4]_i_1_n_7 ;
  wire \axaddr_incr_reg[8]_i_1_n_1 ;
  wire \axaddr_incr_reg[8]_i_1_n_2 ;
  wire \axaddr_incr_reg[8]_i_1_n_3 ;
  wire \axaddr_incr_reg[8]_i_1_n_4 ;
  wire \axaddr_incr_reg[8]_i_1_n_5 ;
  wire \axaddr_incr_reg[8]_i_1_n_6 ;
  wire \axaddr_incr_reg[8]_i_1_n_7 ;
  wire [3:0]\axi_awaddr_reg[3] ;
  wire \axlen_cnt[1]_i_1_n_0 ;
  wire \axlen_cnt[2]_i_1_n_0 ;
  wire \axlen_cnt[3]_i_2_n_0 ;
  wire \axlen_cnt[4]_i_1__0_n_0 ;
  wire \axlen_cnt[5]_i_1__0_n_0 ;
  wire \axlen_cnt[6]_i_1__0_n_0 ;
  wire \axlen_cnt[7]_i_2_n_0 ;
  wire \axlen_cnt[7]_i_3__0_n_0 ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire incr_next_pending;
  wire [7:0]\m_payload_i_reg[11] ;
  wire [7:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire [0:0]m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire next_pending_r_i_5_n_0;
  wire next_pending_r_reg_0;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire \state_reg[0]_rep ;
  wire [1:0]\state_reg[1] ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h559AAAAAAAAAAAAA)) 
    \axaddr_incr[0]_i_15 
       (.I0(\m_payload_i_reg[46] [3]),
        .I1(\state_reg[1] [0]),
        .I2(\state_reg[1] [1]),
        .I3(\state_reg[0]_rep ),
        .I4(\m_payload_i_reg[46] [4]),
        .I5(\m_payload_i_reg[46] [5]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0000AAAA559AAAAA)) 
    \axaddr_incr[0]_i_16 
       (.I0(\m_payload_i_reg[46] [2]),
        .I1(\state_reg[1] [0]),
        .I2(\state_reg[1] [1]),
        .I3(\state_reg[0]_rep ),
        .I4(\m_payload_i_reg[46] [5]),
        .I5(\m_payload_i_reg[46] [4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h00000000559AAAAA)) 
    \axaddr_incr[0]_i_17 
       (.I0(\m_payload_i_reg[46] [1]),
        .I1(\state_reg[1] [0]),
        .I2(\state_reg[1] [1]),
        .I3(\state_reg[0]_rep ),
        .I4(\m_payload_i_reg[46] [4]),
        .I5(\m_payload_i_reg[46] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000000000000559A)) 
    \axaddr_incr[0]_i_18 
       (.I0(\m_payload_i_reg[46] [0]),
        .I1(\state_reg[1] [0]),
        .I2(\state_reg[1] [1]),
        .I3(\state_reg[0]_rep ),
        .I4(\m_payload_i_reg[46] [4]),
        .I5(\m_payload_i_reg[46] [5]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_2 
       (.I0(\m_payload_i_reg[11] [3]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[3]),
        .O(\axaddr_incr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_3 
       (.I0(\m_payload_i_reg[11] [2]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[2]),
        .O(\axaddr_incr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_4 
       (.I0(\m_payload_i_reg[11] [1]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[1]),
        .O(\axaddr_incr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_5 
       (.I0(\m_payload_i_reg[11] [0]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[0]),
        .O(\axaddr_incr[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_2 
       (.I0(\m_payload_i_reg[11] [7]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[7]),
        .O(\axaddr_incr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_3 
       (.I0(\m_payload_i_reg[11] [6]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[6]),
        .O(\axaddr_incr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_4 
       (.I0(\m_payload_i_reg[11] [5]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[5]),
        .O(\axaddr_incr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_5 
       (.I0(\m_payload_i_reg[11] [4]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[4]),
        .O(\axaddr_incr[8]_i_5_n_0 ));
  FDRE \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[0]),
        .Q(\axi_awaddr_reg[3] [0]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1_n_5 ),
        .Q(axaddr_incr_reg[6]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1_n_4 ),
        .Q(axaddr_incr_reg[7]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[1]),
        .Q(\axi_awaddr_reg[3] [1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[2]),
        .Q(\axi_awaddr_reg[3] [2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[3]),
        .Q(\axi_awaddr_reg[3] [3]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1_n_7 ),
        .Q(axaddr_incr_reg[0]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[4]_i_1 
       (.CI(CO),
        .CO({\axaddr_incr_reg[4]_i_1_n_0 ,\axaddr_incr_reg[4]_i_1_n_1 ,\axaddr_incr_reg[4]_i_1_n_2 ,\axaddr_incr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[4]_i_1_n_4 ,\axaddr_incr_reg[4]_i_1_n_5 ,\axaddr_incr_reg[4]_i_1_n_6 ,\axaddr_incr_reg[4]_i_1_n_7 }),
        .S({\axaddr_incr[4]_i_2_n_0 ,\axaddr_incr[4]_i_3_n_0 ,\axaddr_incr[4]_i_4_n_0 ,\axaddr_incr[4]_i_5_n_0 }));
  FDRE \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1_n_6 ),
        .Q(axaddr_incr_reg[1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1_n_5 ),
        .Q(axaddr_incr_reg[2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1_n_4 ),
        .Q(axaddr_incr_reg[3]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1_n_7 ),
        .Q(axaddr_incr_reg[4]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[8]_i_1 
       (.CI(\axaddr_incr_reg[4]_i_1_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_1_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_1_n_1 ,\axaddr_incr_reg[8]_i_1_n_2 ,\axaddr_incr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[8]_i_1_n_4 ,\axaddr_incr_reg[8]_i_1_n_5 ,\axaddr_incr_reg[8]_i_1_n_6 ,\axaddr_incr_reg[8]_i_1_n_7 }),
        .S({\axaddr_incr[8]_i_2_n_0 ,\axaddr_incr[8]_i_3_n_0 ,\axaddr_incr[8]_i_4_n_0 ,\axaddr_incr[8]_i_5_n_0 }));
  FDRE \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1_n_6 ),
        .Q(axaddr_incr_reg[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \axlen_cnt[1]_i_1 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [6]),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg[3]_0 ),
        .O(\axlen_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [7]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg[3]_0 ),
        .O(\axlen_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
    \axlen_cnt[3]_i_2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg[3]_0 ),
        .I5(\m_payload_i_reg[47] ),
        .O(\axlen_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(Q),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(Q),
        .I5(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt[7]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .O(\axlen_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hA9AA)) 
    \axlen_cnt[7]_i_2 
       (.I0(\axlen_cnt_reg_n_0_[7] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt[7]_i_3__0_n_0 ),
        .O(\axlen_cnt[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axlen_cnt[7]_i_3__0 
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(Q),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[7]_i_3__0_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[4]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(m_valid_i_reg_0));
  FDRE \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[5]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(m_valid_i_reg_0));
  FDRE \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[6]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(m_valid_i_reg_0));
  FDRE \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[7]_i_2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(m_valid_i_reg_0));
  LUT5 #(
    .INIT(32'h55545555)) 
    next_pending_r_i_2
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[6] ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .I3(\axlen_cnt_reg_n_0_[7] ),
        .I4(next_pending_r_i_5_n_0),
        .O(\axlen_cnt_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    next_pending_r_i_5
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_i_5_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(\axaddr_incr_reg[11]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_incr_cmd" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_incr_cmd_3
   (incr_next_pending,
    \axi_araddr_reg[3] ,
    axaddr_incr_reg,
    \axaddr_incr_reg[11]_0 ,
    Q,
    \axlen_cnt_reg[1]_0 ,
    S,
    aclk,
    sel_first_reg_0,
    O,
    axi_arready_reg,
    \m_payload_i_reg[47] ,
    E,
    CO,
    \m_payload_i_reg[46] ,
    axi_arready_reg_0,
    \m_payload_i_reg[44] ,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[11] ,
    m_valid_i_reg,
    D,
    axi_arready_reg_1,
    m_axi_arready,
    \state_reg[1] );
  output incr_next_pending;
  output [3:0]\axi_araddr_reg[3] ;
  output [7:0]axaddr_incr_reg;
  output \axaddr_incr_reg[11]_0 ;
  output [0:0]Q;
  output \axlen_cnt_reg[1]_0 ;
  output [3:0]S;
  input aclk;
  input sel_first_reg_0;
  input [3:0]O;
  input axi_arready_reg;
  input \m_payload_i_reg[47] ;
  input [0:0]E;
  input [0:0]CO;
  input [7:0]\m_payload_i_reg[46] ;
  input axi_arready_reg_0;
  input \m_payload_i_reg[44] ;
  input [3:0]\m_payload_i_reg[3] ;
  input [3:0]\m_payload_i_reg[11] ;
  input [0:0]m_valid_i_reg;
  input [0:0]D;
  input axi_arready_reg_1;
  input m_axi_arready;
  input [1:0]\state_reg[1] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire \axaddr_incr[4]_i_2__0_n_0 ;
  wire \axaddr_incr[4]_i_3__0_n_0 ;
  wire \axaddr_incr[4]_i_4__0_n_0 ;
  wire \axaddr_incr[4]_i_5__0_n_0 ;
  wire \axaddr_incr[8]_i_2__0_n_0 ;
  wire \axaddr_incr[8]_i_3__0_n_0 ;
  wire \axaddr_incr[8]_i_4__0_n_0 ;
  wire \axaddr_incr[8]_i_5__0_n_0 ;
  wire [7:0]axaddr_incr_reg;
  wire \axaddr_incr_reg[11]_0 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_1 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_2 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_3 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_4 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_5 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_6 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_7 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_1 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_2 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_3 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_4 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_5 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_6 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_7 ;
  wire [3:0]\axi_araddr_reg[3] ;
  wire axi_arready_reg;
  wire axi_arready_reg_0;
  wire axi_arready_reg_1;
  wire \axlen_cnt[1]_i_1__1_n_0 ;
  wire \axlen_cnt[2]_i_1__1_n_0 ;
  wire \axlen_cnt[3]_i_2__0_n_0 ;
  wire \axlen_cnt[4]_i_1_n_0 ;
  wire \axlen_cnt[5]_i_1_n_0 ;
  wire \axlen_cnt[6]_i_1_n_0 ;
  wire \axlen_cnt[7]_i_2__0_n_0 ;
  wire \axlen_cnt[7]_i_3_n_0 ;
  wire \axlen_cnt_reg[1]_0 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[11] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[44] ;
  wire [7:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire [0:0]m_valid_i_reg;
  wire next_pending_r_i_2__1_n_0;
  wire next_pending_r_i_4__0_n_0;
  wire next_pending_r_reg_n_0;
  wire sel_first_reg_0;
  wire [1:0]\state_reg[1] ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \axaddr_incr[0]_i_15 
       (.I0(\m_payload_i_reg[46] [3]),
        .I1(\m_payload_i_reg[46] [4]),
        .I2(\m_payload_i_reg[46] [5]),
        .I3(m_axi_arready),
        .I4(\state_reg[1] [1]),
        .I5(\state_reg[1] [0]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h2A2A262A2A2A2A2A)) 
    \axaddr_incr[0]_i_16 
       (.I0(\m_payload_i_reg[46] [2]),
        .I1(\m_payload_i_reg[46] [5]),
        .I2(\m_payload_i_reg[46] [4]),
        .I3(m_axi_arready),
        .I4(\state_reg[1] [1]),
        .I5(\state_reg[1] [0]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0A0A060A0A0A0A0A)) 
    \axaddr_incr[0]_i_17 
       (.I0(\m_payload_i_reg[46] [1]),
        .I1(\m_payload_i_reg[46] [4]),
        .I2(\m_payload_i_reg[46] [5]),
        .I3(m_axi_arready),
        .I4(\state_reg[1] [1]),
        .I5(\state_reg[1] [0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0202010202020202)) 
    \axaddr_incr[0]_i_18 
       (.I0(\m_payload_i_reg[46] [0]),
        .I1(\m_payload_i_reg[46] [4]),
        .I2(\m_payload_i_reg[46] [5]),
        .I3(m_axi_arready),
        .I4(\state_reg[1] [1]),
        .I5(\state_reg[1] [0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_2__0 
       (.I0(\m_payload_i_reg[3] [3]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[3]),
        .O(\axaddr_incr[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_3__0 
       (.I0(\m_payload_i_reg[3] [2]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[2]),
        .O(\axaddr_incr[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_4__0 
       (.I0(\m_payload_i_reg[3] [1]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[1]),
        .O(\axaddr_incr[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_5__0 
       (.I0(\m_payload_i_reg[3] [0]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[0]),
        .O(\axaddr_incr[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_2__0 
       (.I0(\m_payload_i_reg[11] [3]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[7]),
        .O(\axaddr_incr[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_3__0 
       (.I0(\m_payload_i_reg[11] [2]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[6]),
        .O(\axaddr_incr[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_4__0 
       (.I0(\m_payload_i_reg[11] [1]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[5]),
        .O(\axaddr_incr[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_5__0 
       (.I0(\m_payload_i_reg[11] [0]),
        .I1(\axaddr_incr_reg[11]_0 ),
        .I2(axaddr_incr_reg[4]),
        .O(\axaddr_incr[8]_i_5__0_n_0 ));
  FDRE \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[0]),
        .Q(\axi_araddr_reg[3] [0]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_5 ),
        .Q(axaddr_incr_reg[6]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_4 ),
        .Q(axaddr_incr_reg[7]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[1]),
        .Q(\axi_araddr_reg[3] [1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[2]),
        .Q(\axi_araddr_reg[3] [2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[3]),
        .Q(\axi_araddr_reg[3] [3]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_7 ),
        .Q(axaddr_incr_reg[0]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[4]_i_1__0 
       (.CI(CO),
        .CO({\axaddr_incr_reg[4]_i_1__0_n_0 ,\axaddr_incr_reg[4]_i_1__0_n_1 ,\axaddr_incr_reg[4]_i_1__0_n_2 ,\axaddr_incr_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[4]_i_1__0_n_4 ,\axaddr_incr_reg[4]_i_1__0_n_5 ,\axaddr_incr_reg[4]_i_1__0_n_6 ,\axaddr_incr_reg[4]_i_1__0_n_7 }),
        .S({\axaddr_incr[4]_i_2__0_n_0 ,\axaddr_incr[4]_i_3__0_n_0 ,\axaddr_incr[4]_i_4__0_n_0 ,\axaddr_incr[4]_i_5__0_n_0 }));
  FDRE \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_6 ),
        .Q(axaddr_incr_reg[1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_5 ),
        .Q(axaddr_incr_reg[2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_4 ),
        .Q(axaddr_incr_reg[3]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_7 ),
        .Q(axaddr_incr_reg[4]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[8]_i_1__0 
       (.CI(\axaddr_incr_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_1__0_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_1__0_n_1 ,\axaddr_incr_reg[8]_i_1__0_n_2 ,\axaddr_incr_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[8]_i_1__0_n_4 ,\axaddr_incr_reg[8]_i_1__0_n_5 ,\axaddr_incr_reg[8]_i_1__0_n_6 ,\axaddr_incr_reg[8]_i_1__0_n_7 }),
        .S({\axaddr_incr[8]_i_2__0_n_0 ,\axaddr_incr[8]_i_3__0_n_0 ,\axaddr_incr[8]_i_4__0_n_0 ,\axaddr_incr[8]_i_5__0_n_0 }));
  FDRE \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_6 ),
        .Q(axaddr_incr_reg[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [6]),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg[1]_0 ),
        .O(\axlen_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [7]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg[1]_0 ),
        .O(\axlen_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg[1]_0 ),
        .I5(\m_payload_i_reg[47] ),
        .O(\axlen_cnt[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \axlen_cnt[3]_i_3__0 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[7] ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt_reg_n_0_[5] ),
        .I4(next_pending_r_i_4__0_n_0),
        .O(\axlen_cnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axlen_cnt[4]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(Q),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axlen_cnt[5]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(Q),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \axlen_cnt[6]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt[7]_i_3_n_0 ),
        .O(\axlen_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hA9AA)) 
    \axlen_cnt[7]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[7] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt[7]_i_3_n_0 ),
        .O(\axlen_cnt[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axlen_cnt[7]_i_3 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[4] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(Q),
        .O(\axlen_cnt[7]_i_3_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_2__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[4]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(axi_arready_reg_1));
  FDRE \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[5]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(axi_arready_reg_1));
  FDRE \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[6]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(axi_arready_reg_1));
  FDRE \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[7]_i_2__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(axi_arready_reg_1));
  LUT5 #(
    .INIT(32'hFFFF505C)) 
    next_pending_r_i_1__2
       (.I0(next_pending_r_i_2__1_n_0),
        .I1(next_pending_r_reg_n_0),
        .I2(axi_arready_reg_0),
        .I3(E),
        .I4(\m_payload_i_reg[44] ),
        .O(incr_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    next_pending_r_i_2__1
       (.I0(next_pending_r_i_4__0_n_0),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt_reg_n_0_[7] ),
        .O(next_pending_r_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    next_pending_r_i_4__0
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_i_4__0_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_arready_reg),
        .Q(\axaddr_incr_reg[11]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_r_channel" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_r_channel
   (m_valid_i_reg,
    \state_reg[1]_rep ,
    m_axi_rready,
    out,
    \skid_buffer_reg[46] ,
    r_push,
    aclk,
    r_rlast,
    si_rs_rready,
    m_axi_rvalid,
    in,
    areset_d1,
    D);
  output m_valid_i_reg;
  output \state_reg[1]_rep ;
  output m_axi_rready;
  output [33:0]out;
  output [12:0]\skid_buffer_reg[46] ;
  input r_push;
  input aclk;
  input r_rlast;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input areset_d1;
  input [11:0]D;

  wire [11:0]D;
  wire aclk;
  wire areset_d1;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_valid_i_reg;
  wire [33:0]out;
  wire r_push;
  wire r_push_r;
  wire r_rlast;
  wire rd_data_fifo_0_n_0;
  wire rd_data_fifo_0_n_3;
  wire si_rs_rready;
  wire [12:0]\skid_buffer_reg[46] ;
  wire \state_reg[1]_rep ;
  wire [12:0]trans_in;
  wire transaction_fifo_0_n_1;

  FDRE \r_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(trans_in[1]),
        .R(1'b0));
  FDRE \r_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(trans_in[11]),
        .R(1'b0));
  FDRE \r_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(trans_in[12]),
        .R(1'b0));
  FDRE \r_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(trans_in[2]),
        .R(1'b0));
  FDRE \r_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(trans_in[3]),
        .R(1'b0));
  FDRE \r_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(trans_in[4]),
        .R(1'b0));
  FDRE \r_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(trans_in[5]),
        .R(1'b0));
  FDRE \r_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(trans_in[6]),
        .R(1'b0));
  FDRE \r_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(trans_in[7]),
        .R(1'b0));
  FDRE \r_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(trans_in[8]),
        .R(1'b0));
  FDRE \r_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(trans_in[9]),
        .R(1'b0));
  FDRE \r_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(trans_in[10]),
        .R(1'b0));
  FDRE r_push_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_push),
        .Q(r_push_r),
        .R(1'b0));
  FDRE r_rlast_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_rlast),
        .Q(trans_in[0]),
        .R(1'b0));
  design_1_axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 rd_data_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[1]_rep__2_0 (rd_data_fifo_0_n_0),
        .\cnt_read_reg[2]_rep__0_0 (transaction_fifo_0_n_1),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_valid_i_reg(m_valid_i_reg),
        .out(out),
        .si_rs_rready(si_rs_rready),
        .\state_reg[1]_rep (rd_data_fifo_0_n_3));
  design_1_axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 transaction_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[0]_rep__3 (rd_data_fifo_0_n_3),
        .\cnt_read_reg[3]_rep__2 (m_valid_i_reg),
        .in(trans_in),
        .m_valid_i_reg(transaction_fifo_0_n_1),
        .r_push_r(r_push_r),
        .s_ready_i_reg(rd_data_fifo_0_n_0),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[46] (\skid_buffer_reg[46] ),
        .\state_reg[1]_rep (\state_reg[1]_rep ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm
   (\axlen_cnt_reg[7] ,
    Q,
    D,
    \axaddr_offset_r_reg[0] ,
    \axlen_cnt_reg[0] ,
    \wrap_second_len_r_reg[3] ,
    E,
    s_axburst_eq0_reg,
    wrap_next_pending,
    sel_first_i,
    s_axburst_eq1_reg,
    r_push_r_reg,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[0]_0 ,
    \axlen_cnt_reg[3] ,
    \axaddr_incr_reg[11] ,
    m_axi_arvalid,
    m_valid_i0,
    \m_payload_i_reg[0]_1 ,
    sel_first_reg,
    sel_first_reg_0,
    m_axi_arready,
    si_rs_arvalid,
    \axlen_cnt_reg[7]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3] ,
    \cnt_read_reg[1]_rep__0 ,
    s_axburst_eq1_reg_0,
    \m_payload_i_reg[44] ,
    \axlen_cnt_reg[0]_0 ,
    \wrap_second_len_r_reg[2] ,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[47] ,
    \m_payload_i_reg[35]_0 ,
    \axaddr_offset_r_reg[0]_0 ,
    \m_payload_i_reg[3] ,
    incr_next_pending,
    \m_payload_i_reg[44]_0 ,
    \state_reg[0]_0 ,
    next_pending_r_reg,
    areset_d1,
    sel_first_reg_1,
    sel_first_reg_2,
    s_axi_arvalid,
    s_ready_i_reg,
    sel_first_reg_3,
    aclk);
  output \axlen_cnt_reg[7] ;
  output [1:0]Q;
  output [1:0]D;
  output [0:0]\axaddr_offset_r_reg[0] ;
  output [0:0]\axlen_cnt_reg[0] ;
  output [1:0]\wrap_second_len_r_reg[3] ;
  output [0:0]E;
  output s_axburst_eq0_reg;
  output wrap_next_pending;
  output sel_first_i;
  output s_axburst_eq1_reg;
  output r_push_r_reg;
  output \m_payload_i_reg[0] ;
  output \m_payload_i_reg[0]_0 ;
  output [0:0]\axlen_cnt_reg[3] ;
  output \axaddr_incr_reg[11] ;
  output m_axi_arvalid;
  output m_valid_i0;
  output [0:0]\m_payload_i_reg[0]_1 ;
  output sel_first_reg;
  output sel_first_reg_0;
  input m_axi_arready;
  input si_rs_arvalid;
  input \axlen_cnt_reg[7]_0 ;
  input [1:0]\wrap_second_len_r_reg[3]_0 ;
  input \axaddr_offset_r_reg[3] ;
  input \cnt_read_reg[1]_rep__0 ;
  input s_axburst_eq1_reg_0;
  input [1:0]\m_payload_i_reg[44] ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [1:0]\wrap_second_len_r_reg[2] ;
  input \m_payload_i_reg[35] ;
  input [1:0]\m_payload_i_reg[47] ;
  input \m_payload_i_reg[35]_0 ;
  input [0:0]\axaddr_offset_r_reg[0]_0 ;
  input \m_payload_i_reg[3] ;
  input incr_next_pending;
  input \m_payload_i_reg[44]_0 ;
  input \state_reg[0]_0 ;
  input next_pending_r_reg;
  input areset_d1;
  input sel_first_reg_1;
  input sel_first_reg_2;
  input s_axi_arvalid;
  input s_ready_i_reg;
  input sel_first_reg_3;
  input aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire \axaddr_incr_reg[11] ;
  wire [0:0]\axaddr_offset_r_reg[0] ;
  wire [0:0]\axaddr_offset_r_reg[0]_0 ;
  wire \axaddr_offset_r_reg[3] ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire [0:0]\axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[7] ;
  wire \axlen_cnt_reg[7]_0 ;
  wire \cnt_read_reg[1]_rep__0 ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [0:0]\m_payload_i_reg[0]_1 ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[3] ;
  wire [1:0]\m_payload_i_reg[44] ;
  wire \m_payload_i_reg[44]_0 ;
  wire [1:0]\m_payload_i_reg[47] ;
  wire m_valid_i0;
  wire next_pending_r_reg;
  wire [1:0]next_state;
  wire r_push_r_reg;
  wire s_axburst_eq0_reg;
  wire s_axburst_eq1_reg;
  wire s_axburst_eq1_reg_0;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire si_rs_arvalid;
  wire \state_reg[0]_0 ;
  wire \wrap_cnt_r[3]_i_2__0_n_0 ;
  wire wrap_next_pending;
  wire [1:0]\wrap_second_len_r_reg[2] ;
  wire [1:0]\wrap_second_len_r_reg[3] ;
  wire [1:0]\wrap_second_len_r_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(sel_first_reg_2),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(\m_payload_i_reg[0] ),
        .I3(m_axi_arready),
        .O(\axaddr_incr_reg[11] ));
  LUT6 #(
    .INIT(64'hAAAAACAAAAAAA0AA)) 
    \axaddr_offset_r[0]_i_1__0 
       (.I0(\axaddr_offset_r_reg[0]_0 ),
        .I1(\m_payload_i_reg[44] [1]),
        .I2(Q[0]),
        .I3(si_rs_arvalid),
        .I4(Q[1]),
        .I5(\m_payload_i_reg[3] ),
        .O(\axaddr_offset_r_reg[0] ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(Q[1]),
        .I1(si_rs_arvalid),
        .I2(Q[0]),
        .I3(\m_payload_i_reg[44] [1]),
        .I4(\axlen_cnt_reg[0]_0 ),
        .I5(\axlen_cnt_reg[7]_0 ),
        .O(\axlen_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(\m_payload_i_reg[0] ),
        .I3(m_axi_arready),
        .O(\axlen_cnt_reg[3] ));
  LUT5 #(
    .INIT(32'h00002320)) 
    \axlen_cnt[7]_i_1 
       (.I0(m_axi_arready),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(si_rs_arvalid),
        .I4(\axlen_cnt_reg[7]_0 ),
        .O(\axlen_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_arvalid_INST_0
       (.I0(\m_payload_i_reg[0]_0 ),
        .I1(\m_payload_i_reg[0] ),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \m_payload_i[31]_i_1__0 
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(si_rs_arvalid),
        .O(\m_payload_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFF70FFFF)) 
    m_valid_i_i_1__1
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(si_rs_arvalid),
        .I3(s_axi_arvalid),
        .I4(s_ready_i_reg),
        .O(m_valid_i0));
  LUT5 #(
    .INIT(32'hFFABEEAA)) 
    next_pending_r_i_1__1
       (.I0(\m_payload_i_reg[44]_0 ),
        .I1(r_push_r_reg),
        .I2(E),
        .I3(\state_reg[0]_0 ),
        .I4(next_pending_r_reg),
        .O(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    r_push_r_i_1
       (.I0(m_axi_arready),
        .I1(\m_payload_i_reg[0] ),
        .I2(\m_payload_i_reg[0]_0 ),
        .O(r_push_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1__0
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[44] [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq0_reg));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1__0
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[44] [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq1_reg));
  LUT6 #(
    .INIT(64'hFFCFFFFFCCCCCCEE)) 
    sel_first_i_1__0
       (.I0(si_rs_arvalid),
        .I1(areset_d1),
        .I2(m_axi_arready),
        .I3(\m_payload_i_reg[0] ),
        .I4(\m_payload_i_reg[0]_0 ),
        .I5(sel_first_reg_1),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4C4CFCC)) 
    sel_first_i_1__3
       (.I0(m_axi_arready),
        .I1(sel_first_reg_2),
        .I2(Q[1]),
        .I3(si_rs_arvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4C4CFCC)) 
    sel_first_i_1__4
       (.I0(m_axi_arready),
        .I1(sel_first_reg_3),
        .I2(Q[1]),
        .I3(si_rs_arvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_reg_0));
  LUT6 #(
    .INIT(64'h0000CFFFCCCC8888)) 
    \state[0]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(\cnt_read_reg[1]_rep__0 ),
        .I2(s_axburst_eq1_reg_0),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(next_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00337000)) 
    \state[1]_i_1__0 
       (.I0(s_axburst_eq1_reg_0),
        .I1(\cnt_read_reg[1]_rep__0 ),
        .I2(m_axi_arready),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(\m_payload_i_reg[0] ),
        .O(next_state[1]));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(Q[0]),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(\m_payload_i_reg[0]_0 ),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(Q[1]),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE \state_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(\m_payload_i_reg[0] ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrap_boundary_axaddr_r[11]_i_1 
       (.I0(\m_payload_i_reg[0] ),
        .I1(si_rs_arvalid),
        .I2(\m_payload_i_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h5575AA8A5545AA8A)) 
    \wrap_cnt_r[0]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [0]),
        .I1(Q[0]),
        .I2(si_rs_arvalid),
        .I3(Q[1]),
        .I4(\axaddr_offset_r_reg[3] ),
        .I5(\axaddr_offset_r_reg[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wrap_cnt_r[3]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3] [1]),
        .I1(\wrap_second_len_r_reg[2] [0]),
        .I2(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .I3(\wrap_second_len_r_reg[2] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDD11DD11DD11DDF1)) 
    \wrap_cnt_r[3]_i_2__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [0]),
        .I1(E),
        .I2(\m_payload_i_reg[35] ),
        .I3(\axaddr_offset_r_reg[0] ),
        .I4(\m_payload_i_reg[47] [0]),
        .I5(\m_payload_i_reg[47] [1]),
        .O(\wrap_cnt_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
    \wrap_second_len_r[0]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [0]),
        .I1(Q[0]),
        .I2(si_rs_arvalid),
        .I3(Q[1]),
        .I4(\axaddr_offset_r_reg[3] ),
        .I5(\axaddr_offset_r_reg[0] ),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    \wrap_second_len_r[3]_i_1__0 
       (.I0(\axaddr_offset_r_reg[0] ),
        .I1(\m_payload_i_reg[35] ),
        .I2(\m_payload_i_reg[47] [0]),
        .I3(\m_payload_i_reg[35]_0 ),
        .I4(E),
        .I5(\wrap_second_len_r_reg[3]_0 [1]),
        .O(\wrap_second_len_r_reg[3] [1]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_simple_fifo" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_simple_fifo
   (\cnt_read_reg[0]_rep__0_0 ,
    \cnt_read_reg[1]_rep__1_0 ,
    \state_reg[0]_rep ,
    SR,
    bresp_push,
    bvalid_i_reg,
    out,
    b_push,
    shandshake_r,
    areset_d1,
    Q,
    mhandshake_r,
    si_rs_bready,
    si_rs_bvalid,
    \cnt_read_reg[1]_0 ,
    in,
    aclk);
  output \cnt_read_reg[0]_rep__0_0 ;
  output \cnt_read_reg[1]_rep__1_0 ;
  output \state_reg[0]_rep ;
  output [0:0]SR;
  output bresp_push;
  output bvalid_i_reg;
  output [11:0]out;
  input b_push;
  input shandshake_r;
  input areset_d1;
  input [7:0]Q;
  input mhandshake_r;
  input si_rs_bready;
  input si_rs_bvalid;
  input [1:0]\cnt_read_reg[1]_0 ;
  input [15:0]in;
  input aclk;

  wire [7:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bresp_push;
  wire bvalid_i_i_2_n_0;
  wire bvalid_i_reg;
  wire [1:1]cnt_read;
  wire \cnt_read[0]_i_1_n_0 ;
  wire [1:0]cnt_read_0;
  wire \cnt_read_reg[0]_rep__0_0 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire [1:0]\cnt_read_reg[1]_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep__1_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire [15:0]in;
  wire \memory_reg[3][0]_srl4_i_2__0_n_0 ;
  wire \memory_reg[3][0]_srl4_i_3_n_0 ;
  wire \memory_reg[3][0]_srl4_i_4_n_0 ;
  wire \memory_reg[3][0]_srl4_i_5_n_0 ;
  wire \memory_reg[3][0]_srl4_n_0 ;
  wire \memory_reg[3][1]_srl4_n_0 ;
  wire \memory_reg[3][2]_srl4_n_0 ;
  wire \memory_reg[3][3]_srl4_n_0 ;
  wire \memory_reg[3][4]_srl4_n_0 ;
  wire \memory_reg[3][5]_srl4_n_0 ;
  wire \memory_reg[3][6]_srl4_n_0 ;
  wire \memory_reg[3][7]_srl4_n_0 ;
  wire mhandshake_r;
  wire [11:0]out;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire \state_reg[0]_rep ;

  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bresp_cnt[7]_i_1 
       (.I0(areset_d1),
        .I1(bresp_push),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    bvalid_i_i_1
       (.I0(bvalid_i_i_2_n_0),
        .I1(si_rs_bready),
        .I2(si_rs_bvalid),
        .I3(areset_d1),
        .O(bvalid_i_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF00070707)) 
    bvalid_i_i_2
       (.I0(\cnt_read_reg[0]_rep__0_0 ),
        .I1(\cnt_read_reg[1]_rep__1_0 ),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_0 [1]),
        .I4(\cnt_read_reg[1]_0 [0]),
        .I5(si_rs_bvalid),
        .O(bvalid_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(\cnt_read_reg[0]_rep__0_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1 
       (.I0(\cnt_read_reg[0]_rep__0_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_rep__1_0 ),
        .O(cnt_read));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read_0[0]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read),
        .Q(cnt_read_0[1]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read),
        .Q(\cnt_read_reg[1]_rep__1_0 ),
        .S(areset_d1));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\memory_reg[3][0]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000090)) 
    \memory_reg[3][0]_srl4_i_1__0 
       (.I0(Q[7]),
        .I1(\memory_reg[3][7]_srl4_n_0 ),
        .I2(\memory_reg[3][0]_srl4_i_2__0_n_0 ),
        .I3(\memory_reg[3][0]_srl4_i_3_n_0 ),
        .I4(\memory_reg[3][0]_srl4_i_4_n_0 ),
        .I5(\memory_reg[3][0]_srl4_i_5_n_0 ),
        .O(bresp_push));
  LUT5 #(
    .INIT(32'h82820082)) 
    \memory_reg[3][0]_srl4_i_2__0 
       (.I0(mhandshake_r),
        .I1(\memory_reg[3][6]_srl4_n_0 ),
        .I2(Q[6]),
        .I3(\memory_reg[3][5]_srl4_n_0 ),
        .I4(Q[5]),
        .O(\memory_reg[3][0]_srl4_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \memory_reg[3][0]_srl4_i_3 
       (.I0(\memory_reg[3][1]_srl4_n_0 ),
        .I1(Q[1]),
        .I2(\memory_reg[3][2]_srl4_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\memory_reg[3][4]_srl4_n_0 ),
        .O(\memory_reg[3][0]_srl4_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFFFFFF222)) 
    \memory_reg[3][0]_srl4_i_4 
       (.I0(Q[1]),
        .I1(\memory_reg[3][1]_srl4_n_0 ),
        .I2(\cnt_read_reg[0]_rep__0_0 ),
        .I3(\cnt_read_reg[1]_rep__1_0 ),
        .I4(\memory_reg[3][0]_srl4_n_0 ),
        .I5(Q[0]),
        .O(\memory_reg[3][0]_srl4_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \memory_reg[3][0]_srl4_i_5 
       (.I0(Q[5]),
        .I1(\memory_reg[3][5]_srl4_n_0 ),
        .I2(Q[3]),
        .I3(\memory_reg[3][3]_srl4_n_0 ),
        .I4(\memory_reg[3][4]_srl4_n_0 ),
        .I5(Q[4]),
        .O(\memory_reg[3][0]_srl4_i_5_n_0 ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][10]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][11]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][12]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][13]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][14]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][15]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][16]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][17]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][18]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][19]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\memory_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][2]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[2]),
        .Q(\memory_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][3]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[3]),
        .Q(\memory_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][4]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(1'b0),
        .Q(\memory_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][5]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(1'b0),
        .Q(\memory_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][6]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(1'b0),
        .Q(\memory_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][7]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(1'b0),
        .Q(\memory_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][8]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[0]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][9]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \state[0]_i_2 
       (.I0(\cnt_read_reg[1]_rep__1_0 ),
        .I1(\cnt_read_reg[0]_rep__0_0 ),
        .O(\state_reg[0]_rep ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_simple_fifo" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0
   (Q,
    mhandshake,
    m_axi_bready,
    \skid_buffer_reg[1] ,
    bresp_push,
    shandshake_r,
    m_axi_bvalid,
    mhandshake_r,
    in,
    aclk,
    areset_d1);
  output [1:0]Q;
  output mhandshake;
  output m_axi_bready;
  output [1:0]\skid_buffer_reg[1] ;
  input bresp_push;
  input shandshake_r;
  input m_axi_bvalid;
  input mhandshake_r;
  input [1:0]in;
  input aclk;
  input areset_d1;

  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire bresp_push;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire [1:0]in;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire shandshake_r;
  wire [1:0]\skid_buffer_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1__0 
       (.I0(Q[0]),
        .I1(bresp_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1__0 
       (.I0(Q[0]),
        .I1(bresp_push),
        .I2(shandshake_r),
        .I3(Q[1]),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_bready_INST_0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(mhandshake_r),
        .O(m_axi_bready));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\skid_buffer_reg[1] [0]));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\skid_buffer_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    mhandshake_r_i_1
       (.I0(m_axi_bvalid),
        .I1(mhandshake_r),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(mhandshake));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_simple_fifo" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1
   (\cnt_read_reg[1]_rep__2_0 ,
    m_valid_i_reg,
    m_axi_rready,
    \state_reg[1]_rep ,
    out,
    si_rs_rready,
    m_axi_rvalid,
    \cnt_read_reg[2]_rep__0_0 ,
    in,
    aclk,
    areset_d1);
  output \cnt_read_reg[1]_rep__2_0 ;
  output m_valid_i_reg;
  output m_axi_rready;
  output \state_reg[1]_rep ;
  output [33:0]out;
  input si_rs_rready;
  input m_axi_rvalid;
  input \cnt_read_reg[2]_rep__0_0 ;
  input [33:0]in;
  input aclk;
  input areset_d1;

  wire aclk;
  wire areset_d1;
  wire [4:0]cnt_read;
  wire \cnt_read[0]_i_1__1_n_0 ;
  wire \cnt_read[1]_i_1__1_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[4]_i_1_n_0 ;
  wire \cnt_read[4]_i_2_n_0 ;
  wire \cnt_read[4]_i_3_n_0 ;
  wire \cnt_read_reg[0]_rep__0_n_0 ;
  wire \cnt_read_reg[0]_rep__1_n_0 ;
  wire \cnt_read_reg[0]_rep__2_n_0 ;
  wire \cnt_read_reg[0]_rep__3_n_0 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep__1_n_0 ;
  wire \cnt_read_reg[1]_rep__2_0 ;
  wire \cnt_read_reg[1]_rep__2_n_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire \cnt_read_reg[2]_rep__0_0 ;
  wire \cnt_read_reg[2]_rep__0_n_0 ;
  wire \cnt_read_reg[2]_rep__1_n_0 ;
  wire \cnt_read_reg[2]_rep__2_n_0 ;
  wire \cnt_read_reg[2]_rep_n_0 ;
  wire \cnt_read_reg[3]_rep__0_n_0 ;
  wire \cnt_read_reg[3]_rep__1_n_0 ;
  wire \cnt_read_reg[3]_rep__2_n_0 ;
  wire \cnt_read_reg[3]_rep_n_0 ;
  wire \cnt_read_reg[4]_rep__0_n_0 ;
  wire \cnt_read_reg[4]_rep__1_n_0 ;
  wire \cnt_read_reg[4]_rep__2_n_0 ;
  wire \cnt_read_reg[4]_rep_n_0 ;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_valid_i_reg;
  wire [33:0]out;
  wire si_rs_rready;
  wire \state_reg[1]_rep ;
  wire wr_en0;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h69)) 
    \cnt_read[0]_i_1__1 
       (.I0(\cnt_read_reg[0]_rep__3_n_0 ),
        .I1(\cnt_read_reg[1]_rep__2_0 ),
        .I2(wr_en0),
        .O(\cnt_read[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \cnt_read[1]_i_1__1 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(\cnt_read_reg[1]_rep__2_0 ),
        .I2(wr_en0),
        .I3(\cnt_read_reg[1]_rep__2_n_0 ),
        .O(\cnt_read[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \cnt_read[2]_i_1 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__2_0 ),
        .I3(wr_en0),
        .I4(\cnt_read_reg[2]_rep__2_n_0 ),
        .O(\cnt_read[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \cnt_read[3]_i_1 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(wr_en0),
        .I2(\cnt_read_reg[1]_rep__2_0 ),
        .I3(\cnt_read_reg[0]_rep__2_n_0 ),
        .I4(\cnt_read_reg[2]_rep__2_n_0 ),
        .I5(\cnt_read_reg[3]_rep__2_n_0 ),
        .O(\cnt_read[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cnt_read[3]_i_2 
       (.I0(m_valid_i_reg),
        .I1(si_rs_rready),
        .O(\cnt_read_reg[1]_rep__2_0 ));
  LUT5 #(
    .INIT(32'h9AA69AAA)) 
    \cnt_read[4]_i_1 
       (.I0(\cnt_read_reg[4]_rep__2_n_0 ),
        .I1(\cnt_read[4]_i_2_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_n_0 ),
        .I3(\cnt_read_reg[3]_rep__2_n_0 ),
        .I4(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h75FFFFFF)) 
    \cnt_read[4]_i_2 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(m_valid_i_reg),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .I4(\cnt_read_reg[0]_rep__2_n_0 ),
        .O(\cnt_read[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \cnt_read[4]_i_3 
       (.I0(\cnt_read_reg[0]_rep__3_n_0 ),
        .I1(m_valid_i_reg),
        .I2(si_rs_rready),
        .I3(wr_en0),
        .I4(\cnt_read_reg[1]_rep__2_n_0 ),
        .O(\cnt_read[4]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__3 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__3_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read[2]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(cnt_read[3]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(cnt_read[4]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__2_n_0 ),
        .S(areset_d1));
  LUT5 #(
    .INIT(32'hF77F777F)) 
    m_axi_rready_INST_0
       (.I0(\cnt_read_reg[4]_rep__2_n_0 ),
        .I1(\cnt_read_reg[3]_rep__2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__2_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_n_0 ),
        .I4(\cnt_read_reg[0]_rep__2_n_0 ),
        .O(m_axi_rready));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    m_valid_i_i_2
       (.I0(\cnt_read_reg[3]_rep__2_n_0 ),
        .I1(\cnt_read_reg[4]_rep__2_n_0 ),
        .I2(\cnt_read_reg[0]_rep__3_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_n_0 ),
        .I4(\cnt_read_reg[1]_rep__2_n_0 ),
        .I5(\cnt_read_reg[2]_rep__0_0 ),
        .O(m_valid_i_reg));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'hAA2A2AAA2A2A2AAA)) 
    \memory_reg[31][0]_srl32_i_1 
       (.I0(m_axi_rvalid),
        .I1(\cnt_read_reg[4]_rep__2_n_0 ),
        .I2(\cnt_read_reg[3]_rep__2_n_0 ),
        .I3(\cnt_read_reg[1]_rep__2_n_0 ),
        .I4(\cnt_read_reg[2]_rep__2_n_0 ),
        .I5(\cnt_read_reg[0]_rep__3_n_0 ),
        .O(wr_en0));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][13]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[13]),
        .Q31(\NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][14]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[14]),
        .Q31(\NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][15]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[15]),
        .Q31(\NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][16]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[16]),
        .Q31(\NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][17]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[17]),
        .Q31(\NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][18]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[18]),
        .Q31(\NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][19]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[19]),
        .Q31(\NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][20]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[20]),
        .Q(out[20]),
        .Q31(\NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][21]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[21]),
        .Q(out[21]),
        .Q31(\NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][22]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[22]),
        .Q(out[22]),
        .Q31(\NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][23]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[23]),
        .Q(out[23]),
        .Q31(\NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][24]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[24]),
        .Q(out[24]),
        .Q31(\NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][25]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[25]),
        .Q(out[25]),
        .Q31(\NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][26]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[26]),
        .Q(out[26]),
        .Q31(\NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][27]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[27]),
        .Q(out[27]),
        .Q31(\NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][28]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[28]),
        .Q(out[28]),
        .Q31(\NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][29]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[29]),
        .Q(out[29]),
        .Q31(\NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][30]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[30]),
        .Q(out[30]),
        .Q31(\NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][31]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[31]),
        .Q(out[31]),
        .Q31(\NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][32]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[32]),
        .Q(out[32]),
        .Q31(\NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][33]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[33]),
        .Q(out[33]),
        .Q31(\NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h7C000000)) 
    \state[1]_i_4 
       (.I0(\cnt_read_reg[0]_rep__3_n_0 ),
        .I1(\cnt_read_reg[2]_rep__2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__2_n_0 ),
        .I3(\cnt_read_reg[3]_rep__2_n_0 ),
        .I4(\cnt_read_reg[4]_rep__2_n_0 ),
        .O(\state_reg[1]_rep ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_simple_fifo" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2
   (\state_reg[1]_rep ,
    m_valid_i_reg,
    \skid_buffer_reg[46] ,
    s_ready_i_reg,
    r_push_r,
    si_rs_rready,
    \cnt_read_reg[3]_rep__2 ,
    \cnt_read_reg[0]_rep__3 ,
    in,
    aclk,
    areset_d1);
  output \state_reg[1]_rep ;
  output m_valid_i_reg;
  output [12:0]\skid_buffer_reg[46] ;
  input s_ready_i_reg;
  input r_push_r;
  input si_rs_rready;
  input \cnt_read_reg[3]_rep__2 ;
  input \cnt_read_reg[0]_rep__3 ;
  input [12:0]in;
  input aclk;
  input areset_d1;

  wire aclk;
  wire areset_d1;
  wire [4:0]cnt_read;
  wire \cnt_read[0]_i_1__2_n_0 ;
  wire \cnt_read[1]_i_1__2_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_2__0_n_0 ;
  wire \cnt_read[4]_i_3__0_n_0 ;
  wire \cnt_read_reg[0]_rep__0_n_0 ;
  wire \cnt_read_reg[0]_rep__1_n_0 ;
  wire \cnt_read_reg[0]_rep__3 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire \cnt_read_reg[2]_rep__0_n_0 ;
  wire \cnt_read_reg[2]_rep_n_0 ;
  wire \cnt_read_reg[3]_rep__0_n_0 ;
  wire \cnt_read_reg[3]_rep__2 ;
  wire \cnt_read_reg[3]_rep_n_0 ;
  wire \cnt_read_reg[4]_rep__0_n_0 ;
  wire \cnt_read_reg[4]_rep_n_0 ;
  wire [12:0]in;
  wire m_valid_i_reg;
  wire r_push_r;
  wire s_ready_i_reg;
  wire si_rs_rready;
  wire [12:0]\skid_buffer_reg[46] ;
  wire \state_reg[1]_rep ;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \cnt_read[0]_i_1__2 
       (.I0(\cnt_read_reg[0]_rep__1_n_0 ),
        .I1(s_ready_i_reg),
        .I2(r_push_r),
        .O(\cnt_read[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \cnt_read[1]_i_1__2 
       (.I0(\cnt_read_reg[0]_rep__1_n_0 ),
        .I1(r_push_r),
        .I2(s_ready_i_reg),
        .I3(\cnt_read_reg[1]_rep__0_n_0 ),
        .O(\cnt_read[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \cnt_read[2]_i_1__0 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__0_n_0 ),
        .I2(r_push_r),
        .I3(s_ready_i_reg),
        .I4(\cnt_read_reg[2]_rep__0_n_0 ),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \cnt_read[3]_i_1__0 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(s_ready_i_reg),
        .I2(r_push_r),
        .I3(\cnt_read_reg[0]_rep__0_n_0 ),
        .I4(\cnt_read_reg[2]_rep__0_n_0 ),
        .I5(\cnt_read_reg[3]_rep__0_n_0 ),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AA69AAA)) 
    \cnt_read[4]_i_1__0 
       (.I0(\cnt_read_reg[4]_rep__0_n_0 ),
        .I1(\cnt_read[4]_i_2__0_n_0 ),
        .I2(\cnt_read_reg[2]_rep__0_n_0 ),
        .I3(\cnt_read_reg[3]_rep__0_n_0 ),
        .I4(\cnt_read[4]_i_3__0_n_0 ),
        .O(\cnt_read[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5DFFFFFF)) 
    \cnt_read[4]_i_2__0 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(si_rs_rready),
        .I2(\cnt_read_reg[3]_rep__2 ),
        .I3(r_push_r),
        .I4(\cnt_read_reg[0]_rep__0_n_0 ),
        .O(\cnt_read[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \cnt_read[4]_i_3__0 
       (.I0(\cnt_read_reg[0]_rep__1_n_0 ),
        .I1(r_push_r),
        .I2(si_rs_rready),
        .I3(\cnt_read_reg[3]_rep__2 ),
        .I4(\cnt_read_reg[1]_rep__0_n_0 ),
        .O(\cnt_read[4]_i_3__0_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[0]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__2_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read[2]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[2]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[2]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(cnt_read[3]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[3]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[3]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(cnt_read[4]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[4]_rep_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[4]_rep__0_n_0 ),
        .S(areset_d1));
  LUT5 #(
    .INIT(32'h80000000)) 
    m_valid_i_i_3
       (.I0(\cnt_read_reg[2]_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__1_n_0 ),
        .I2(\cnt_read_reg[1]_rep__0_n_0 ),
        .I3(\cnt_read_reg[4]_rep__0_n_0 ),
        .I4(\cnt_read_reg[3]_rep__0_n_0 ),
        .O(m_valid_i_reg));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[0]),
        .Q(\skid_buffer_reg[46] [0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[10]),
        .Q(\skid_buffer_reg[46] [10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[11]),
        .Q(\skid_buffer_reg[46] [11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[12]),
        .Q(\skid_buffer_reg[46] [12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[1]),
        .Q(\skid_buffer_reg[46] [1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[2]),
        .Q(\skid_buffer_reg[46] [2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[3]),
        .Q(\skid_buffer_reg[46] [3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[4]),
        .Q(\skid_buffer_reg[46] [4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[5]),
        .Q(\skid_buffer_reg[46] [5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[6]),
        .Q(\skid_buffer_reg[46] [6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[7]),
        .Q(\skid_buffer_reg[46] [7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[8]),
        .Q(\skid_buffer_reg[46] [8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "processing_system7_0_axi_periph/\s00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[9]),
        .Q(\skid_buffer_reg[46] [9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h4011555555555555)) 
    \state[1]_i_3 
       (.I0(\cnt_read_reg[0]_rep__3 ),
        .I1(\cnt_read_reg[1]_rep__0_n_0 ),
        .I2(\cnt_read_reg[0]_rep__0_n_0 ),
        .I3(\cnt_read_reg[2]_rep__0_n_0 ),
        .I4(\cnt_read_reg[4]_rep__0_n_0 ),
        .I5(\cnt_read_reg[3]_rep__0_n_0 ),
        .O(\state_reg[1]_rep ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm
   (E,
    \axlen_cnt_reg[7] ,
    \axlen_cnt_reg[7]_0 ,
    \axlen_cnt_reg[7]_1 ,
    \axlen_cnt_reg[7]_2 ,
    s_axburst_eq0_reg,
    wrap_next_pending,
    sel_first_i,
    incr_next_pending,
    s_axburst_eq1_reg,
    next_pending_r_reg,
    \axlen_cnt_reg[3] ,
    \axaddr_offset_r_reg[0] ,
    D,
    \wrap_cnt_r_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    axaddr_offset,
    \axaddr_incr_reg[11] ,
    \m_payload_i_reg[0] ,
    m_axi_awvalid,
    sel_first_reg,
    sel_first_reg_0,
    si_rs_awvalid,
    \axlen_cnt_reg[6] ,
    Q,
    next_pending_r_reg_0,
    \m_payload_i_reg[44] ,
    \state_reg[1]_0 ,
    next_pending_r_reg_1,
    \axlen_cnt_reg[0] ,
    \axaddr_offset_r_reg[1] ,
    \m_payload_i_reg[47] ,
    \m_payload_i_reg[35] ,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3] ,
    \m_payload_i_reg[3] ,
    areset_d1,
    sel_first_reg_1,
    \cnt_read_reg[1]_rep__1 ,
    s_axburst_eq1_reg_0,
    m_axi_awready,
    sel_first_reg_2,
    \cnt_read_reg[1]_rep__1_0 ,
    \cnt_read_reg[0]_rep__0 ,
    sel_first__0,
    aclk);
  output [0:0]E;
  output \axlen_cnt_reg[7] ;
  output \axlen_cnt_reg[7]_0 ;
  output \axlen_cnt_reg[7]_1 ;
  output \axlen_cnt_reg[7]_2 ;
  output s_axburst_eq0_reg;
  output wrap_next_pending;
  output sel_first_i;
  output incr_next_pending;
  output s_axburst_eq1_reg;
  output next_pending_r_reg;
  output [0:0]\axlen_cnt_reg[3] ;
  output [1:0]\axaddr_offset_r_reg[0] ;
  output [0:0]D;
  output [3:0]\wrap_cnt_r_reg[3] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [0:0]axaddr_offset;
  output \axaddr_incr_reg[11] ;
  output [0:0]\m_payload_i_reg[0] ;
  output m_axi_awvalid;
  output sel_first_reg;
  output sel_first_reg_0;
  input si_rs_awvalid;
  input \axlen_cnt_reg[6] ;
  input [1:0]Q;
  input next_pending_r_reg_0;
  input \m_payload_i_reg[44] ;
  input \state_reg[1]_0 ;
  input next_pending_r_reg_1;
  input [0:0]\axlen_cnt_reg[0] ;
  input \axaddr_offset_r_reg[1] ;
  input [1:0]\m_payload_i_reg[47] ;
  input \m_payload_i_reg[35] ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [1:0]\axaddr_offset_r_reg[3] ;
  input \m_payload_i_reg[3] ;
  input areset_d1;
  input sel_first_reg_1;
  input \cnt_read_reg[1]_rep__1 ;
  input s_axburst_eq1_reg_0;
  input m_axi_awready;
  input sel_first_reg_2;
  input \cnt_read_reg[1]_rep__1_0 ;
  input \cnt_read_reg[0]_rep__0 ;
  input sel_first__0;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire \axaddr_incr_reg[11] ;
  wire [0:0]axaddr_offset;
  wire [1:0]\axaddr_offset_r_reg[0] ;
  wire \axaddr_offset_r_reg[1] ;
  wire [1:0]\axaddr_offset_r_reg[3] ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[6] ;
  wire \axlen_cnt_reg[7] ;
  wire \axlen_cnt_reg[7]_0 ;
  wire \axlen_cnt_reg[7]_1 ;
  wire \axlen_cnt_reg[7]_2 ;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire \cnt_read_reg[1]_rep__1_0 ;
  wire incr_next_pending;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [0:0]\m_payload_i_reg[0] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[3] ;
  wire \m_payload_i_reg[44] ;
  wire [1:0]\m_payload_i_reg[47] ;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire [1:0]next_state;
  wire s_axburst_eq0_reg;
  wire s_axburst_eq1_reg;
  wire s_axburst_eq1_reg_0;
  wire sel_first__0;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire si_rs_awvalid;
  wire \state_reg[1]_0 ;
  wire \wrap_cnt_r[3]_i_2_n_0 ;
  wire [3:0]\wrap_cnt_r_reg[3] ;
  wire wrap_next_pending;
  wire \wrap_second_len_r[0]_i_2_n_0 ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \axaddr_incr[0]_i_1 
       (.I0(sel_first_reg_2),
        .I1(\axlen_cnt_reg[7]_2 ),
        .I2(\axlen_cnt_reg[7] ),
        .I3(\axlen_cnt_reg[7]_0 ),
        .O(\axaddr_incr_reg[11] ));
  LUT6 #(
    .INIT(64'hAAAAACAAAAAAA0AA)) 
    \axaddr_offset_r[0]_i_1 
       (.I0(\axaddr_offset_r_reg[3] [0]),
        .I1(Q[1]),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(si_rs_awvalid),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\m_payload_i_reg[3] ),
        .O(axaddr_offset));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1 
       (.I0(\axaddr_offset_r_reg[0] [0]),
        .I1(si_rs_awvalid),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(Q[1]),
        .I4(\axlen_cnt_reg[0] ),
        .I5(\axlen_cnt_reg[6] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hCCFE)) 
    \axlen_cnt[3]_i_1 
       (.I0(si_rs_awvalid),
        .I1(\axlen_cnt_reg[7]_2 ),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(\axaddr_offset_r_reg[0] [0]),
        .O(\axlen_cnt_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h0000CCFE)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(si_rs_awvalid),
        .I1(\axlen_cnt_reg[7]_2 ),
        .I2(\axlen_cnt_reg[7] ),
        .I3(\axlen_cnt_reg[7]_0 ),
        .I4(\axlen_cnt_reg[6] ),
        .O(\axlen_cnt_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_awvalid_INST_0
       (.I0(\axlen_cnt_reg[7]_0 ),
        .I1(\axlen_cnt_reg[7] ),
        .O(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[31]_i_1 
       (.I0(\axlen_cnt_reg[7]_2 ),
        .I1(si_rs_awvalid),
        .O(\m_payload_i_reg[0] ));
  LUT6 #(
    .INIT(64'hA000A0A0A800A8A8)) 
    \memory_reg[3][0]_srl4_i_1 
       (.I0(\axlen_cnt_reg[7]_0 ),
        .I1(m_axi_awready),
        .I2(\axlen_cnt_reg[7] ),
        .I3(\cnt_read_reg[0]_rep__0 ),
        .I4(\cnt_read_reg[1]_rep__1_0 ),
        .I5(s_axburst_eq1_reg_0),
        .O(\axlen_cnt_reg[7]_2 ));
  LUT5 #(
    .INIT(32'hFFFF44F0)) 
    next_pending_r_i_1
       (.I0(E),
        .I1(next_pending_r_reg_0),
        .I2(\axlen_cnt_reg[6] ),
        .I3(next_pending_r_reg),
        .I4(\m_payload_i_reg[44] ),
        .O(incr_next_pending));
  LUT5 #(
    .INIT(32'hFFAEBBAA)) 
    next_pending_r_i_1__0
       (.I0(\m_payload_i_reg[44] ),
        .I1(next_pending_r_reg),
        .I2(E),
        .I3(\state_reg[1]_0 ),
        .I4(next_pending_r_reg_1),
        .O(wrap_next_pending));
  LUT6 #(
    .INIT(64'h0CAE0CFF00FF00FF)) 
    next_pending_r_i_3
       (.I0(s_axburst_eq1_reg_0),
        .I1(\cnt_read_reg[1]_rep__1_0 ),
        .I2(\cnt_read_reg[0]_rep__0 ),
        .I3(\axlen_cnt_reg[7] ),
        .I4(m_axi_awready),
        .I5(\axlen_cnt_reg[7]_0 ),
        .O(next_pending_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1
       (.I0(wrap_next_pending),
        .I1(Q[0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq0_reg));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1
       (.I0(wrap_next_pending),
        .I1(Q[0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq1_reg));
  LUT6 #(
    .INIT(64'hCCCEFCFFCCCECCCE)) 
    sel_first_i_1
       (.I0(si_rs_awvalid),
        .I1(areset_d1),
        .I2(\axlen_cnt_reg[7]_0 ),
        .I3(\axlen_cnt_reg[7] ),
        .I4(\axlen_cnt_reg[7]_2 ),
        .I5(sel_first_reg_1),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440F04)) 
    sel_first_i_1__1
       (.I0(\axlen_cnt_reg[7]_2 ),
        .I1(sel_first_reg_2),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(si_rs_awvalid),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(areset_d1),
        .O(sel_first_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440F04)) 
    sel_first_i_1__2
       (.I0(\axlen_cnt_reg[7]_2 ),
        .I1(sel_first__0),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(si_rs_awvalid),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(areset_d1),
        .O(sel_first_reg_0));
  LUT6 #(
    .INIT(64'hF232FE32FE3EFE3E)) 
    \state[0]_i_1 
       (.I0(si_rs_awvalid),
        .I1(\axlen_cnt_reg[7]_0 ),
        .I2(\axlen_cnt_reg[7] ),
        .I3(\cnt_read_reg[1]_rep__1 ),
        .I4(s_axburst_eq1_reg_0),
        .I5(m_axi_awready),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'h20E0202000E00000)) 
    \state[1]_i_1 
       (.I0(m_axi_awready),
        .I1(\axlen_cnt_reg[7] ),
        .I2(\axlen_cnt_reg[7]_0 ),
        .I3(\cnt_read_reg[0]_rep__0 ),
        .I4(\cnt_read_reg[1]_rep__1_0 ),
        .I5(s_axburst_eq1_reg_0),
        .O(next_state[1]));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(\axaddr_offset_r_reg[0] [0]),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(\axlen_cnt_reg[7]_0 ),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(\axaddr_offset_r_reg[0] [1]),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE \state_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(\axlen_cnt_reg[7] ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrap_boundary_axaddr_r[11]_i_1__0 
       (.I0(\axlen_cnt_reg[7] ),
        .I1(si_rs_awvalid),
        .I2(\axlen_cnt_reg[7]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAA4AA55555455)) 
    \wrap_cnt_r[0]_i_1 
       (.I0(\wrap_second_len_r[0]_i_2_n_0 ),
        .I1(axaddr_offset),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(si_rs_awvalid),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(\wrap_cnt_r_reg[3] [0]));
  LUT5 #(
    .INIT(32'h23106754)) 
    \wrap_cnt_r[1]_i_1 
       (.I0(\wrap_second_len_r[0]_i_2_n_0 ),
        .I1(E),
        .I2(\wrap_second_len_r_reg[3]_0 [0]),
        .I3(\wrap_second_len_r_reg[3]_0 [1]),
        .I4(\axaddr_offset_r_reg[1] ),
        .O(\wrap_cnt_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hA999A9AAAAAAAAAA)) 
    \wrap_cnt_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [2]),
        .I1(\wrap_second_len_r[0]_i_2_n_0 ),
        .I2(axaddr_offset),
        .I3(E),
        .I4(\wrap_second_len_r_reg[3]_0 [0]),
        .I5(\wrap_second_len_r_reg[3] [1]),
        .O(\wrap_cnt_r_reg[3] [2]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wrap_cnt_r[3]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [3]),
        .I1(\wrap_second_len_r_reg[3] [1]),
        .I2(\wrap_cnt_r[3]_i_2_n_0 ),
        .I3(\wrap_second_len_r_reg[3] [2]),
        .O(\wrap_cnt_r_reg[3] [3]));
  LUT6 #(
    .INIT(64'hAAAE0004AAAEFFFF)) 
    \wrap_cnt_r[3]_i_2 
       (.I0(axaddr_offset),
        .I1(\axaddr_offset_r_reg[1] ),
        .I2(\m_payload_i_reg[47] [1]),
        .I3(\m_payload_i_reg[47] [0]),
        .I4(E),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(\wrap_cnt_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF1FF00000100)) 
    \wrap_second_len_r[0]_i_1 
       (.I0(\wrap_second_len_r[0]_i_2_n_0 ),
        .I1(axaddr_offset),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(si_rs_awvalid),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'h0000000004000404)) 
    \wrap_second_len_r[0]_i_2 
       (.I0(axaddr_offset),
        .I1(\axaddr_offset_r_reg[1] ),
        .I2(\m_payload_i_reg[35] ),
        .I3(E),
        .I4(\axaddr_offset_r_reg[3] [1]),
        .I5(\m_payload_i_reg[47] [0]),
        .O(\wrap_second_len_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2222EEE2EEEE2222)) 
    \wrap_second_len_r[1]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_0 [1]),
        .I1(E),
        .I2(\m_payload_i_reg[47] [0]),
        .I3(\m_payload_i_reg[47] [1]),
        .I4(axaddr_offset),
        .I5(\axaddr_offset_r_reg[1] ),
        .O(\wrap_second_len_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hE2E2E2E22E22E2E2)) 
    \wrap_second_len_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_0 [2]),
        .I1(E),
        .I2(\m_payload_i_reg[47] [0]),
        .I3(\m_payload_i_reg[47] [1]),
        .I4(\axaddr_offset_r_reg[1] ),
        .I5(axaddr_offset),
        .O(\wrap_second_len_r_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    \wrap_second_len_r[3]_i_1 
       (.I0(axaddr_offset),
        .I1(\axaddr_offset_r_reg[1] ),
        .I2(\m_payload_i_reg[47] [0]),
        .I3(\m_payload_i_reg[35] ),
        .I4(E),
        .I5(\wrap_second_len_r_reg[3]_0 [3]),
        .O(\wrap_second_len_r_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_wrap_cmd" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_wrap_cmd
   (next_pending_r_reg_0,
    sel_first_reg_0,
    next_pending_r_reg_1,
    m_axi_awaddr,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    wrap_next_pending,
    aclk,
    sel_first_reg_1,
    E,
    \m_payload_i_reg[47] ,
    \state_reg[1] ,
    si_rs_awvalid,
    \cnt_read_reg[1]_rep__1 ,
    axaddr_incr_reg,
    \m_payload_i_reg[38] ,
    \axaddr_incr_reg[3] ,
    \m_payload_i_reg[47]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    m_valid_i_reg,
    \wrap_second_len_r_reg[3]_2 ,
    \m_payload_i_reg[6] );
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output next_pending_r_reg_1;
  output [11:0]m_axi_awaddr;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  input wrap_next_pending;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input [18:0]\m_payload_i_reg[47] ;
  input [1:0]\state_reg[1] ;
  input si_rs_awvalid;
  input \cnt_read_reg[1]_rep__1 ;
  input [7:0]axaddr_incr_reg;
  input \m_payload_i_reg[38] ;
  input [3:0]\axaddr_incr_reg[3] ;
  input [3:0]\m_payload_i_reg[47]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]m_valid_i_reg;
  input [3:0]\wrap_second_len_r_reg[3]_2 ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [0:0]E;
  wire aclk;
  wire [7:0]axaddr_incr_reg;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [11:0]axaddr_wrap;
  wire [11:0]axaddr_wrap0;
  wire \axaddr_wrap[0]_i_1_n_0 ;
  wire \axaddr_wrap[10]_i_1_n_0 ;
  wire \axaddr_wrap[11]_i_1_n_0 ;
  wire \axaddr_wrap[11]_i_3_n_0 ;
  wire \axaddr_wrap[11]_i_8_n_0 ;
  wire \axaddr_wrap[1]_i_1_n_0 ;
  wire \axaddr_wrap[2]_i_1_n_0 ;
  wire \axaddr_wrap[3]_i_1_n_0 ;
  wire \axaddr_wrap[3]_i_3_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[3]_i_6_n_0 ;
  wire \axaddr_wrap[4]_i_1_n_0 ;
  wire \axaddr_wrap[5]_i_1_n_0 ;
  wire \axaddr_wrap[6]_i_1_n_0 ;
  wire \axaddr_wrap[7]_i_1_n_0 ;
  wire \axaddr_wrap[8]_i_1_n_0 ;
  wire \axaddr_wrap[9]_i_1_n_0 ;
  wire \axaddr_wrap_reg[11]_i_2_n_1 ;
  wire \axaddr_wrap_reg[11]_i_2_n_2 ;
  wire \axaddr_wrap_reg[11]_i_2_n_3 ;
  wire \axaddr_wrap_reg[3]_i_2_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2_n_3 ;
  wire \axlen_cnt[0]_i_1__0_n_0 ;
  wire \axlen_cnt[1]_i_1__0_n_0 ;
  wire \axlen_cnt[2]_i_1__0_n_0 ;
  wire \axlen_cnt[3]_i_1__1_n_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire [11:0]m_axi_awaddr;
  wire \m_payload_i_reg[38] ;
  wire [18:0]\m_payload_i_reg[47] ;
  wire [3:0]\m_payload_i_reg[47]_0 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [0:0]m_valid_i_reg;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_awvalid;
  wire [1:0]\state_reg[1] ;
  wire [11:0]wrap_boundary_axaddr_r;
  wire [3:0]wrap_cnt_r;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:0]\wrap_second_len_r_reg[3]_2 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_2_CO_UNCONNECTED ;

  FDRE \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[0]_i_1 
       (.I0(\m_payload_i_reg[47] [0]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[0]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[0]),
        .O(\axaddr_wrap[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[10]_i_1 
       (.I0(\m_payload_i_reg[47] [10]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[10]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[10]),
        .O(\axaddr_wrap[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[11]_i_1 
       (.I0(\m_payload_i_reg[47] [11]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[11]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[11]),
        .O(\axaddr_wrap[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \axaddr_wrap[11]_i_3 
       (.I0(wrap_cnt_r[3]),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axaddr_wrap[11]_i_8_n_0 ),
        .O(\axaddr_wrap[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \axaddr_wrap[11]_i_8 
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(wrap_cnt_r[2]),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(wrap_cnt_r[1]),
        .I4(wrap_cnt_r[0]),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(\axaddr_wrap[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[1]_i_1 
       (.I0(\m_payload_i_reg[47] [1]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[1]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[1]),
        .O(\axaddr_wrap[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[2]_i_1 
       (.I0(\m_payload_i_reg[47] [2]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[2]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[2]),
        .O(\axaddr_wrap[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[3]_i_1 
       (.I0(\m_payload_i_reg[47] [3]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[3]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[3]),
        .O(\axaddr_wrap[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(axaddr_wrap[3]),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(axaddr_wrap[2]),
        .I1(\m_payload_i_reg[47] [12]),
        .I2(\m_payload_i_reg[47] [13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(axaddr_wrap[1]),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(axaddr_wrap[0]),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[4]_i_1 
       (.I0(\m_payload_i_reg[47] [4]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[4]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[4]),
        .O(\axaddr_wrap[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[5]_i_1 
       (.I0(\m_payload_i_reg[47] [5]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[5]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[5]),
        .O(\axaddr_wrap[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[6]_i_1 
       (.I0(\m_payload_i_reg[47] [6]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[6]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[6]),
        .O(\axaddr_wrap[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[7]_i_1 
       (.I0(\m_payload_i_reg[47] [7]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[7]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[7]),
        .O(\axaddr_wrap[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[8]_i_1 
       (.I0(\m_payload_i_reg[47] [8]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[8]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[8]),
        .O(\axaddr_wrap[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[9]_i_1 
       (.I0(\m_payload_i_reg[47] [9]),
        .I1(\cnt_read_reg[1]_rep__1 ),
        .I2(axaddr_wrap0[9]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[9]),
        .O(\axaddr_wrap[9]_i_1_n_0 ));
  FDRE \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[0]_i_1_n_0 ),
        .Q(axaddr_wrap[0]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[10]_i_1_n_0 ),
        .Q(axaddr_wrap[10]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[11]_i_1_n_0 ),
        .Q(axaddr_wrap[11]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_2 
       (.CI(\axaddr_wrap_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_2_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_2_n_1 ,\axaddr_wrap_reg[11]_i_2_n_2 ,\axaddr_wrap_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[11:8]),
        .S(axaddr_wrap[11:8]));
  FDRE \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[1]_i_1_n_0 ),
        .Q(axaddr_wrap[1]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[2]_i_1_n_0 ),
        .Q(axaddr_wrap[2]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[3]_i_1_n_0 ),
        .Q(axaddr_wrap[3]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2_n_0 ,\axaddr_wrap_reg[3]_i_2_n_1 ,\axaddr_wrap_reg[3]_i_2_n_2 ,\axaddr_wrap_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(axaddr_wrap[3:0]),
        .O(axaddr_wrap0[3:0]),
        .S({\axaddr_wrap[3]_i_3_n_0 ,\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap[3]_i_6_n_0 }));
  FDRE \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[4]_i_1_n_0 ),
        .Q(axaddr_wrap[4]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[5]_i_1_n_0 ),
        .Q(axaddr_wrap[5]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[6]_i_1_n_0 ),
        .Q(axaddr_wrap[6]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[7]_i_1_n_0 ),
        .Q(axaddr_wrap[7]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\axaddr_wrap_reg[3]_i_2_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2_n_0 ,\axaddr_wrap_reg[7]_i_2_n_1 ,\axaddr_wrap_reg[7]_i_2_n_2 ,\axaddr_wrap_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[7:4]),
        .S(axaddr_wrap[7:4]));
  FDRE \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[8]_i_1_n_0 ),
        .Q(axaddr_wrap[8]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[9]_i_1_n_0 ),
        .Q(axaddr_wrap[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A3A0)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(\m_payload_i_reg[47] [15]),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(E),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAC3AAC3AAC3AAC0)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(\m_payload_i_reg[47] [16]),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(E),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAACCC3AAAACCC0)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(\m_payload_i_reg[47] [17]),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(E),
        .I5(\m_payload_i_reg[47] [18]),
        .O(\axlen_cnt[3]_i_1__1_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[0]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[0]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[0]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [0]),
        .O(m_axi_awaddr[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[10]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[10]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[6]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [10]),
        .O(m_axi_awaddr[10]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[11]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[11]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[7]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [11]),
        .O(m_axi_awaddr[11]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[1]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[1]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [1]),
        .O(m_axi_awaddr[1]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[2]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[2]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [2]),
        .O(m_axi_awaddr[2]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[3]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[3]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [3]),
        .O(m_axi_awaddr[3]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[4]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[4]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [4]),
        .O(m_axi_awaddr[4]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[5]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[5]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [5]),
        .O(m_axi_awaddr[5]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[6]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[6]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [6]),
        .O(m_axi_awaddr[6]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[7]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[7]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [7]),
        .O(m_axi_awaddr[7]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[8]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[8]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[4]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [8]),
        .O(m_axi_awaddr[8]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[9]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[9]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[5]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [9]),
        .O(m_axi_awaddr[9]));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB00)) 
    next_pending_r_i_2__0
       (.I0(\state_reg[1] [1]),
        .I1(si_rs_awvalid),
        .I2(\state_reg[1] [0]),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_reg_1));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [0]),
        .Q(wrap_boundary_axaddr_r[0]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [10]),
        .Q(wrap_boundary_axaddr_r[10]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [11]),
        .Q(wrap_boundary_axaddr_r[11]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [1]),
        .Q(wrap_boundary_axaddr_r[1]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [2]),
        .Q(wrap_boundary_axaddr_r[2]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [3]),
        .Q(wrap_boundary_axaddr_r[3]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [4]),
        .Q(wrap_boundary_axaddr_r[4]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [5]),
        .Q(wrap_boundary_axaddr_r[5]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [6]),
        .Q(wrap_boundary_axaddr_r[6]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [7]),
        .Q(wrap_boundary_axaddr_r[7]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [8]),
        .Q(wrap_boundary_axaddr_r[8]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [9]),
        .Q(wrap_boundary_axaddr_r[9]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [0]),
        .Q(wrap_cnt_r[0]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [1]),
        .Q(wrap_cnt_r[1]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [2]),
        .Q(wrap_cnt_r[2]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [3]),
        .Q(wrap_cnt_r[3]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_9_b2s_wrap_cmd" *) 
module design_1_axi_protocol_converter_v2_1_9_b2s_wrap_cmd_4
   (next_pending_r_reg_0,
    sel_first_reg_0,
    next_pending_r_reg_1,
    m_axi_araddr,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    wrap_next_pending,
    aclk,
    axi_arready_reg,
    E,
    \m_payload_i_reg[47] ,
    \state_reg[1] ,
    si_rs_arvalid,
    axi_arready_reg_0,
    axaddr_incr_reg,
    \m_payload_i_reg[38] ,
    \axaddr_incr_reg[3] ,
    \axaddr_offset_r_reg[3]_1 ,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[47]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    m_valid_i_reg,
    \wrap_second_len_r_reg[3]_2 ,
    \m_payload_i_reg[6] );
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output next_pending_r_reg_1;
  output [11:0]m_axi_araddr;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  input wrap_next_pending;
  input aclk;
  input axi_arready_reg;
  input [0:0]E;
  input [18:0]\m_payload_i_reg[47] ;
  input [1:0]\state_reg[1] ;
  input si_rs_arvalid;
  input axi_arready_reg_0;
  input [7:0]axaddr_incr_reg;
  input \m_payload_i_reg[38] ;
  input [3:0]\axaddr_incr_reg[3] ;
  input \axaddr_offset_r_reg[3]_1 ;
  input \m_payload_i_reg[35] ;
  input [3:0]\m_payload_i_reg[47]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]m_valid_i_reg;
  input [2:0]\wrap_second_len_r_reg[3]_2 ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [0:0]E;
  wire aclk;
  wire [7:0]axaddr_incr_reg;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_offset_r_reg[3]_1 ;
  wire \axaddr_wrap[0]_i_1__0_n_0 ;
  wire \axaddr_wrap[10]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_3__0_n_0 ;
  wire \axaddr_wrap[11]_i_8__0_n_0 ;
  wire \axaddr_wrap[1]_i_1__0_n_0 ;
  wire \axaddr_wrap[2]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_3_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[3]_i_6_n_0 ;
  wire \axaddr_wrap[4]_i_1__0_n_0 ;
  wire \axaddr_wrap[5]_i_1__0_n_0 ;
  wire \axaddr_wrap[6]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_1__0_n_0 ;
  wire \axaddr_wrap[8]_i_1__0_n_0 ;
  wire \axaddr_wrap[9]_i_1__0_n_0 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_3 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_4 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_5 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_6 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_7 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_3 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_4 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_5 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_6 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_7 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_4 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_5 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_6 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_7 ;
  wire \axaddr_wrap_reg_n_0_[0] ;
  wire \axaddr_wrap_reg_n_0_[10] ;
  wire \axaddr_wrap_reg_n_0_[11] ;
  wire \axaddr_wrap_reg_n_0_[1] ;
  wire \axaddr_wrap_reg_n_0_[2] ;
  wire \axaddr_wrap_reg_n_0_[3] ;
  wire \axaddr_wrap_reg_n_0_[4] ;
  wire \axaddr_wrap_reg_n_0_[5] ;
  wire \axaddr_wrap_reg_n_0_[6] ;
  wire \axaddr_wrap_reg_n_0_[7] ;
  wire \axaddr_wrap_reg_n_0_[8] ;
  wire \axaddr_wrap_reg_n_0_[9] ;
  wire axi_arready_reg;
  wire axi_arready_reg_0;
  wire \axlen_cnt[0]_i_1__2_n_0 ;
  wire \axlen_cnt[1]_i_1__2_n_0 ;
  wire \axlen_cnt[2]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_1__2_n_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire [11:0]m_axi_araddr;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[38] ;
  wire [18:0]\m_payload_i_reg[47] ;
  wire [3:0]\m_payload_i_reg[47]_0 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [0:0]m_valid_i_reg;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire sel_first_reg_0;
  wire si_rs_arvalid;
  wire [1:0]\state_reg[1] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[0] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[10] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[11] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[1] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[2] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[3] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[4] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[5] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[6] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[7] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[8] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[9] ;
  wire \wrap_cnt_r[1]_i_1__0_n_0 ;
  wire \wrap_cnt_r_reg_n_0_[0] ;
  wire \wrap_cnt_r_reg_n_0_[1] ;
  wire \wrap_cnt_r_reg_n_0_[2] ;
  wire \wrap_cnt_r_reg_n_0_[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [2:0]\wrap_second_len_r_reg[3]_2 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_2__0_CO_UNCONNECTED ;

  FDRE \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[0]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_7 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[0] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [0]),
        .O(\axaddr_wrap[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[10]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_5 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[10] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [10]),
        .O(\axaddr_wrap[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[11]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_4 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[11] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [11]),
        .O(\axaddr_wrap[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \axaddr_wrap[11]_i_3__0 
       (.I0(\wrap_cnt_r_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axaddr_wrap[11]_i_8__0_n_0 ),
        .O(\axaddr_wrap[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \axaddr_wrap[11]_i_8__0 
       (.I0(\wrap_cnt_r_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\wrap_cnt_r_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\wrap_cnt_r_reg_n_0_[1] ),
        .O(\axaddr_wrap[11]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[1]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_6 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[1] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [1]),
        .O(\axaddr_wrap[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[2]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_5 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[2] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [2]),
        .O(\axaddr_wrap[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[3]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_4 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[3] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [3]),
        .O(\axaddr_wrap[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(\axaddr_wrap_reg_n_0_[3] ),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(\axaddr_wrap_reg_n_0_[2] ),
        .I1(\m_payload_i_reg[47] [12]),
        .I2(\m_payload_i_reg[47] [13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(\axaddr_wrap_reg_n_0_[1] ),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(\axaddr_wrap_reg_n_0_[0] ),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[4]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_7 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[4] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [4]),
        .O(\axaddr_wrap[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[5]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_6 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[5] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [5]),
        .O(\axaddr_wrap[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[6]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_5 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[6] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [6]),
        .O(\axaddr_wrap[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[7]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_4 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[7] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [7]),
        .O(\axaddr_wrap[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[8]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_7 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[8] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [8]),
        .O(\axaddr_wrap[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[9]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_6 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[9] ),
        .I3(axi_arready_reg_0),
        .I4(\m_payload_i_reg[47] [9]),
        .O(\axaddr_wrap[9]_i_1__0_n_0 ));
  FDRE \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[0]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[10]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[11]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_2__0 
       (.CI(\axaddr_wrap_reg[7]_i_2__0_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_2__0_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_2__0_n_1 ,\axaddr_wrap_reg[11]_i_2__0_n_2 ,\axaddr_wrap_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_wrap_reg[11]_i_2__0_n_4 ,\axaddr_wrap_reg[11]_i_2__0_n_5 ,\axaddr_wrap_reg[11]_i_2__0_n_6 ,\axaddr_wrap_reg[11]_i_2__0_n_7 }),
        .S({\axaddr_wrap_reg_n_0_[11] ,\axaddr_wrap_reg_n_0_[10] ,\axaddr_wrap_reg_n_0_[9] ,\axaddr_wrap_reg_n_0_[8] }));
  FDRE \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[1]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[2]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[3]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2__0_n_0 ,\axaddr_wrap_reg[3]_i_2__0_n_1 ,\axaddr_wrap_reg[3]_i_2__0_n_2 ,\axaddr_wrap_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_wrap_reg_n_0_[3] ,\axaddr_wrap_reg_n_0_[2] ,\axaddr_wrap_reg_n_0_[1] ,\axaddr_wrap_reg_n_0_[0] }),
        .O({\axaddr_wrap_reg[3]_i_2__0_n_4 ,\axaddr_wrap_reg[3]_i_2__0_n_5 ,\axaddr_wrap_reg[3]_i_2__0_n_6 ,\axaddr_wrap_reg[3]_i_2__0_n_7 }),
        .S({\axaddr_wrap[3]_i_3_n_0 ,\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap[3]_i_6_n_0 }));
  FDRE \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[4]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[5]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[6]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[7]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2__0 
       (.CI(\axaddr_wrap_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2__0_n_0 ,\axaddr_wrap_reg[7]_i_2__0_n_1 ,\axaddr_wrap_reg[7]_i_2__0_n_2 ,\axaddr_wrap_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_wrap_reg[7]_i_2__0_n_4 ,\axaddr_wrap_reg[7]_i_2__0_n_5 ,\axaddr_wrap_reg[7]_i_2__0_n_6 ,\axaddr_wrap_reg[7]_i_2__0_n_7 }),
        .S({\axaddr_wrap_reg_n_0_[7] ,\axaddr_wrap_reg_n_0_[6] ,\axaddr_wrap_reg_n_0_[5] ,\axaddr_wrap_reg_n_0_[4] }));
  FDRE \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[8]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[9]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A3A0)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(\m_payload_i_reg[47] [15]),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(E),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAC3AAC3AAC3AAC0)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(\m_payload_i_reg[47] [16]),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(E),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAACCC3AAAACCC0)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(\m_payload_i_reg[47] [17]),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(E),
        .I5(\m_payload_i_reg[47] [18]),
        .O(\axlen_cnt[3]_i_1__2_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[0]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[0] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [0]),
        .O(m_axi_araddr[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[10] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[6]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [10]),
        .O(m_axi_araddr[10]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[11] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[7]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [11]),
        .O(m_axi_araddr[11]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[1] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [1]),
        .O(m_axi_araddr[1]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[2] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [2]),
        .O(m_axi_araddr[2]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[3] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [3]),
        .O(m_axi_araddr[3]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[4] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [4]),
        .O(m_axi_araddr[4]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[5] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [5]),
        .O(m_axi_araddr[5]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[6] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [6]),
        .O(m_axi_araddr[6]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[7] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [7]),
        .O(m_axi_araddr[7]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[8] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[4]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [8]),
        .O(m_axi_araddr[8]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[9] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[5]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [9]),
        .O(m_axi_araddr[9]));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB00)) 
    next_pending_r_i_2__2
       (.I0(\state_reg[1] [0]),
        .I1(si_rs_arvalid),
        .I2(\state_reg[1] [1]),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_reg_1));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_arready_reg),
        .Q(sel_first_reg_0),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [0]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [10]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [11]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [1]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [2]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [3]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [4]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [5]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [6]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [7]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [8]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [9]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h13D320E0)) 
    \wrap_cnt_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [0]),
        .I1(E),
        .I2(\axaddr_offset_r_reg[3]_1 ),
        .I3(\m_payload_i_reg[35] ),
        .I4(\wrap_second_len_r_reg[3]_0 [1]),
        .O(\wrap_cnt_r[1]_i_1__0_n_0 ));
  FDRE \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [0]),
        .Q(\wrap_cnt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r[1]_i_1__0_n_0 ),
        .Q(\wrap_cnt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [1]),
        .Q(\wrap_cnt_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [2]),
        .Q(\wrap_cnt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_9_axi_register_slice" *) 
module design_1_axi_register_slice_v2_1_9_axi_register_slice
   (\skid_buffer_reg[61] ,
    \skid_buffer_reg[61]_0 ,
    si_rs_awvalid,
    s_ready_i_reg,
    si_rs_bready,
    si_rs_arvalid,
    s_ready_i_reg_0,
    si_rs_rready,
    Q,
    \s_arid_r_reg[11] ,
    \axaddr_incr_reg[11] ,
    CO,
    O,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[11]_0 ,
    \axaddr_incr_reg[7]_0 ,
    \axaddr_incr_reg[3] ,
    axaddr_offset,
    \axaddr_offset_r_reg[1] ,
    \wrap_second_len_r_reg[3] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    shandshake,
    \wrap_cnt_r_reg[2] ,
    D,
    \wrap_cnt_r_reg[2]_0 ,
    \axaddr_offset_r_reg[3] ,
    \axaddr_offset_r_reg[1]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    next_pending_r_reg_0,
    \axlen_cnt_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_offset_r_reg[0] ,
    \wrap_boundary_axaddr_r_reg[6]_0 ,
    \axaddr_offset_r_reg[0]_0 ,
    \axi_awaddr_reg[2] ,
    \axi_araddr_reg[2] ,
    \skid_buffer_reg[61]_1 ,
    \skid_buffer_reg[61]_2 ,
    aclk,
    m_valid_i0,
    aresetn,
    \cnt_read_reg[3]_rep__2 ,
    s_axi_rready,
    S,
    \m_payload_i_reg[3] ,
    \axaddr_offset_r_reg[3]_0 ,
    \state_reg[1]_rep ,
    \state_reg[1]_rep_0 ,
    \state_reg[0]_rep ,
    s_axi_awvalid,
    b_push,
    si_rs_bvalid,
    \wrap_second_len_r_reg[2] ,
    \state_reg[1]_rep_1 ,
    axaddr_offset_0,
    \axaddr_offset_r_reg[3]_1 ,
    \state_reg[1]_rep_2 ,
    \state_reg[0]_rep_0 ,
    sel_first,
    sel_first_1,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    out,
    \s_bresp_acc_reg[1] ,
    r_push_r_reg,
    \cnt_read_reg[4] ,
    axaddr_incr_reg,
    \axaddr_incr_reg[3]_0 ,
    E,
    \state_reg[1]_rep_3 );
  output \skid_buffer_reg[61] ;
  output \skid_buffer_reg[61]_0 ;
  output si_rs_awvalid;
  output s_ready_i_reg;
  output si_rs_bready;
  output si_rs_arvalid;
  output s_ready_i_reg_0;
  output si_rs_rready;
  output [53:0]Q;
  output [53:0]\s_arid_r_reg[11] ;
  output [7:0]\axaddr_incr_reg[11] ;
  output [0:0]CO;
  output [3:0]O;
  output [3:0]\axaddr_incr_reg[7] ;
  output [3:0]\axaddr_incr_reg[11]_0 ;
  output [0:0]\axaddr_incr_reg[7]_0 ;
  output [3:0]\axaddr_incr_reg[3] ;
  output [2:0]axaddr_offset;
  output \axaddr_offset_r_reg[1] ;
  output \wrap_second_len_r_reg[3] ;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg;
  output shandshake;
  output [0:0]\wrap_cnt_r_reg[2] ;
  output [1:0]D;
  output \wrap_cnt_r_reg[2]_0 ;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output \axaddr_offset_r_reg[1]_0 ;
  output \wrap_second_len_r_reg[3]_0 ;
  output next_pending_r_reg_0;
  output \axlen_cnt_reg[3]_0 ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \axaddr_offset_r_reg[0] ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  output \axaddr_offset_r_reg[0]_0 ;
  output \axi_awaddr_reg[2] ;
  output \axi_araddr_reg[2] ;
  output [13:0]\skid_buffer_reg[61]_1 ;
  output [46:0]\skid_buffer_reg[61]_2 ;
  input aclk;
  input m_valid_i0;
  input aresetn;
  input \cnt_read_reg[3]_rep__2 ;
  input s_axi_rready;
  input [3:0]S;
  input [3:0]\m_payload_i_reg[3] ;
  input [2:0]\axaddr_offset_r_reg[3]_0 ;
  input \state_reg[1]_rep ;
  input \state_reg[1]_rep_0 ;
  input \state_reg[0]_rep ;
  input s_axi_awvalid;
  input b_push;
  input si_rs_bvalid;
  input [2:0]\wrap_second_len_r_reg[2] ;
  input \state_reg[1]_rep_1 ;
  input [0:0]axaddr_offset_0;
  input [2:0]\axaddr_offset_r_reg[3]_1 ;
  input \state_reg[1]_rep_2 ;
  input \state_reg[0]_rep_0 ;
  input sel_first;
  input sel_first_1;
  input s_axi_bready;
  input s_axi_arvalid;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [11:0]out;
  input [1:0]\s_bresp_acc_reg[1] ;
  input [12:0]r_push_r_reg;
  input [33:0]\cnt_read_reg[4] ;
  input [3:0]axaddr_incr_reg;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [0:0]E;
  input [0:0]\state_reg[1]_rep_3 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [53:0]Q;
  wire [3:0]S;
  wire aclk;
  wire ar_pipe_n_2;
  wire aresetn;
  wire aw_pipe_n_1;
  wire aw_pipe_n_86;
  wire [3:0]axaddr_incr_reg;
  wire [7:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[11]_0 ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [0:0]\axaddr_incr_reg[7]_0 ;
  wire [2:0]axaddr_offset;
  wire [0:0]axaddr_offset_0;
  wire \axaddr_offset_r_reg[0] ;
  wire \axaddr_offset_r_reg[0]_0 ;
  wire \axaddr_offset_r_reg[1] ;
  wire \axaddr_offset_r_reg[1]_0 ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire [2:0]\axaddr_offset_r_reg[3]_0 ;
  wire [2:0]\axaddr_offset_r_reg[3]_1 ;
  wire \axi_araddr_reg[2] ;
  wire \axi_awaddr_reg[2] ;
  wire \axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[3]_0 ;
  wire b_push;
  wire \cnt_read_reg[3]_rep__2 ;
  wire [33:0]\cnt_read_reg[4] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire m_valid_i0;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire [11:0]out;
  wire [12:0]r_push_r_reg;
  wire [53:0]\s_arid_r_reg[11] ;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire sel_first;
  wire sel_first_1;
  wire shandshake;
  wire si_rs_arvalid;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire si_rs_rready;
  wire \skid_buffer_reg[61] ;
  wire \skid_buffer_reg[61]_0 ;
  wire [13:0]\skid_buffer_reg[61]_1 ;
  wire [46:0]\skid_buffer_reg[61]_2 ;
  wire \state_reg[0]_rep ;
  wire \state_reg[0]_rep_0 ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire \state_reg[1]_rep_1 ;
  wire \state_reg[1]_rep_2 ;
  wire [0:0]\state_reg[1]_rep_3 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire [0:0]\wrap_cnt_r_reg[2] ;
  wire \wrap_cnt_r_reg[2]_0 ;
  wire [2:0]\wrap_second_len_r_reg[2] ;
  wire \wrap_second_len_r_reg[3] ;
  wire \wrap_second_len_r_reg[3]_0 ;

  design_1_axi_register_slice_v2_1_9_axic_register_slice ar_pipe
       (.D(D),
        .Q(\s_arid_r_reg[11] ),
        .aclk(aclk),
        .\aresetn_d_reg[0] (aw_pipe_n_1),
        .\aresetn_d_reg[0]_0 (aw_pipe_n_86),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11]_0 ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[7] (\axaddr_incr_reg[7] ),
        .\axaddr_incr_reg[7]_0 (\axaddr_incr_reg[7]_0 ),
        .axaddr_offset_0(axaddr_offset_0),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0]_0 ),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1]_0 ),
        .\axaddr_offset_r_reg[2] (\axaddr_offset_r_reg[3] [1]),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] [2],\axaddr_offset_r_reg[3] [0]}),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3]_1 ),
        .\axi_araddr_reg[2] (\axi_araddr_reg[2] ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3]_0 ),
        .\m_payload_i_reg[3]_0 (\m_payload_i_reg[3] ),
        .m_valid_i0(m_valid_i0),
        .m_valid_i_reg_0(ar_pipe_n_2),
        .next_pending_r_reg(next_pending_r_reg_0),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg_0(si_rs_arvalid),
        .sel_first_1(sel_first_1),
        .\skid_buffer_reg[61]_0 (\skid_buffer_reg[61]_0 ),
        .\state_reg[0]_rep (\state_reg[0]_rep_0 ),
        .\state_reg[1]_rep (\state_reg[1]_rep_1 ),
        .\state_reg[1]_rep_0 (\state_reg[1]_rep_2 ),
        .\state_reg[1]_rep_1 (\state_reg[1]_rep_3 ),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6]_0 ),
        .\wrap_cnt_r_reg[2] (\wrap_cnt_r_reg[2] ),
        .\wrap_cnt_r_reg[2]_0 (\wrap_cnt_r_reg[2]_0 ),
        .\wrap_second_len_r_reg[2] (\wrap_second_len_r_reg[2] ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3]_0 ));
  design_1_axi_register_slice_v2_1_9_axic_register_slice_1 aw_pipe
       (.CO(CO),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[1]_inv (aw_pipe_n_86),
        .\aresetn_d_reg[1]_inv_0 (ar_pipe_n_2),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11] ),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0] ),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1] ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3]_0 ),
        .\axi_awaddr_reg[2] (\axi_awaddr_reg[2] ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3] ),
        .b_push(b_push),
        .m_valid_i_reg_0(si_rs_awvalid),
        .next_pending_r_reg(next_pending_r_reg),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_ready_i_reg_0(aw_pipe_n_1),
        .sel_first(sel_first),
        .\skid_buffer_reg[61]_0 (\skid_buffer_reg[61] ),
        .\state_reg[0]_rep (\state_reg[0]_rep ),
        .\state_reg[1]_rep (\state_reg[1]_rep ),
        .\state_reg[1]_rep_0 (\state_reg[1]_rep_0 ),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ));
  design_1_axi_register_slice_v2_1_9_axic_register_slice__parameterized1 b_pipe
       (.aclk(aclk),
        .\aresetn_d_reg[0] (aw_pipe_n_1),
        .\aresetn_d_reg[1]_inv (ar_pipe_n_2),
        .out(out),
        .s_axi_bready(s_axi_bready),
        .\s_bresp_acc_reg[1] (\s_bresp_acc_reg[1] ),
        .s_ready_i_reg_0(s_ready_i_reg),
        .shandshake(shandshake),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[0]_0 (si_rs_bready),
        .\skid_buffer_reg[61] (\skid_buffer_reg[61]_1 ));
  design_1_axi_register_slice_v2_1_9_axic_register_slice__parameterized2 r_pipe
       (.aclk(aclk),
        .\aresetn_d_reg[0] (aw_pipe_n_1),
        .\aresetn_d_reg[1]_inv (ar_pipe_n_2),
        .\cnt_read_reg[3]_rep__2 (\cnt_read_reg[3]_rep__2 ),
        .\cnt_read_reg[4] (\cnt_read_reg[4] ),
        .r_push_r_reg(r_push_r_reg),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg_0(s_ready_i_reg_0),
        .\skid_buffer_reg[0]_0 (si_rs_rready),
        .\skid_buffer_reg[61] (\skid_buffer_reg[61]_2 ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_9_axic_register_slice" *) 
module design_1_axi_register_slice_v2_1_9_axic_register_slice
   (\skid_buffer_reg[61]_0 ,
    s_ready_i_reg_0,
    m_valid_i_reg_0,
    Q,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[11] ,
    \axaddr_incr_reg[7]_0 ,
    \axaddr_incr_reg[3] ,
    \wrap_cnt_r_reg[2] ,
    D,
    \wrap_cnt_r_reg[2]_0 ,
    \axaddr_offset_r_reg[2] ,
    \axaddr_offset_r_reg[3] ,
    \axaddr_offset_r_reg[1] ,
    \wrap_second_len_r_reg[3] ,
    next_pending_r_reg,
    \axlen_cnt_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_offset_r_reg[0] ,
    \axi_araddr_reg[2] ,
    \aresetn_d_reg[0] ,
    aclk,
    m_valid_i0,
    \aresetn_d_reg[0]_0 ,
    \m_payload_i_reg[3]_0 ,
    \wrap_second_len_r_reg[2] ,
    \state_reg[1]_rep ,
    axaddr_offset_0,
    \axaddr_offset_r_reg[3]_0 ,
    \state_reg[1]_rep_0 ,
    \state_reg[0]_rep ,
    sel_first_1,
    s_axi_arvalid,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    \axaddr_incr_reg[3]_0 ,
    \state_reg[1]_rep_1 );
  output \skid_buffer_reg[61]_0 ;
  output s_ready_i_reg_0;
  output m_valid_i_reg_0;
  output [53:0]Q;
  output [3:0]\axaddr_incr_reg[7] ;
  output [3:0]\axaddr_incr_reg[11] ;
  output [0:0]\axaddr_incr_reg[7]_0 ;
  output [3:0]\axaddr_incr_reg[3] ;
  output [0:0]\wrap_cnt_r_reg[2] ;
  output [1:0]D;
  output \wrap_cnt_r_reg[2]_0 ;
  output \axaddr_offset_r_reg[2] ;
  output [1:0]\axaddr_offset_r_reg[3] ;
  output \axaddr_offset_r_reg[1] ;
  output \wrap_second_len_r_reg[3] ;
  output next_pending_r_reg;
  output \axlen_cnt_reg[3] ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \axaddr_offset_r_reg[0] ;
  output \axi_araddr_reg[2] ;
  input \aresetn_d_reg[0] ;
  input aclk;
  input m_valid_i0;
  input \aresetn_d_reg[0]_0 ;
  input [3:0]\m_payload_i_reg[3]_0 ;
  input [2:0]\wrap_second_len_r_reg[2] ;
  input \state_reg[1]_rep ;
  input [0:0]axaddr_offset_0;
  input [2:0]\axaddr_offset_r_reg[3]_0 ;
  input \state_reg[1]_rep_0 ;
  input \state_reg[0]_rep ;
  input sel_first_1;
  input s_axi_arvalid;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [0:0]\state_reg[1]_rep_1 ;

  wire [1:0]D;
  wire [53:0]Q;
  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[0]_0 ;
  wire \axaddr_incr[0]_i_10__0_n_0 ;
  wire \axaddr_incr[0]_i_12__0_n_0 ;
  wire \axaddr_incr[0]_i_13__0_n_0 ;
  wire \axaddr_incr[0]_i_14__0_n_0 ;
  wire \axaddr_incr[0]_i_3__0_n_0 ;
  wire \axaddr_incr[0]_i_4__0_n_0 ;
  wire \axaddr_incr[0]_i_5__0_n_0 ;
  wire \axaddr_incr[0]_i_6__0_n_0 ;
  wire \axaddr_incr[0]_i_7__0_n_0 ;
  wire \axaddr_incr[0]_i_8__0_n_0 ;
  wire \axaddr_incr[0]_i_9__0_n_0 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_0 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_1 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_2 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_3 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_4 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_5 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_6 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_7 ;
  wire \axaddr_incr_reg[0]_i_2__0_n_1 ;
  wire \axaddr_incr_reg[0]_i_2__0_n_2 ;
  wire \axaddr_incr_reg[0]_i_2__0_n_3 ;
  wire [3:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_0 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_1 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_2 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_3 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [0:0]\axaddr_incr_reg[7]_0 ;
  wire \axaddr_incr_reg[8]_i_6__0_n_1 ;
  wire \axaddr_incr_reg[8]_i_6__0_n_2 ;
  wire \axaddr_incr_reg[8]_i_6__0_n_3 ;
  wire [0:0]axaddr_offset_0;
  wire \axaddr_offset_r[1]_i_3__0_n_0 ;
  wire \axaddr_offset_r[2]_i_2__0_n_0 ;
  wire \axaddr_offset_r[2]_i_3__0_n_0 ;
  wire \axaddr_offset_r[3]_i_2__0_n_0 ;
  wire \axaddr_offset_r_reg[0] ;
  wire \axaddr_offset_r_reg[1] ;
  wire \axaddr_offset_r_reg[2] ;
  wire [1:0]\axaddr_offset_r_reg[3] ;
  wire [2:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axi_araddr_reg[2] ;
  wire \axlen_cnt_reg[3] ;
  wire \m_payload_i[0]_i_1__0_n_0 ;
  wire \m_payload_i[10]_i_1__0_n_0 ;
  wire \m_payload_i[11]_i_1__0_n_0 ;
  wire \m_payload_i[12]_i_1__0_n_0 ;
  wire \m_payload_i[13]_i_1__1_n_0 ;
  wire \m_payload_i[14]_i_1__0_n_0 ;
  wire \m_payload_i[15]_i_1__0_n_0 ;
  wire \m_payload_i[16]_i_1__0_n_0 ;
  wire \m_payload_i[17]_i_1__0_n_0 ;
  wire \m_payload_i[18]_i_1__0_n_0 ;
  wire \m_payload_i[19]_i_1__0_n_0 ;
  wire \m_payload_i[1]_i_1__0_n_0 ;
  wire \m_payload_i[20]_i_1__0_n_0 ;
  wire \m_payload_i[21]_i_1__0_n_0 ;
  wire \m_payload_i[22]_i_1__0_n_0 ;
  wire \m_payload_i[23]_i_1__0_n_0 ;
  wire \m_payload_i[24]_i_1__0_n_0 ;
  wire \m_payload_i[25]_i_1__0_n_0 ;
  wire \m_payload_i[26]_i_1__0_n_0 ;
  wire \m_payload_i[27]_i_1__0_n_0 ;
  wire \m_payload_i[28]_i_1__0_n_0 ;
  wire \m_payload_i[29]_i_1__0_n_0 ;
  wire \m_payload_i[2]_i_1__0_n_0 ;
  wire \m_payload_i[30]_i_1__0_n_0 ;
  wire \m_payload_i[31]_i_2__0_n_0 ;
  wire \m_payload_i[32]_i_1__0_n_0 ;
  wire \m_payload_i[33]_i_1__0_n_0 ;
  wire \m_payload_i[34]_i_1__0_n_0 ;
  wire \m_payload_i[35]_i_1__0_n_0 ;
  wire \m_payload_i[36]_i_1__0_n_0 ;
  wire \m_payload_i[38]_i_1__0_n_0 ;
  wire \m_payload_i[39]_i_1__0_n_0 ;
  wire \m_payload_i[3]_i_1__0_n_0 ;
  wire \m_payload_i[44]_i_1__0_n_0 ;
  wire \m_payload_i[45]_i_1__0_n_0 ;
  wire \m_payload_i[46]_i_1__1_n_0 ;
  wire \m_payload_i[47]_i_1__0_n_0 ;
  wire \m_payload_i[4]_i_1__0_n_0 ;
  wire \m_payload_i[50]_i_1__0_n_0 ;
  wire \m_payload_i[51]_i_1__0_n_0 ;
  wire \m_payload_i[52]_i_1__0_n_0 ;
  wire \m_payload_i[53]_i_1__0_n_0 ;
  wire \m_payload_i[54]_i_1__0_n_0 ;
  wire \m_payload_i[55]_i_1__0_n_0 ;
  wire \m_payload_i[56]_i_1__0_n_0 ;
  wire \m_payload_i[57]_i_1__0_n_0 ;
  wire \m_payload_i[58]_i_1__0_n_0 ;
  wire \m_payload_i[59]_i_1__0_n_0 ;
  wire \m_payload_i[5]_i_1__0_n_0 ;
  wire \m_payload_i[60]_i_1__0_n_0 ;
  wire \m_payload_i[61]_i_1__0_n_0 ;
  wire \m_payload_i[6]_i_1__0_n_0 ;
  wire \m_payload_i[7]_i_1__0_n_0 ;
  wire \m_payload_i[8]_i_1__0_n_0 ;
  wire \m_payload_i[9]_i_1__0_n_0 ;
  wire [3:0]\m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg_n_0_[38] ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire sel_first_1;
  wire \skid_buffer_reg[61]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \state_reg[0]_rep ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire [0:0]\state_reg[1]_rep_1 ;
  wire \wrap_boundary_axaddr_r[3]_i_2__0_n_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire [0:0]\wrap_cnt_r_reg[2] ;
  wire \wrap_cnt_r_reg[2]_0 ;
  wire [2:0]\wrap_second_len_r_reg[2] ;
  wire \wrap_second_len_r_reg[3] ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_6__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b1)) 
    \aresetn_d_reg[1]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[0]_0 ),
        .Q(m_valid_i_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \axaddr_incr[0]_i_10__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(\axaddr_incr_reg[3]_0 [0]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_7 ),
        .O(\axaddr_incr[0]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \axaddr_incr[0]_i_12__0 
       (.I0(Q[2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[0]_i_13__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(\axaddr_incr[0]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[0]_i_14__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axaddr_incr[0]_i_3__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_4__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_5__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axaddr_incr[0]_i_6__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF780078)) 
    \axaddr_incr[0]_i_7__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(\axaddr_incr_reg[3]_0 [3]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_4 ),
        .O(\axaddr_incr[0]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_8__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(\axaddr_incr_reg[3]_0 [2]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_5 ),
        .O(\axaddr_incr[0]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_9__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(\axaddr_incr_reg[3]_0 [1]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_6 ),
        .O(\axaddr_incr[0]_i_9__0_n_0 ));
  CARRY4 \axaddr_incr_reg[0]_i_11__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[0]_i_11__0_n_0 ,\axaddr_incr_reg[0]_i_11__0_n_1 ,\axaddr_incr_reg[0]_i_11__0_n_2 ,\axaddr_incr_reg[0]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[0]_i_12__0_n_0 ,\axaddr_incr[0]_i_13__0_n_0 ,\axaddr_incr[0]_i_14__0_n_0 }),
        .O({\axaddr_incr_reg[0]_i_11__0_n_4 ,\axaddr_incr_reg[0]_i_11__0_n_5 ,\axaddr_incr_reg[0]_i_11__0_n_6 ,\axaddr_incr_reg[0]_i_11__0_n_7 }),
        .S(\m_payload_i_reg[3]_0 ));
  CARRY4 \axaddr_incr_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[7]_0 ,\axaddr_incr_reg[0]_i_2__0_n_1 ,\axaddr_incr_reg[0]_i_2__0_n_2 ,\axaddr_incr_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_incr[0]_i_3__0_n_0 ,\axaddr_incr[0]_i_4__0_n_0 ,\axaddr_incr[0]_i_5__0_n_0 ,\axaddr_incr[0]_i_6__0_n_0 }),
        .O(\axaddr_incr_reg[3] ),
        .S({\axaddr_incr[0]_i_7__0_n_0 ,\axaddr_incr[0]_i_8__0_n_0 ,\axaddr_incr[0]_i_9__0_n_0 ,\axaddr_incr[0]_i_10__0_n_0 }));
  CARRY4 \axaddr_incr_reg[4]_i_6__0 
       (.CI(\axaddr_incr_reg[0]_i_11__0_n_0 ),
        .CO({\axaddr_incr_reg[4]_i_6__0_n_0 ,\axaddr_incr_reg[4]_i_6__0_n_1 ,\axaddr_incr_reg[4]_i_6__0_n_2 ,\axaddr_incr_reg[4]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[7] ),
        .S(Q[7:4]));
  CARRY4 \axaddr_incr_reg[8]_i_6__0 
       (.CI(\axaddr_incr_reg[4]_i_6__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_6__0_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_6__0_n_1 ,\axaddr_incr_reg[8]_i_6__0_n_2 ,\axaddr_incr_reg[8]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[11] ),
        .S(Q[11:8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[0]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[35]),
        .I3(Q[2]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\axaddr_offset_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \axaddr_offset_r[1]_i_1__0 
       (.I0(\axaddr_offset_r_reg[1] ),
        .O(\axaddr_offset_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \axaddr_offset_r[1]_i_2__0 
       (.I0(\axaddr_offset_r[1]_i_3__0_n_0 ),
        .I1(Q[35]),
        .I2(Q[39]),
        .I3(\axaddr_offset_r[2]_i_3__0_n_0 ),
        .I4(\state_reg[1]_rep ),
        .I5(\axaddr_offset_r_reg[3]_0 [0]),
        .O(\axaddr_offset_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\axaddr_offset_r[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC000000)) 
    \axaddr_offset_r[2]_i_1__0 
       (.I0(\axaddr_offset_r[2]_i_2__0_n_0 ),
        .I1(\axaddr_offset_r[2]_i_3__0_n_0 ),
        .I2(Q[35]),
        .I3(Q[40]),
        .I4(\state_reg[1]_rep ),
        .I5(\axaddr_offset_r_reg[3]_0 [1]),
        .O(\axaddr_offset_r_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\axaddr_offset_r[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_3__0 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_offset_r[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[3]_i_1__0 
       (.I0(Q[41]),
        .I1(\axaddr_offset_r[3]_i_2__0_n_0 ),
        .I2(\state_reg[1]_rep_0 ),
        .I3(s_ready_i_reg_0),
        .I4(\state_reg[0]_rep ),
        .I5(\axaddr_offset_r_reg[3]_0 [2]),
        .O(\axaddr_offset_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[3]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[35]),
        .I3(Q[5]),
        .I4(Q[36]),
        .I5(Q[3]),
        .O(\axaddr_offset_r[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \axlen_cnt[3]_i_4 
       (.I0(Q[41]),
        .I1(\state_reg[0]_rep ),
        .I2(s_ready_i_reg_0),
        .I3(\state_reg[1]_rep_0 ),
        .O(\axlen_cnt_reg[3] ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[11]_INST_0_i_1 
       (.I0(\m_payload_i_reg_n_0_[38] ),
        .I1(sel_first_1),
        .O(\axi_araddr_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__0 
       (.I0(s_axi_araddr[12]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__1 
       (.I0(s_axi_araddr[13]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2__0 
       (.I0(s_axi_araddr[31]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__0 
       (.I0(s_axi_arprot[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__0 
       (.I0(s_axi_arprot[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__0 
       (.I0(s_axi_arprot[2]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__0 
       (.I0(s_axi_arsize[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__0 
       (.I0(s_axi_arburst[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__0 
       (.I0(s_axi_arburst[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__1 
       (.I0(s_axi_arlen[2]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(\m_payload_i[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1__0 
       (.I0(s_axi_arid[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(\m_payload_i[50]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1__0 
       (.I0(s_axi_arid[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(\m_payload_i[51]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1__0 
       (.I0(s_axi_arid[2]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(\m_payload_i[52]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1__0 
       (.I0(s_axi_arid[3]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(\m_payload_i[53]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1__0 
       (.I0(s_axi_arid[4]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(\m_payload_i[54]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1__0 
       (.I0(s_axi_arid[5]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(\m_payload_i[55]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1__0 
       (.I0(s_axi_arid[6]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(\m_payload_i[56]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1__0 
       (.I0(s_axi_arid[7]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(\m_payload_i[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1__0 
       (.I0(s_axi_arid[8]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(\m_payload_i[58]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1__0 
       (.I0(s_axi_arid[9]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(\m_payload_i[59]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1__0 
       (.I0(s_axi_arid[10]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(\m_payload_i[60]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1__0 
       (.I0(s_axi_arid[11]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(\m_payload_i[61]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__0_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[32]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[38]_i_1__0_n_0 ),
        .Q(\m_payload_i_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[39]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[44]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[45]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[46]_i_1__1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[47]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[50]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[51]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[52]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[53]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[54]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[55]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[56]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[57]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[58]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[59]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[60]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[61]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(s_ready_i_reg_0),
        .R(m_valid_i_reg_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    next_pending_r_i_3__0
       (.I0(\state_reg[1]_rep ),
        .I1(Q[38]),
        .I2(Q[41]),
        .I3(Q[39]),
        .I4(Q[40]),
        .O(next_pending_r_reg));
  LUT5 #(
    .INIT(32'hF444FFFF)) 
    s_ready_i_i_1__0
       (.I0(s_axi_arvalid),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\state_reg[1]_rep_0 ),
        .I3(\state_reg[0]_rep ),
        .I4(s_ready_i_reg_0),
        .O(s_ready_i0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(\skid_buffer_reg[61]_0 ),
        .R(\aresetn_d_reg[0] ));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_arid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_araddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \wrap_boundary_axaddr_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .O(\wrap_boundary_axaddr_r_reg[6] [0]));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \wrap_boundary_axaddr_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .I4(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8888082AAAAA082A)) 
    \wrap_boundary_axaddr_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[39]),
        .I3(Q[40]),
        .I4(Q[36]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [2]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \wrap_boundary_axaddr_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ),
        .I2(Q[36]),
        .I3(Q[39]),
        .I4(Q[35]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2__0 
       (.I0(Q[40]),
        .I1(Q[35]),
        .I2(Q[41]),
        .O(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h002AA02A0A2AAA2A)) 
    \wrap_boundary_axaddr_r[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[39]),
        .I5(Q[40]),
        .O(\wrap_boundary_axaddr_r_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \wrap_boundary_axaddr_r[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[40]),
        .I3(Q[35]),
        .I4(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [6]));
  LUT6 #(
    .INIT(64'hA656AAAAAAAAAAAA)) 
    \wrap_cnt_r[2]_i_1__0 
       (.I0(D[1]),
        .I1(\wrap_second_len_r_reg[2] [0]),
        .I2(\state_reg[1]_rep ),
        .I3(axaddr_offset_0),
        .I4(\wrap_cnt_r_reg[2]_0 ),
        .I5(D[0]),
        .O(\wrap_cnt_r_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFBAFFFFFFFF)) 
    \wrap_second_len_r[0]_i_2__0 
       (.I0(\wrap_second_len_r_reg[3] ),
        .I1(\state_reg[1]_rep ),
        .I2(\axaddr_offset_r_reg[3]_0 [2]),
        .I3(\axaddr_offset_r_reg[2] ),
        .I4(axaddr_offset_0),
        .I5(\axaddr_offset_r_reg[1] ),
        .O(\wrap_cnt_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0EF0FFFF0EF00000)) 
    \wrap_second_len_r[1]_i_1__0 
       (.I0(\axaddr_offset_r_reg[2] ),
        .I1(\axaddr_offset_r_reg[3] [1]),
        .I2(axaddr_offset_0),
        .I3(\axaddr_offset_r_reg[1] ),
        .I4(\state_reg[1]_rep ),
        .I5(\wrap_second_len_r_reg[2] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hD2D0FFFFD2D00000)) 
    \wrap_second_len_r[2]_i_1__0 
       (.I0(\axaddr_offset_r_reg[1] ),
        .I1(axaddr_offset_0),
        .I2(\axaddr_offset_r_reg[2] ),
        .I3(\axaddr_offset_r_reg[3] [1]),
        .I4(\state_reg[1]_rep ),
        .I5(\wrap_second_len_r_reg[2] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \wrap_second_len_r[3]_i_2__0 
       (.I0(\axaddr_offset_r[2]_i_2__0_n_0 ),
        .I1(Q[35]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[6]),
        .I5(\axlen_cnt_reg[3] ),
        .O(\wrap_second_len_r_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_9_axic_register_slice" *) 
module design_1_axi_register_slice_v2_1_9_axic_register_slice_1
   (\skid_buffer_reg[61]_0 ,
    s_ready_i_reg_0,
    m_valid_i_reg_0,
    Q,
    \axaddr_incr_reg[11] ,
    CO,
    O,
    axaddr_offset,
    \axaddr_offset_r_reg[1] ,
    \wrap_second_len_r_reg[3] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_offset_r_reg[0] ,
    \axi_awaddr_reg[2] ,
    \aresetn_d_reg[1]_inv ,
    aclk,
    \aresetn_d_reg[1]_inv_0 ,
    aresetn,
    S,
    \axaddr_offset_r_reg[3] ,
    \state_reg[1]_rep ,
    \state_reg[1]_rep_0 ,
    \state_reg[0]_rep ,
    s_axi_awvalid,
    b_push,
    sel_first,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    axaddr_incr_reg,
    E);
  output \skid_buffer_reg[61]_0 ;
  output s_ready_i_reg_0;
  output m_valid_i_reg_0;
  output [53:0]Q;
  output [7:0]\axaddr_incr_reg[11] ;
  output [0:0]CO;
  output [3:0]O;
  output [2:0]axaddr_offset;
  output \axaddr_offset_r_reg[1] ;
  output \wrap_second_len_r_reg[3] ;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \axaddr_offset_r_reg[0] ;
  output \axi_awaddr_reg[2] ;
  output \aresetn_d_reg[1]_inv ;
  input aclk;
  input \aresetn_d_reg[1]_inv_0 ;
  input aresetn;
  input [3:0]S;
  input [2:0]\axaddr_offset_r_reg[3] ;
  input \state_reg[1]_rep ;
  input \state_reg[1]_rep_0 ;
  input \state_reg[0]_rep ;
  input s_axi_awvalid;
  input b_push;
  input sel_first;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [3:0]axaddr_incr_reg;
  input [0:0]E;

  wire [3:0]C;
  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [53:0]Q;
  wire [3:0]S;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[1]_inv ;
  wire \aresetn_d_reg[1]_inv_0 ;
  wire \aresetn_d_reg_n_0_[0] ;
  wire \axaddr_incr[0]_i_10_n_0 ;
  wire \axaddr_incr[0]_i_12_n_0 ;
  wire \axaddr_incr[0]_i_13_n_0 ;
  wire \axaddr_incr[0]_i_14_n_0 ;
  wire \axaddr_incr[0]_i_3_n_0 ;
  wire \axaddr_incr[0]_i_4_n_0 ;
  wire \axaddr_incr[0]_i_5_n_0 ;
  wire \axaddr_incr[0]_i_6_n_0 ;
  wire \axaddr_incr[0]_i_7_n_0 ;
  wire \axaddr_incr[0]_i_8_n_0 ;
  wire \axaddr_incr[0]_i_9_n_0 ;
  wire [3:0]axaddr_incr_reg;
  wire \axaddr_incr_reg[0]_i_11_n_0 ;
  wire \axaddr_incr_reg[0]_i_11_n_1 ;
  wire \axaddr_incr_reg[0]_i_11_n_2 ;
  wire \axaddr_incr_reg[0]_i_11_n_3 ;
  wire \axaddr_incr_reg[0]_i_2_n_1 ;
  wire \axaddr_incr_reg[0]_i_2_n_2 ;
  wire \axaddr_incr_reg[0]_i_2_n_3 ;
  wire [7:0]\axaddr_incr_reg[11] ;
  wire \axaddr_incr_reg[4]_i_6_n_0 ;
  wire \axaddr_incr_reg[4]_i_6_n_1 ;
  wire \axaddr_incr_reg[4]_i_6_n_2 ;
  wire \axaddr_incr_reg[4]_i_6_n_3 ;
  wire \axaddr_incr_reg[8]_i_6_n_1 ;
  wire \axaddr_incr_reg[8]_i_6_n_2 ;
  wire \axaddr_incr_reg[8]_i_6_n_3 ;
  wire [2:0]axaddr_offset;
  wire \axaddr_offset_r[1]_i_3_n_0 ;
  wire \axaddr_offset_r[2]_i_2_n_0 ;
  wire \axaddr_offset_r[2]_i_3_n_0 ;
  wire \axaddr_offset_r[3]_i_2_n_0 ;
  wire \axaddr_offset_r_reg[0] ;
  wire \axaddr_offset_r_reg[1] ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire \axi_awaddr_reg[2] ;
  wire \axlen_cnt_reg[3] ;
  wire b_push;
  wire \m_payload_i_reg_n_0_[38] ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire sel_first;
  wire [61:0]skid_buffer;
  wire \skid_buffer_reg[61]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \state_reg[0]_rep ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire \wrap_boundary_axaddr_r[3]_i_2_n_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_second_len_r_reg[3] ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_6_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \aresetn_d[1]_inv_i_1 
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(aresetn),
        .O(\aresetn_d_reg[1]_inv ));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \axaddr_incr[0]_i_10 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(axaddr_incr_reg[0]),
        .I3(sel_first),
        .I4(C[0]),
        .O(\axaddr_incr[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \axaddr_incr[0]_i_12 
       (.I0(Q[2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[0]_i_13 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(\axaddr_incr[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[0]_i_14 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axaddr_incr[0]_i_3 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_4 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_5 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axaddr_incr[0]_i_6 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF780078)) 
    \axaddr_incr[0]_i_7 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(axaddr_incr_reg[3]),
        .I3(sel_first),
        .I4(C[3]),
        .O(\axaddr_incr[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_8 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(axaddr_incr_reg[2]),
        .I3(sel_first),
        .I4(C[2]),
        .O(\axaddr_incr[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_9 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(axaddr_incr_reg[1]),
        .I3(sel_first),
        .I4(C[1]),
        .O(\axaddr_incr[0]_i_9_n_0 ));
  CARRY4 \axaddr_incr_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[0]_i_11_n_0 ,\axaddr_incr_reg[0]_i_11_n_1 ,\axaddr_incr_reg[0]_i_11_n_2 ,\axaddr_incr_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[0]_i_12_n_0 ,\axaddr_incr[0]_i_13_n_0 ,\axaddr_incr[0]_i_14_n_0 }),
        .O(C),
        .S(S));
  CARRY4 \axaddr_incr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\axaddr_incr_reg[0]_i_2_n_1 ,\axaddr_incr_reg[0]_i_2_n_2 ,\axaddr_incr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_incr[0]_i_3_n_0 ,\axaddr_incr[0]_i_4_n_0 ,\axaddr_incr[0]_i_5_n_0 ,\axaddr_incr[0]_i_6_n_0 }),
        .O(O),
        .S({\axaddr_incr[0]_i_7_n_0 ,\axaddr_incr[0]_i_8_n_0 ,\axaddr_incr[0]_i_9_n_0 ,\axaddr_incr[0]_i_10_n_0 }));
  CARRY4 \axaddr_incr_reg[4]_i_6 
       (.CI(\axaddr_incr_reg[0]_i_11_n_0 ),
        .CO({\axaddr_incr_reg[4]_i_6_n_0 ,\axaddr_incr_reg[4]_i_6_n_1 ,\axaddr_incr_reg[4]_i_6_n_2 ,\axaddr_incr_reg[4]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[11] [3:0]),
        .S(Q[7:4]));
  CARRY4 \axaddr_incr_reg[8]_i_6 
       (.CI(\axaddr_incr_reg[4]_i_6_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_6_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_6_n_1 ,\axaddr_incr_reg[8]_i_6_n_2 ,\axaddr_incr_reg[8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[11] [7:4]),
        .S(Q[11:8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[35]),
        .I3(Q[2]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\axaddr_offset_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \axaddr_offset_r[1]_i_1 
       (.I0(\axaddr_offset_r_reg[1] ),
        .O(axaddr_offset[0]));
  LUT6 #(
    .INIT(64'h111DDDDDDD1DDDDD)) 
    \axaddr_offset_r[1]_i_2 
       (.I0(\axaddr_offset_r_reg[3] [0]),
        .I1(\state_reg[1]_rep ),
        .I2(\axaddr_offset_r[1]_i_3_n_0 ),
        .I3(Q[35]),
        .I4(Q[39]),
        .I5(\axaddr_offset_r[2]_i_3_n_0 ),
        .O(\axaddr_offset_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\axaddr_offset_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2EE2222222222)) 
    \axaddr_offset_r[2]_i_1 
       (.I0(\axaddr_offset_r_reg[3] [1]),
        .I1(\state_reg[1]_rep ),
        .I2(\axaddr_offset_r[2]_i_2_n_0 ),
        .I3(\axaddr_offset_r[2]_i_3_n_0 ),
        .I4(Q[35]),
        .I5(Q[40]),
        .O(axaddr_offset[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_2 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\axaddr_offset_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_3 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_offset_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[3]_i_1 
       (.I0(Q[41]),
        .I1(\axaddr_offset_r[3]_i_2_n_0 ),
        .I2(\state_reg[1]_rep_0 ),
        .I3(m_valid_i_reg_0),
        .I4(\state_reg[0]_rep ),
        .I5(\axaddr_offset_r_reg[3] [2]),
        .O(axaddr_offset[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[35]),
        .I3(Q[5]),
        .I4(Q[36]),
        .I5(Q[3]),
        .O(\axaddr_offset_r[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \axlen_cnt[3]_i_3 
       (.I0(Q[41]),
        .I1(\state_reg[0]_rep ),
        .I2(m_valid_i_reg_0),
        .I3(\state_reg[1]_rep_0 ),
        .O(\axlen_cnt_reg[3] ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_awaddr[11]_INST_0_i_1 
       (.I0(\m_payload_i_reg_n_0_[38] ),
        .I1(sel_first),
        .O(\axi_awaddr_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__0 
       (.I0(s_axi_awaddr[13]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2 
       (.I0(s_axi_awaddr[31]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(s_axi_awprot[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(s_axi_awprot[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1 
       (.I0(s_axi_awprot[2]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1 
       (.I0(s_axi_awburst[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1 
       (.I0(s_axi_awburst[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__0 
       (.I0(s_axi_awlen[2]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(skid_buffer[47]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(skid_buffer[50]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(skid_buffer[51]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(skid_buffer[52]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(skid_buffer[53]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(skid_buffer[54]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(skid_buffer[55]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(skid_buffer[56]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(skid_buffer[57]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(skid_buffer[58]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(skid_buffer[59]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(skid_buffer[60]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1 
       (.I0(s_axi_awid[11]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(skid_buffer[61]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(\m_payload_i_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[47]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[50]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[51]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[52]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[53]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[54]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[55]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[56]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[57]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[58]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[59]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[60]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[61]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1
       (.I0(b_push),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_awvalid),
        .I3(\skid_buffer_reg[61]_0 ),
        .O(m_valid_i0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1]_inv_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    next_pending_r_i_4
       (.I0(\state_reg[1]_rep ),
        .I1(Q[38]),
        .I2(Q[41]),
        .I3(Q[39]),
        .I4(Q[40]),
        .O(next_pending_r_reg));
  LUT1 #(
    .INIT(2'h1)) 
    s_ready_i_i_1__1
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .O(s_ready_i_reg_0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    s_ready_i_i_2
       (.I0(s_axi_awvalid),
        .I1(\skid_buffer_reg[61]_0 ),
        .I2(b_push),
        .I3(m_valid_i_reg_0),
        .O(s_ready_i0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(\skid_buffer_reg[61]_0 ),
        .R(s_ready_i_reg_0));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[61]_0 ),
        .D(s_axi_awaddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \wrap_boundary_axaddr_r[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .O(\wrap_boundary_axaddr_r_reg[6] [0]));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \wrap_boundary_axaddr_r[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .I4(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8888082AAAAA082A)) 
    \wrap_boundary_axaddr_r[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[39]),
        .I3(Q[40]),
        .I4(Q[36]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [2]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \wrap_boundary_axaddr_r[3]_i_1 
       (.I0(Q[3]),
        .I1(\wrap_boundary_axaddr_r[3]_i_2_n_0 ),
        .I2(Q[36]),
        .I3(Q[39]),
        .I4(Q[35]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2 
       (.I0(Q[40]),
        .I1(Q[35]),
        .I2(Q[41]),
        .O(\wrap_boundary_axaddr_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002AA02A0A2AAA2A)) 
    \wrap_boundary_axaddr_r[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[39]),
        .I5(Q[40]),
        .O(\wrap_boundary_axaddr_r_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \wrap_boundary_axaddr_r[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[40]),
        .I3(Q[35]),
        .I4(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [6]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \wrap_second_len_r[3]_i_2 
       (.I0(\axaddr_offset_r[2]_i_2_n_0 ),
        .I1(Q[35]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[6]),
        .I5(\axlen_cnt_reg[3] ),
        .O(\wrap_second_len_r_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_9_axic_register_slice" *) 
module design_1_axi_register_slice_v2_1_9_axic_register_slice__parameterized1
   (s_ready_i_reg_0,
    \skid_buffer_reg[0]_0 ,
    shandshake,
    \skid_buffer_reg[61] ,
    \aresetn_d_reg[1]_inv ,
    aclk,
    \aresetn_d_reg[0] ,
    si_rs_bvalid,
    s_axi_bready,
    out,
    \s_bresp_acc_reg[1] );
  output s_ready_i_reg_0;
  output \skid_buffer_reg[0]_0 ;
  output shandshake;
  output [13:0]\skid_buffer_reg[61] ;
  input \aresetn_d_reg[1]_inv ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input si_rs_bvalid;
  input s_axi_bready;
  input [11:0]out;
  input [1:0]\s_bresp_acc_reg[1] ;

  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1]_inv ;
  wire \m_payload_i[0]_i_1__1_n_0 ;
  wire \m_payload_i[10]_i_1__1_n_0 ;
  wire \m_payload_i[11]_i_1__1_n_0 ;
  wire \m_payload_i[12]_i_1__1_n_0 ;
  wire \m_payload_i[13]_i_2_n_0 ;
  wire \m_payload_i[1]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__1_n_0 ;
  wire \m_payload_i[4]_i_1__1_n_0 ;
  wire \m_payload_i[5]_i_1__1_n_0 ;
  wire \m_payload_i[6]_i_1__1_n_0 ;
  wire \m_payload_i[7]_i_1__1_n_0 ;
  wire \m_payload_i[8]_i_1__1_n_0 ;
  wire \m_payload_i[9]_i_1__1_n_0 ;
  wire m_valid_i0;
  wire [11:0]out;
  wire p_1_in;
  wire s_axi_bready;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire shandshake;
  wire si_rs_bvalid;
  wire \skid_buffer_reg[0]_0 ;
  wire [13:0]\skid_buffer_reg[61] ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__1 
       (.I0(\s_bresp_acc_reg[1] [0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__1 
       (.I0(out[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__1 
       (.I0(out[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__1 
       (.I0(out[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[13]_i_1 
       (.I0(s_axi_bready),
        .I1(s_ready_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_2 
       (.I0(out[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__1 
       (.I0(\s_bresp_acc_reg[1] [1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__1 
       (.I0(out[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__1 
       (.I0(out[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__1 
       (.I0(out[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__1 
       (.I0(out[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__1 
       (.I0(out[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__1 
       (.I0(out[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__1 
       (.I0(out[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__1 
       (.I0(out[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__1_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_2_n_0 ),
        .Q(\skid_buffer_reg[61] [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1__0
       (.I0(s_axi_bready),
        .I1(s_ready_i_reg_0),
        .I2(si_rs_bvalid),
        .I3(\skid_buffer_reg[0]_0 ),
        .O(m_valid_i0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(s_ready_i_reg_0),
        .R(\aresetn_d_reg[1]_inv ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    s_ready_i_i_1
       (.I0(si_rs_bvalid),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(s_axi_bready),
        .I3(s_ready_i_reg_0),
        .O(s_ready_i0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(\aresetn_d_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shandshake_r_i_1
       (.I0(\skid_buffer_reg[0]_0 ),
        .I1(si_rs_bvalid),
        .O(shandshake));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\s_bresp_acc_reg[1] [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[8]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[9]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[10]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[11]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\s_bresp_acc_reg[1] [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[0]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[1]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[2]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[3]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[4]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[5]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[6]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[7]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_9_axic_register_slice" *) 
module design_1_axi_register_slice_v2_1_9_axic_register_slice__parameterized2
   (s_ready_i_reg_0,
    \skid_buffer_reg[0]_0 ,
    \skid_buffer_reg[61] ,
    \aresetn_d_reg[1]_inv ,
    aclk,
    \aresetn_d_reg[0] ,
    \cnt_read_reg[3]_rep__2 ,
    s_axi_rready,
    r_push_r_reg,
    \cnt_read_reg[4] );
  output s_ready_i_reg_0;
  output \skid_buffer_reg[0]_0 ;
  output [46:0]\skid_buffer_reg[61] ;
  input \aresetn_d_reg[1]_inv ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input \cnt_read_reg[3]_rep__2 ;
  input s_axi_rready;
  input [12:0]r_push_r_reg;
  input [33:0]\cnt_read_reg[4] ;

  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1]_inv ;
  wire \cnt_read_reg[3]_rep__2 ;
  wire [33:0]\cnt_read_reg[4] ;
  wire \m_payload_i[0]_i_1__2_n_0 ;
  wire \m_payload_i[10]_i_1__2_n_0 ;
  wire \m_payload_i[11]_i_1__2_n_0 ;
  wire \m_payload_i[12]_i_1__2_n_0 ;
  wire \m_payload_i[13]_i_1__2_n_0 ;
  wire \m_payload_i[14]_i_1__1_n_0 ;
  wire \m_payload_i[15]_i_1__1_n_0 ;
  wire \m_payload_i[16]_i_1__1_n_0 ;
  wire \m_payload_i[17]_i_1__1_n_0 ;
  wire \m_payload_i[18]_i_1__1_n_0 ;
  wire \m_payload_i[19]_i_1__1_n_0 ;
  wire \m_payload_i[1]_i_1__2_n_0 ;
  wire \m_payload_i[20]_i_1__1_n_0 ;
  wire \m_payload_i[21]_i_1__1_n_0 ;
  wire \m_payload_i[22]_i_1__1_n_0 ;
  wire \m_payload_i[23]_i_1__1_n_0 ;
  wire \m_payload_i[24]_i_1__1_n_0 ;
  wire \m_payload_i[25]_i_1__1_n_0 ;
  wire \m_payload_i[26]_i_1__1_n_0 ;
  wire \m_payload_i[27]_i_1__1_n_0 ;
  wire \m_payload_i[28]_i_1__1_n_0 ;
  wire \m_payload_i[29]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__2_n_0 ;
  wire \m_payload_i[30]_i_1__1_n_0 ;
  wire \m_payload_i[31]_i_1__1_n_0 ;
  wire \m_payload_i[32]_i_1__1_n_0 ;
  wire \m_payload_i[33]_i_1__1_n_0 ;
  wire \m_payload_i[34]_i_1__1_n_0 ;
  wire \m_payload_i[35]_i_1__1_n_0 ;
  wire \m_payload_i[36]_i_1__1_n_0 ;
  wire \m_payload_i[37]_i_1_n_0 ;
  wire \m_payload_i[38]_i_1__1_n_0 ;
  wire \m_payload_i[39]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__2_n_0 ;
  wire \m_payload_i[40]_i_1_n_0 ;
  wire \m_payload_i[41]_i_1_n_0 ;
  wire \m_payload_i[42]_i_1_n_0 ;
  wire \m_payload_i[43]_i_1_n_0 ;
  wire \m_payload_i[44]_i_1__1_n_0 ;
  wire \m_payload_i[45]_i_1__1_n_0 ;
  wire \m_payload_i[46]_i_2_n_0 ;
  wire \m_payload_i[4]_i_1__2_n_0 ;
  wire \m_payload_i[5]_i_1__2_n_0 ;
  wire \m_payload_i[6]_i_1__2_n_0 ;
  wire \m_payload_i[7]_i_1__2_n_0 ;
  wire \m_payload_i[8]_i_1__2_n_0 ;
  wire \m_payload_i[9]_i_1__2_n_0 ;
  wire m_valid_i_i_1__2_n_0;
  wire p_1_in;
  wire [12:0]r_push_r_reg;
  wire s_axi_rready;
  wire s_ready_i_i_1__2_n_0;
  wire s_ready_i_reg_0;
  wire \skid_buffer_reg[0]_0 ;
  wire [46:0]\skid_buffer_reg[61] ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[37] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[40] ;
  wire \skid_buffer_reg_n_0_[41] ;
  wire \skid_buffer_reg_n_0_[42] ;
  wire \skid_buffer_reg_n_0_[43] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__2 
       (.I0(\cnt_read_reg[4] [0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__2 
       (.I0(\cnt_read_reg[4] [10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__2 
       (.I0(\cnt_read_reg[4] [11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__2 
       (.I0(\cnt_read_reg[4] [12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__2 
       (.I0(\cnt_read_reg[4] [13]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__1 
       (.I0(\cnt_read_reg[4] [14]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__1 
       (.I0(\cnt_read_reg[4] [15]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__1 
       (.I0(\cnt_read_reg[4] [16]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__1 
       (.I0(\cnt_read_reg[4] [17]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__1 
       (.I0(\cnt_read_reg[4] [18]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__1 
       (.I0(\cnt_read_reg[4] [19]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__2 
       (.I0(\cnt_read_reg[4] [1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__1 
       (.I0(\cnt_read_reg[4] [20]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__1 
       (.I0(\cnt_read_reg[4] [21]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__1 
       (.I0(\cnt_read_reg[4] [22]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__1 
       (.I0(\cnt_read_reg[4] [23]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__1 
       (.I0(\cnt_read_reg[4] [24]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__1 
       (.I0(\cnt_read_reg[4] [25]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__1 
       (.I0(\cnt_read_reg[4] [26]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__1 
       (.I0(\cnt_read_reg[4] [27]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__1 
       (.I0(\cnt_read_reg[4] [28]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__1 
       (.I0(\cnt_read_reg[4] [29]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__2 
       (.I0(\cnt_read_reg[4] [2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__1 
       (.I0(\cnt_read_reg[4] [30]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1__1 
       (.I0(\cnt_read_reg[4] [31]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__1 
       (.I0(\cnt_read_reg[4] [32]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__1 
       (.I0(\cnt_read_reg[4] [33]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__1 
       (.I0(r_push_r_reg[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__1 
       (.I0(r_push_r_reg[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__1 
       (.I0(r_push_r_reg[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[37]_i_1 
       (.I0(r_push_r_reg[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[37] ),
        .O(\m_payload_i[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__1 
       (.I0(r_push_r_reg[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__1 
       (.I0(r_push_r_reg[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__2 
       (.I0(\cnt_read_reg[4] [3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[40]_i_1 
       (.I0(r_push_r_reg[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[40] ),
        .O(\m_payload_i[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[41]_i_1 
       (.I0(r_push_r_reg[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[41] ),
        .O(\m_payload_i[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[42]_i_1 
       (.I0(r_push_r_reg[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[42] ),
        .O(\m_payload_i[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[43]_i_1 
       (.I0(r_push_r_reg[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[43] ),
        .O(\m_payload_i[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__1 
       (.I0(r_push_r_reg[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__1 
       (.I0(r_push_r_reg[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[46]_i_1 
       (.I0(s_axi_rready),
        .I1(s_ready_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_2 
       (.I0(r_push_r_reg[12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__2 
       (.I0(\cnt_read_reg[4] [4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__2 
       (.I0(\cnt_read_reg[4] [5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__2 
       (.I0(\cnt_read_reg[4] [6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__2 
       (.I0(\cnt_read_reg[4] [7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__2 
       (.I0(\cnt_read_reg[4] [8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__2 
       (.I0(\cnt_read_reg[4] [9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__2_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[14]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[15]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[16]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[17]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[18]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[19]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[20]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[21]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[22]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[23]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[24]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[25]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[26]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[27]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[28]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[29]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[30]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[31]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[32]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[33]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[34]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[35]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[36]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[37]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[38]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[39]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[40]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[41]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[42]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[43]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[44]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[45]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[46]_i_2_n_0 ),
        .Q(\skid_buffer_reg[61] [46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4FFF)) 
    m_valid_i_i_1__2
       (.I0(s_axi_rready),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg[0]_0 ),
        .I3(\cnt_read_reg[3]_rep__2 ),
        .O(m_valid_i_i_1__2_n_0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__2_n_0),
        .Q(s_ready_i_reg_0),
        .R(\aresetn_d_reg[1]_inv ));
  LUT4 #(
    .INIT(16'hF8FF)) 
    s_ready_i_i_1__2
       (.I0(\skid_buffer_reg[0]_0 ),
        .I1(\cnt_read_reg[3]_rep__2 ),
        .I2(s_axi_rready),
        .I3(s_ready_i_reg_0),
        .O(s_ready_i_i_1__2_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__2_n_0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(\aresetn_d_reg[0] ));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[0]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[1]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[2]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[3]),
        .Q(\skid_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[4]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[5]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[6]),
        .Q(\skid_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[7]),
        .Q(\skid_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[8]),
        .Q(\skid_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[9]),
        .Q(\skid_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[10]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[11]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[12]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_cdc_sync
   (lpf_asr_reg,
    scndry_out,
    aux_reset_in,
    lpf_asr,
    asr_lpf,
    p_1_in,
    p_2_in,
    slowest_sync_clk);
  output lpf_asr_reg;
  output scndry_out;
  input aux_reset_in;
  input lpf_asr;
  input [0:0]asr_lpf;
  input p_1_in;
  input p_2_in;
  input slowest_sync_clk;

  wire D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ;
  wire asr_d1;
  wire [0:0]asr_lpf;
  wire aux_reset_in;
  wire lpf_asr;
  wire lpf_asr_reg;
  wire p_1_in;
  wire p_2_in;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(asr_d1),
        .Q(D),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(aux_reset_in),
        .O(asr_d1));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(D),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(asr_lpf),
        .I2(scndry_out),
        .I3(p_1_in),
        .I4(p_2_in),
        .O(lpf_asr_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_cdc_sync_0
   (lpf_exr_reg,
    scndry_out,
    lpf_exr,
    p_3_out,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output lpf_exr_reg;
  output scndry_out;
  input lpf_exr;
  input [2:0]p_3_out;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ;
  wire ext_reset_in;
  wire lpf_exr;
  wire lpf_exr_reg;
  wire mb_debug_sys_rst;
  wire [2:0]p_3_out;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ),
        .Q(D),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 
       (.I0(mb_debug_sys_rst),
        .I1(ext_reset_in),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(D),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0 ),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_3_out[0]),
        .I2(scndry_out),
        .I3(p_3_out[1]),
        .I4(p_3_out[2]),
        .O(lpf_exr_reg));
endmodule

(* ORIG_REF_NAME = "clk_wiz_0" *) 
module design_1_clk_wiz_0
   (clk_in1,
    clk_100M,
    clk_25M,
    reset,
    locked);
  input clk_in1;
  output clk_100M;
  output clk_25M;
  input reset;
  output locked;

  wire clk_100M;
  wire clk_25M;
  wire clk_in1;
  wire locked;
  wire reset;

  design_1_clk_wiz_0_clk_wiz inst
       (.clk_100M(clk_100M),
        .clk_25M(clk_25M),
        .clk_in1(clk_in1),
        .locked(locked),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "clk_wiz_0_clk_wiz" *) 
module design_1_clk_wiz_0_clk_wiz
   (clk_in1,
    clk_100M,
    clk_25M,
    reset,
    locked);
  input clk_in1;
  output clk_100M;
  output clk_25M;
  input reset;
  output locked;

  wire clk_100M;
  wire clk_100M_clk_wiz_0;
  wire clk_25M;
  wire clk_25M_clk_wiz_0;
  wire clk_in1;
  wire clk_in1_clk_wiz_0;
  wire clkfbout_buf_clk_wiz_0;
  wire clkfbout_clk_wiz_0;
  wire locked;
  wire reset;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_clk_wiz_0),
        .O(clkfbout_buf_clk_wiz_0));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_ibufg
       (.I(clk_in1),
        .O(clk_in1_clk_wiz_0));
  (* box_type = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(clk_100M_clk_wiz_0),
        .O(clk_100M));
  (* box_type = "PRIMITIVE" *) 
  BUFG clkout2_buf
       (.I(clk_25M_clk_wiz_0),
        .O(clk_25M));
  (* box_type = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(10.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(10.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(40),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_clk_wiz_0),
        .CLKFBOUT(clkfbout_clk_wiz_0),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1_clk_wiz_0),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_100M_clk_wiz_0),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clk_25M_clk_wiz_0),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(reset));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_auto_pc_0,axi_protocol_converter_v2_1_9_axi_protocol_converter,{}" *) (* ORIG_REF_NAME = "design_1_auto_pc_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_protocol_converter_v2_1_9_axi_protocol_converter,Vivado 2016.2" *) 
module design_1_design_1_auto_pc_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) input [11:0]s_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [3:0]s_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [1:0]s_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WID" *) input [11:0]s_axi_wid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [11:0]s_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [11:0]s_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [3:0]s_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [1:0]s_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [11:0]s_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [1:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [11:0]s_axi_wid;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_inst_m_axi_wlast_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "12" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_READ = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_SUPPORTS_WRITE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_IGNORE_ID = "0" *) 
  (* C_M_AXI_PROTOCOL = "2" *) 
  (* C_S_AXI_PROTOCOL = "1" *) 
  (* C_TRANSLATION_MODE = "2" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_CONVERSION = "2" *) 
  (* P_DECERR = "2'b11" *) 
  (* P_INCR = "2'b01" *) 
  (* P_PROTECTION = "1" *) 
  (* P_SLVERR = "2'b10" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_protocol_converter_v2_1_9_axi_protocol_converter inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[11:0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(NLW_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[11:0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(NLW_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b1),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[11:0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid(s_axi_wid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_blk_mem_gen_0_1,blk_mem_gen_v8_3_3,{}" *) (* ORIG_REF_NAME = "design_1_blk_mem_gen_0_1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_3_3,Vivado 2016.2" *) 
module design_1_design_1_blk_mem_gen_0_1
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [12:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [12:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.5848 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "NONE" *) 
  (* C_INIT_FILE_NAME = "design_1_blk_mem_gen_0_1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "129" *) 
  (* C_READ_DEPTH_B = "129" *) 
  (* C_READ_WIDTH_A = "13" *) 
  (* C_READ_WIDTH_B = "13" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "129" *) 
  (* C_WRITE_DEPTH_B = "129" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "13" *) 
  (* C_WRITE_WIDTH_B = "13" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_blk_mem_gen_v8_3_3 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[12:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[12:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_blk_mem_gen_1_0,blk_mem_gen_v8_3_3,{}" *) (* ORIG_REF_NAME = "design_1_blk_mem_gen_1_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_3_3,Vivado 2016.2" *) 
module design_1_design_1_blk_mem_gen_1_0
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [12:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [12:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.5848 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "NONE" *) 
  (* C_INIT_FILE_NAME = "design_1_blk_mem_gen_1_0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "129" *) 
  (* C_READ_DEPTH_B = "129" *) 
  (* C_READ_WIDTH_A = "13" *) 
  (* C_READ_WIDTH_B = "13" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "129" *) 
  (* C_WRITE_DEPTH_B = "129" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "13" *) 
  (* C_WRITE_WIDTH_B = "13" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_blk_mem_gen_v8_3_3__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[12:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[12:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_blk_mem_gen_2_0,blk_mem_gen_v8_3_3,{}" *) (* ORIG_REF_NAME = "design_1_blk_mem_gen_2_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_3_3,Vivado 2016.2" *) 
module design_1_design_1_blk_mem_gen_2_0
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [18:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [7:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [18:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [7:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [7:0]doutb;

  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [18:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [18:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "19" *) 
  (* C_ADDRB_WIDTH = "19" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "75" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.0714 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "NONE" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "307200" *) 
  (* C_READ_DEPTH_B = "307200" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "307200" *) 
  (* C_WRITE_DEPTH_B = "307200" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_blk_mem_gen_v8_3_3__parameterized3 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[18:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[18:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_nu_nu_rangefinder_vga_0_0,nu_nu_rangefinder_vga_v1_0,{}" *) (* ORIG_REF_NAME = "design_1_nu_nu_rangefinder_vga_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "nu_nu_rangefinder_vga_v1_0,Vivado 2016.2" *) 
module design_1_design_1_nu_nu_rangefinder_vga_0_0
   (fpga_clk,
    reset,
    button,
    leds,
    hsync,
    vsync,
    rgb,
    addra1,
    coord1_data,
    clk_100M1,
    addra2,
    coord2_data,
    clk_100M2,
    vga_waddr,
    clk_100M3,
    dina,
    ena,
    wea,
    vga_raddr,
    clk_25M1,
    x_vga,
    enb,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  input fpga_clk;
  input reset;
  input button;
  output [7:0]leds;
  output hsync;
  output vsync;
  output [11:0]rgb;
  output [7:0]addra1;
  input [12:0]coord1_data;
  output clk_100M1;
  output [7:0]addra2;
  input [12:0]coord2_data;
  output clk_100M2;
  output [18:0]vga_waddr;
  output clk_100M3;
  output [7:0]dina;
  output ena;
  output wea;
  output [18:0]vga_raddr;
  output clk_25M1;
  input [7:0]x_vga;
  output enb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [3:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:1]\^addra1 ;
  wire [7:0]addra2;
  wire button;
  wire clk_100M1;
  wire clk_25M1;
  wire [12:0]coord1_data;
  wire [12:0]coord2_data;
  wire [6:6]\^dina ;
  wire fpga_clk;
  wire hsync;
  wire reset;
  wire [11:7]\^rgb ;
  wire \rgb[0]_INST_0_i_1_n_0 ;
  wire \rgb[0]_INST_0_i_2_n_0 ;
  wire \rgb[8]_INST_0_i_1_n_0 ;
  wire \rgb[8]_INST_0_i_3_n_0 ;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [18:0]vga_raddr;
  wire [18:0]vga_waddr;
  wire vsync;
  wire wea;
  wire [7:0]x_vga;

  assign addra1[7:1] = \^addra1 [7:1];
  assign addra1[0] = addra2[0];
  assign clk_100M2 = clk_100M1;
  assign clk_100M3 = clk_100M1;
  assign dina[7] = \^dina [6];
  assign dina[6] = \^dina [6];
  assign dina[5] = \^dina [6];
  assign dina[4] = \^dina [6];
  assign dina[3] = \^dina [6];
  assign dina[2] = \^dina [6];
  assign dina[1] = \^dina [6];
  assign dina[0] = \^dina [6];
  assign ena = \<const1> ;
  assign enb = \<const1> ;
  assign leds[7] = \<const0> ;
  assign leds[6] = \<const0> ;
  assign leds[5] = \<const0> ;
  assign leds[4] = \<const0> ;
  assign leds[3] = \<const0> ;
  assign leds[2] = \<const0> ;
  assign leds[1] = \<const0> ;
  assign leds[0] = \<const0> ;
  assign rgb[11] = \^rgb [11];
  assign rgb[10] = \^rgb [11];
  assign rgb[9] = \^rgb [11];
  assign rgb[8] = \^rgb [11];
  assign rgb[7] = \^rgb [7];
  assign rgb[6] = \^rgb [7];
  assign rgb[5] = \^rgb [7];
  assign rgb[4] = \^rgb [7];
  assign rgb[3] = \^rgb [7];
  assign rgb[2] = \^rgb [7];
  assign rgb[1] = \^rgb [7];
  assign rgb[0] = \^rgb [7];
  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  design_1_nu_nu_rangefinder_vga_v1_0 inst
       (.CLK(clk_100M1),
        .addra1(\^addra1 ),
        .addra2(addra2),
        .axi_arready_reg(s00_axi_arready),
        .axi_awready_reg(s00_axi_awready),
        .axi_wready_reg(s00_axi_wready),
        .button(button),
        .clk_25M1(clk_25M1),
        .coord1_data(coord1_data),
        .coord2_data(coord2_data),
        .dina(\^dina ),
        .fpga_clk(fpga_clk),
        .hsync(hsync),
        .\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] (\rgb[8]_INST_0_i_1_n_0 ),
        .\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 (\rgb[0]_INST_0_i_1_n_0 ),
        .reset(reset),
        .rgb({\^rgb [11],\^rgb [7]}),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .vga_raddr(vga_raddr),
        .vga_waddr(vga_waddr),
        .vsync(vsync),
        .wea(wea));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \rgb[0]_INST_0_i_1 
       (.I0(x_vga[5]),
        .I1(x_vga[4]),
        .I2(x_vga[6]),
        .I3(x_vga[7]),
        .I4(\rgb[0]_INST_0_i_2_n_0 ),
        .O(\rgb[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rgb[0]_INST_0_i_2 
       (.I0(x_vga[2]),
        .I1(x_vga[3]),
        .I2(x_vga[0]),
        .I3(x_vga[1]),
        .O(\rgb[0]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \rgb[8]_INST_0_i_1 
       (.I0(x_vga[6]),
        .I1(x_vga[5]),
        .I2(x_vga[7]),
        .I3(x_vga[0]),
        .I4(\rgb[8]_INST_0_i_3_n_0 ),
        .O(\rgb[8]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rgb[8]_INST_0_i_3 
       (.I0(x_vga[3]),
        .I1(x_vga[4]),
        .I2(x_vga[1]),
        .I3(x_vga[2]),
        .O(\rgb[8]_INST_0_i_3_n_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) (* ORIG_REF_NAME = "design_1_processing_system7_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "processing_system7_v5_5_processing_system7,Vivado 2016.2" *) 
module design_1_design_1_processing_system7_0_0
   (TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    FCLK_CLK0,
    FCLK_RESET0_N,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARVALID" *) output M_AXI_GP0_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWVALID" *) output M_AXI_GP0_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BREADY" *) output M_AXI_GP0_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RREADY" *) output M_AXI_GP0_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WLAST" *) output M_AXI_GP0_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WVALID" *) output M_AXI_GP0_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARID" *) output [11:0]M_AXI_GP0_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWID" *) output [11:0]M_AXI_GP0_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WID" *) output [11:0]M_AXI_GP0_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARBURST" *) output [1:0]M_AXI_GP0_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLOCK" *) output [1:0]M_AXI_GP0_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARSIZE" *) output [2:0]M_AXI_GP0_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWBURST" *) output [1:0]M_AXI_GP0_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLOCK" *) output [1:0]M_AXI_GP0_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWSIZE" *) output [2:0]M_AXI_GP0_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARPROT" *) output [2:0]M_AXI_GP0_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWPROT" *) output [2:0]M_AXI_GP0_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARADDR" *) output [31:0]M_AXI_GP0_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWADDR" *) output [31:0]M_AXI_GP0_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WDATA" *) output [31:0]M_AXI_GP0_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARCACHE" *) output [3:0]M_AXI_GP0_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLEN" *) output [3:0]M_AXI_GP0_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARQOS" *) output [3:0]M_AXI_GP0_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWCACHE" *) output [3:0]M_AXI_GP0_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLEN" *) output [3:0]M_AXI_GP0_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWQOS" *) output [3:0]M_AXI_GP0_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WSTRB" *) output [3:0]M_AXI_GP0_WSTRB;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_GP0_ACLK CLK" *) input M_AXI_GP0_ACLK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARREADY" *) input M_AXI_GP0_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWREADY" *) input M_AXI_GP0_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BVALID" *) input M_AXI_GP0_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RLAST" *) input M_AXI_GP0_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RVALID" *) input M_AXI_GP0_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WREADY" *) input M_AXI_GP0_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BID" *) input [11:0]M_AXI_GP0_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RID" *) input [11:0]M_AXI_GP0_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BRESP" *) input [1:0]M_AXI_GP0_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RRESP" *) input [1:0]M_AXI_GP0_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RDATA" *) input [31:0]M_AXI_GP0_RDATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 FCLK_CLK0 CLK" *) output FCLK_CLK0;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 FCLK_RESET0_N RST" *) output FCLK_RESET0_N;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]MIO;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_CAS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_CKE;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_Clk_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_Clk;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_CS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_DRSTB;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_ODT;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_RAS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_WEB;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_BankAddr;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) inout [14:0]DDR_Addr;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) inout DDR_VRN;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout DDR_VRP;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_DM;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_DQ;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_DQS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_DQS;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout PS_SRSTB;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout PS_CLK;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout PS_PORB;

  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire FCLK_CLK0;
  wire FCLK_RESET0_N;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [2:0]M_AXI_GP0_ARSIZE;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [2:0]M_AXI_GP0_AWSIZE;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire NLW_inst_CAN0_PHY_TX_UNCONNECTED;
  wire NLW_inst_CAN1_PHY_TX_UNCONNECTED;
  wire NLW_inst_DMA0_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA0_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA0_RSTN_UNCONNECTED;
  wire NLW_inst_DMA1_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA1_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA1_RSTN_UNCONNECTED;
  wire NLW_inst_DMA2_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA2_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA2_RSTN_UNCONNECTED;
  wire NLW_inst_DMA3_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA3_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA3_RSTN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_TX_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_TX_UNCONNECTED;
  wire NLW_inst_EVENT_EVENTO_UNCONNECTED;
  wire NLW_inst_FCLK_CLK1_UNCONNECTED;
  wire NLW_inst_FCLK_CLK2_UNCONNECTED;
  wire NLW_inst_FCLK_CLK3_UNCONNECTED;
  wire NLW_inst_FCLK_RESET1_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET2_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET3_N_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_T_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_T_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CTI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_GPIO_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_QSPI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SMC_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB1_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED;
  wire NLW_inst_PJTAG_TDO_UNCONNECTED;
  wire NLW_inst_SDIO0_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO0_CLK_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO0_LED_UNCONNECTED;
  wire NLW_inst_SDIO1_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO1_CLK_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO1_LED_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI0_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_T_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI1_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_T_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED;
  wire NLW_inst_TRACE_CLK_OUT_UNCONNECTED;
  wire NLW_inst_TRACE_CTL_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_UART0_DTRN_UNCONNECTED;
  wire NLW_inst_UART0_RTSN_UNCONNECTED;
  wire NLW_inst_UART0_TX_UNCONNECTED;
  wire NLW_inst_UART1_DTRN_UNCONNECTED;
  wire NLW_inst_UART1_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_TX_UNCONNECTED;
  wire NLW_inst_USB0_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_WDT_RST_OUT_UNCONNECTED;
  wire [1:0]NLW_inst_DMA0_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA1_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA2_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA3_DATYPE_UNCONNECTED;
  wire [7:0]NLW_inst_ENET0_GMII_TXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET1_GMII_TXD_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFE_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFI_UNCONNECTED;
  wire [31:0]NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_O_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_T_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_ARID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_AWID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO0_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO1_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED;
  wire [1:0]NLW_inst_TRACE_DATA_UNCONNECTED;
  wire [1:0]NLW_inst_USB0_PORT_INDCTL_UNCONNECTED;
  wire [1:0]NLW_inst_USB1_PORT_INDCTL_UNCONNECTED;

  (* C_DM_WIDTH = "4" *) 
  (* C_DQS_WIDTH = "4" *) 
  (* C_DQ_WIDTH = "32" *) 
  (* C_EMIO_GPIO_WIDTH = "64" *) 
  (* C_EN_EMIO_ENET0 = "0" *) 
  (* C_EN_EMIO_ENET1 = "0" *) 
  (* C_EN_EMIO_PJTAG = "0" *) 
  (* C_EN_EMIO_TRACE = "0" *) 
  (* C_FCLK_CLK0_BUF = "true" *) 
  (* C_FCLK_CLK1_BUF = "false" *) 
  (* C_FCLK_CLK2_BUF = "false" *) 
  (* C_FCLK_CLK3_BUF = "false" *) 
  (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
  (* C_INCLUDE_TRACE_BUFFER = "0" *) 
  (* C_IRQ_F2P_MODE = "DIRECT" *) 
  (* C_MIO_PRIMITIVE = "54" *) 
  (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP0_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP1_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
  (* C_NUM_F2P_INTR_INPUTS = "1" *) 
  (* C_PACKAGE_NAME = "clg484" *) 
  (* C_PS7_SI_REV = "PRODUCTION" *) 
  (* C_S_AXI_ACP_ARUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_AWUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
  (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_GP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP1_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP2_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP2_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP3_ID_WIDTH = "6" *) 
  (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) 
  (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
  (* C_TRACE_INTERNAL_WIDTH = "2" *) 
  (* C_TRACE_PIPELINE_WIDTH = "8" *) 
  (* C_USE_AXI_NONSECURE = "0" *) 
  (* C_USE_DEFAULT_ACP_USER_VAL = "0" *) 
  (* C_USE_M_AXI_GP0 = "1" *) 
  (* C_USE_M_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_ACP = "0" *) 
  (* C_USE_S_AXI_GP0 = "0" *) 
  (* C_USE_S_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_HP0 = "0" *) 
  (* C_USE_S_AXI_HP1 = "0" *) 
  (* C_USE_S_AXI_HP2 = "0" *) 
  (* C_USE_S_AXI_HP3 = "0" *) 
  (* HW_HANDOFF = "design_1_processing_system7_0_0.hwdef" *) 
  (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666667} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333313} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={38} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={8} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS33} bidis={2} ioBank={Vcco_p0} clockFreq={50.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1600.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>" *) 
  (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
  design_1_processing_system7_v5_5_processing_system7 inst
       (.CAN0_PHY_RX(1'b0),
        .CAN0_PHY_TX(NLW_inst_CAN0_PHY_TX_UNCONNECTED),
        .CAN1_PHY_RX(1'b0),
        .CAN1_PHY_TX(NLW_inst_CAN1_PHY_TX_UNCONNECTED),
        .Core0_nFIQ(1'b0),
        .Core0_nIRQ(1'b0),
        .Core1_nFIQ(1'b0),
        .Core1_nIRQ(1'b0),
        .DDR_ARB({1'b0,1'b0,1'b0,1'b0}),
        .DDR_Addr(DDR_Addr),
        .DDR_BankAddr(DDR_BankAddr),
        .DDR_CAS_n(DDR_CAS_n),
        .DDR_CKE(DDR_CKE),
        .DDR_CS_n(DDR_CS_n),
        .DDR_Clk(DDR_Clk),
        .DDR_Clk_n(DDR_Clk_n),
        .DDR_DM(DDR_DM),
        .DDR_DQ(DDR_DQ),
        .DDR_DQS(DDR_DQS),
        .DDR_DQS_n(DDR_DQS_n),
        .DDR_DRSTB(DDR_DRSTB),
        .DDR_ODT(DDR_ODT),
        .DDR_RAS_n(DDR_RAS_n),
        .DDR_VRN(DDR_VRN),
        .DDR_VRP(DDR_VRP),
        .DDR_WEB(DDR_WEB),
        .DMA0_ACLK(1'b0),
        .DMA0_DAREADY(1'b0),
        .DMA0_DATYPE(NLW_inst_DMA0_DATYPE_UNCONNECTED[1:0]),
        .DMA0_DAVALID(NLW_inst_DMA0_DAVALID_UNCONNECTED),
        .DMA0_DRLAST(1'b0),
        .DMA0_DRREADY(NLW_inst_DMA0_DRREADY_UNCONNECTED),
        .DMA0_DRTYPE({1'b0,1'b0}),
        .DMA0_DRVALID(1'b0),
        .DMA0_RSTN(NLW_inst_DMA0_RSTN_UNCONNECTED),
        .DMA1_ACLK(1'b0),
        .DMA1_DAREADY(1'b0),
        .DMA1_DATYPE(NLW_inst_DMA1_DATYPE_UNCONNECTED[1:0]),
        .DMA1_DAVALID(NLW_inst_DMA1_DAVALID_UNCONNECTED),
        .DMA1_DRLAST(1'b0),
        .DMA1_DRREADY(NLW_inst_DMA1_DRREADY_UNCONNECTED),
        .DMA1_DRTYPE({1'b0,1'b0}),
        .DMA1_DRVALID(1'b0),
        .DMA1_RSTN(NLW_inst_DMA1_RSTN_UNCONNECTED),
        .DMA2_ACLK(1'b0),
        .DMA2_DAREADY(1'b0),
        .DMA2_DATYPE(NLW_inst_DMA2_DATYPE_UNCONNECTED[1:0]),
        .DMA2_DAVALID(NLW_inst_DMA2_DAVALID_UNCONNECTED),
        .DMA2_DRLAST(1'b0),
        .DMA2_DRREADY(NLW_inst_DMA2_DRREADY_UNCONNECTED),
        .DMA2_DRTYPE({1'b0,1'b0}),
        .DMA2_DRVALID(1'b0),
        .DMA2_RSTN(NLW_inst_DMA2_RSTN_UNCONNECTED),
        .DMA3_ACLK(1'b0),
        .DMA3_DAREADY(1'b0),
        .DMA3_DATYPE(NLW_inst_DMA3_DATYPE_UNCONNECTED[1:0]),
        .DMA3_DAVALID(NLW_inst_DMA3_DAVALID_UNCONNECTED),
        .DMA3_DRLAST(1'b0),
        .DMA3_DRREADY(NLW_inst_DMA3_DRREADY_UNCONNECTED),
        .DMA3_DRTYPE({1'b0,1'b0}),
        .DMA3_DRVALID(1'b0),
        .DMA3_RSTN(NLW_inst_DMA3_RSTN_UNCONNECTED),
        .ENET0_EXT_INTIN(1'b0),
        .ENET0_GMII_COL(1'b0),
        .ENET0_GMII_CRS(1'b0),
        .ENET0_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET0_GMII_RX_CLK(1'b0),
        .ENET0_GMII_RX_DV(1'b0),
        .ENET0_GMII_RX_ER(1'b0),
        .ENET0_GMII_TXD(NLW_inst_ENET0_GMII_TXD_UNCONNECTED[7:0]),
        .ENET0_GMII_TX_CLK(1'b0),
        .ENET0_GMII_TX_EN(NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED),
        .ENET0_GMII_TX_ER(NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED),
        .ENET0_MDIO_I(1'b0),
        .ENET0_MDIO_MDC(NLW_inst_ENET0_MDIO_MDC_UNCONNECTED),
        .ENET0_MDIO_O(NLW_inst_ENET0_MDIO_O_UNCONNECTED),
        .ENET0_MDIO_T(NLW_inst_ENET0_MDIO_T_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_RX(NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_TX(NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_RX(NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_TX(NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_RX(NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_TX(NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_RX(NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_TX(NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET0_SOF_RX(NLW_inst_ENET0_SOF_RX_UNCONNECTED),
        .ENET0_SOF_TX(NLW_inst_ENET0_SOF_TX_UNCONNECTED),
        .ENET1_EXT_INTIN(1'b0),
        .ENET1_GMII_COL(1'b0),
        .ENET1_GMII_CRS(1'b0),
        .ENET1_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET1_GMII_RX_CLK(1'b0),
        .ENET1_GMII_RX_DV(1'b0),
        .ENET1_GMII_RX_ER(1'b0),
        .ENET1_GMII_TXD(NLW_inst_ENET1_GMII_TXD_UNCONNECTED[7:0]),
        .ENET1_GMII_TX_CLK(1'b0),
        .ENET1_GMII_TX_EN(NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED),
        .ENET1_GMII_TX_ER(NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED),
        .ENET1_MDIO_I(1'b0),
        .ENET1_MDIO_MDC(NLW_inst_ENET1_MDIO_MDC_UNCONNECTED),
        .ENET1_MDIO_O(NLW_inst_ENET1_MDIO_O_UNCONNECTED),
        .ENET1_MDIO_T(NLW_inst_ENET1_MDIO_T_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_RX(NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_TX(NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_RX(NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_TX(NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_RX(NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_TX(NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_RX(NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_TX(NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET1_SOF_RX(NLW_inst_ENET1_SOF_RX_UNCONNECTED),
        .ENET1_SOF_TX(NLW_inst_ENET1_SOF_TX_UNCONNECTED),
        .EVENT_EVENTI(1'b0),
        .EVENT_EVENTO(NLW_inst_EVENT_EVENTO_UNCONNECTED),
        .EVENT_STANDBYWFE(NLW_inst_EVENT_STANDBYWFE_UNCONNECTED[1:0]),
        .EVENT_STANDBYWFI(NLW_inst_EVENT_STANDBYWFI_UNCONNECTED[1:0]),
        .FCLK_CLK0(FCLK_CLK0),
        .FCLK_CLK1(NLW_inst_FCLK_CLK1_UNCONNECTED),
        .FCLK_CLK2(NLW_inst_FCLK_CLK2_UNCONNECTED),
        .FCLK_CLK3(NLW_inst_FCLK_CLK3_UNCONNECTED),
        .FCLK_CLKTRIG0_N(1'b0),
        .FCLK_CLKTRIG1_N(1'b0),
        .FCLK_CLKTRIG2_N(1'b0),
        .FCLK_CLKTRIG3_N(1'b0),
        .FCLK_RESET0_N(FCLK_RESET0_N),
        .FCLK_RESET1_N(NLW_inst_FCLK_RESET1_N_UNCONNECTED),
        .FCLK_RESET2_N(NLW_inst_FCLK_RESET2_N_UNCONNECTED),
        .FCLK_RESET3_N(NLW_inst_FCLK_RESET3_N_UNCONNECTED),
        .FPGA_IDLE_N(1'b0),
        .FTMD_TRACEIN_ATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_CLK(1'b0),
        .FTMD_TRACEIN_DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_VALID(1'b0),
        .FTMT_F2P_DEBUG({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMT_F2P_TRIGACK_0(NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED),
        .FTMT_F2P_TRIGACK_1(NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED),
        .FTMT_F2P_TRIGACK_2(NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED),
        .FTMT_F2P_TRIGACK_3(NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED),
        .FTMT_F2P_TRIG_0(1'b0),
        .FTMT_F2P_TRIG_1(1'b0),
        .FTMT_F2P_TRIG_2(1'b0),
        .FTMT_F2P_TRIG_3(1'b0),
        .FTMT_P2F_DEBUG(NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED[31:0]),
        .FTMT_P2F_TRIGACK_0(1'b0),
        .FTMT_P2F_TRIGACK_1(1'b0),
        .FTMT_P2F_TRIGACK_2(1'b0),
        .FTMT_P2F_TRIGACK_3(1'b0),
        .FTMT_P2F_TRIG_0(NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED),
        .FTMT_P2F_TRIG_1(NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED),
        .FTMT_P2F_TRIG_2(NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED),
        .FTMT_P2F_TRIG_3(NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED),
        .GPIO_I({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GPIO_O(NLW_inst_GPIO_O_UNCONNECTED[63:0]),
        .GPIO_T(NLW_inst_GPIO_T_UNCONNECTED[63:0]),
        .I2C0_SCL_I(1'b0),
        .I2C0_SCL_O(NLW_inst_I2C0_SCL_O_UNCONNECTED),
        .I2C0_SCL_T(NLW_inst_I2C0_SCL_T_UNCONNECTED),
        .I2C0_SDA_I(1'b0),
        .I2C0_SDA_O(NLW_inst_I2C0_SDA_O_UNCONNECTED),
        .I2C0_SDA_T(NLW_inst_I2C0_SDA_T_UNCONNECTED),
        .I2C1_SCL_I(1'b0),
        .I2C1_SCL_O(NLW_inst_I2C1_SCL_O_UNCONNECTED),
        .I2C1_SCL_T(NLW_inst_I2C1_SCL_T_UNCONNECTED),
        .I2C1_SDA_I(1'b0),
        .I2C1_SDA_O(NLW_inst_I2C1_SDA_O_UNCONNECTED),
        .I2C1_SDA_T(NLW_inst_I2C1_SDA_T_UNCONNECTED),
        .IRQ_F2P(1'b0),
        .IRQ_P2F_CAN0(NLW_inst_IRQ_P2F_CAN0_UNCONNECTED),
        .IRQ_P2F_CAN1(NLW_inst_IRQ_P2F_CAN1_UNCONNECTED),
        .IRQ_P2F_CTI(NLW_inst_IRQ_P2F_CTI_UNCONNECTED),
        .IRQ_P2F_DMAC0(NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED),
        .IRQ_P2F_DMAC1(NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED),
        .IRQ_P2F_DMAC2(NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED),
        .IRQ_P2F_DMAC3(NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED),
        .IRQ_P2F_DMAC4(NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED),
        .IRQ_P2F_DMAC5(NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED),
        .IRQ_P2F_DMAC6(NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED),
        .IRQ_P2F_DMAC7(NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED),
        .IRQ_P2F_DMAC_ABORT(NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED),
        .IRQ_P2F_ENET0(NLW_inst_IRQ_P2F_ENET0_UNCONNECTED),
        .IRQ_P2F_ENET1(NLW_inst_IRQ_P2F_ENET1_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE0(NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE1(NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED),
        .IRQ_P2F_GPIO(NLW_inst_IRQ_P2F_GPIO_UNCONNECTED),
        .IRQ_P2F_I2C0(NLW_inst_IRQ_P2F_I2C0_UNCONNECTED),
        .IRQ_P2F_I2C1(NLW_inst_IRQ_P2F_I2C1_UNCONNECTED),
        .IRQ_P2F_QSPI(NLW_inst_IRQ_P2F_QSPI_UNCONNECTED),
        .IRQ_P2F_SDIO0(NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED),
        .IRQ_P2F_SDIO1(NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED),
        .IRQ_P2F_SMC(NLW_inst_IRQ_P2F_SMC_UNCONNECTED),
        .IRQ_P2F_SPI0(NLW_inst_IRQ_P2F_SPI0_UNCONNECTED),
        .IRQ_P2F_SPI1(NLW_inst_IRQ_P2F_SPI1_UNCONNECTED),
        .IRQ_P2F_UART0(NLW_inst_IRQ_P2F_UART0_UNCONNECTED),
        .IRQ_P2F_UART1(NLW_inst_IRQ_P2F_UART1_UNCONNECTED),
        .IRQ_P2F_USB0(NLW_inst_IRQ_P2F_USB0_UNCONNECTED),
        .IRQ_P2F_USB1(NLW_inst_IRQ_P2F_USB1_UNCONNECTED),
        .MIO(MIO),
        .M_AXI_GP0_ACLK(M_AXI_GP0_ACLK),
        .M_AXI_GP0_ARADDR(M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARESETN(NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED),
        .M_AXI_GP0_ARID(M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(M_AXI_GP0_WVALID),
        .M_AXI_GP1_ACLK(1'b0),
        .M_AXI_GP1_ARADDR(NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_ARBURST(NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARCACHE(NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARESETN(NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED),
        .M_AXI_GP1_ARID(NLW_inst_M_AXI_GP1_ARID_UNCONNECTED[11:0]),
        .M_AXI_GP1_ARLEN(NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARLOCK(NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARPROT(NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARQOS(NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARREADY(1'b0),
        .M_AXI_GP1_ARSIZE(NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARVALID(NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED),
        .M_AXI_GP1_AWADDR(NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_AWBURST(NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWCACHE(NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWID(NLW_inst_M_AXI_GP1_AWID_UNCONNECTED[11:0]),
        .M_AXI_GP1_AWLEN(NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWLOCK(NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWPROT(NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWQOS(NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWREADY(1'b0),
        .M_AXI_GP1_AWSIZE(NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWVALID(NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED),
        .M_AXI_GP1_BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_BREADY(NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED),
        .M_AXI_GP1_BRESP({1'b0,1'b0}),
        .M_AXI_GP1_BVALID(1'b0),
        .M_AXI_GP1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RLAST(1'b0),
        .M_AXI_GP1_RREADY(NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED),
        .M_AXI_GP1_RRESP({1'b0,1'b0}),
        .M_AXI_GP1_RVALID(1'b0),
        .M_AXI_GP1_WDATA(NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED[31:0]),
        .M_AXI_GP1_WID(NLW_inst_M_AXI_GP1_WID_UNCONNECTED[11:0]),
        .M_AXI_GP1_WLAST(NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED),
        .M_AXI_GP1_WREADY(1'b0),
        .M_AXI_GP1_WSTRB(NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_GP1_WVALID(NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED),
        .PJTAG_TCK(1'b0),
        .PJTAG_TDI(1'b0),
        .PJTAG_TDO(NLW_inst_PJTAG_TDO_UNCONNECTED),
        .PJTAG_TMS(1'b0),
        .PS_CLK(PS_CLK),
        .PS_PORB(PS_PORB),
        .PS_SRSTB(PS_SRSTB),
        .SDIO0_BUSPOW(NLW_inst_SDIO0_BUSPOW_UNCONNECTED),
        .SDIO0_BUSVOLT(NLW_inst_SDIO0_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO0_CDN(1'b0),
        .SDIO0_CLK(NLW_inst_SDIO0_CLK_UNCONNECTED),
        .SDIO0_CLK_FB(1'b0),
        .SDIO0_CMD_I(1'b0),
        .SDIO0_CMD_O(NLW_inst_SDIO0_CMD_O_UNCONNECTED),
        .SDIO0_CMD_T(NLW_inst_SDIO0_CMD_T_UNCONNECTED),
        .SDIO0_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO0_DATA_O(NLW_inst_SDIO0_DATA_O_UNCONNECTED[3:0]),
        .SDIO0_DATA_T(NLW_inst_SDIO0_DATA_T_UNCONNECTED[3:0]),
        .SDIO0_LED(NLW_inst_SDIO0_LED_UNCONNECTED),
        .SDIO0_WP(1'b0),
        .SDIO1_BUSPOW(NLW_inst_SDIO1_BUSPOW_UNCONNECTED),
        .SDIO1_BUSVOLT(NLW_inst_SDIO1_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO1_CDN(1'b0),
        .SDIO1_CLK(NLW_inst_SDIO1_CLK_UNCONNECTED),
        .SDIO1_CLK_FB(1'b0),
        .SDIO1_CMD_I(1'b0),
        .SDIO1_CMD_O(NLW_inst_SDIO1_CMD_O_UNCONNECTED),
        .SDIO1_CMD_T(NLW_inst_SDIO1_CMD_T_UNCONNECTED),
        .SDIO1_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO1_DATA_O(NLW_inst_SDIO1_DATA_O_UNCONNECTED[3:0]),
        .SDIO1_DATA_T(NLW_inst_SDIO1_DATA_T_UNCONNECTED[3:0]),
        .SDIO1_LED(NLW_inst_SDIO1_LED_UNCONNECTED),
        .SDIO1_WP(1'b0),
        .SPI0_MISO_I(1'b0),
        .SPI0_MISO_O(NLW_inst_SPI0_MISO_O_UNCONNECTED),
        .SPI0_MISO_T(NLW_inst_SPI0_MISO_T_UNCONNECTED),
        .SPI0_MOSI_I(1'b0),
        .SPI0_MOSI_O(NLW_inst_SPI0_MOSI_O_UNCONNECTED),
        .SPI0_MOSI_T(NLW_inst_SPI0_MOSI_T_UNCONNECTED),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SCLK_O(NLW_inst_SPI0_SCLK_O_UNCONNECTED),
        .SPI0_SCLK_T(NLW_inst_SPI0_SCLK_T_UNCONNECTED),
        .SPI0_SS1_O(NLW_inst_SPI0_SS1_O_UNCONNECTED),
        .SPI0_SS2_O(NLW_inst_SPI0_SS2_O_UNCONNECTED),
        .SPI0_SS_I(1'b0),
        .SPI0_SS_O(NLW_inst_SPI0_SS_O_UNCONNECTED),
        .SPI0_SS_T(NLW_inst_SPI0_SS_T_UNCONNECTED),
        .SPI1_MISO_I(1'b0),
        .SPI1_MISO_O(NLW_inst_SPI1_MISO_O_UNCONNECTED),
        .SPI1_MISO_T(NLW_inst_SPI1_MISO_T_UNCONNECTED),
        .SPI1_MOSI_I(1'b0),
        .SPI1_MOSI_O(NLW_inst_SPI1_MOSI_O_UNCONNECTED),
        .SPI1_MOSI_T(NLW_inst_SPI1_MOSI_T_UNCONNECTED),
        .SPI1_SCLK_I(1'b0),
        .SPI1_SCLK_O(NLW_inst_SPI1_SCLK_O_UNCONNECTED),
        .SPI1_SCLK_T(NLW_inst_SPI1_SCLK_T_UNCONNECTED),
        .SPI1_SS1_O(NLW_inst_SPI1_SS1_O_UNCONNECTED),
        .SPI1_SS2_O(NLW_inst_SPI1_SS2_O_UNCONNECTED),
        .SPI1_SS_I(1'b0),
        .SPI1_SS_O(NLW_inst_SPI1_SS_O_UNCONNECTED),
        .SPI1_SS_T(NLW_inst_SPI1_SS_T_UNCONNECTED),
        .SRAM_INTIN(1'b0),
        .S_AXI_ACP_ACLK(1'b0),
        .S_AXI_ACP_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARBURST({1'b0,1'b0}),
        .S_AXI_ACP_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARESETN(NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED),
        .S_AXI_ACP_ARID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLOCK({1'b0,1'b0}),
        .S_AXI_ACP_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARREADY(NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED),
        .S_AXI_ACP_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARVALID(1'b0),
        .S_AXI_ACP_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWBURST({1'b0,1'b0}),
        .S_AXI_ACP_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLOCK({1'b0,1'b0}),
        .S_AXI_ACP_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWREADY(NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED),
        .S_AXI_ACP_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWVALID(1'b0),
        .S_AXI_ACP_BID(NLW_inst_S_AXI_ACP_BID_UNCONNECTED[2:0]),
        .S_AXI_ACP_BREADY(1'b0),
        .S_AXI_ACP_BRESP(NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_BVALID(NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED),
        .S_AXI_ACP_RDATA(NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED[63:0]),
        .S_AXI_ACP_RID(NLW_inst_S_AXI_ACP_RID_UNCONNECTED[2:0]),
        .S_AXI_ACP_RLAST(NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED),
        .S_AXI_ACP_RREADY(1'b0),
        .S_AXI_ACP_RRESP(NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_RVALID(NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED),
        .S_AXI_ACP_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WLAST(1'b0),
        .S_AXI_ACP_WREADY(NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED),
        .S_AXI_ACP_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WVALID(1'b0),
        .S_AXI_GP0_ACLK(1'b0),
        .S_AXI_GP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARBURST({1'b0,1'b0}),
        .S_AXI_GP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARESETN(NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED),
        .S_AXI_GP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARREADY(NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED),
        .S_AXI_GP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARVALID(1'b0),
        .S_AXI_GP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWBURST({1'b0,1'b0}),
        .S_AXI_GP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWREADY(NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED),
        .S_AXI_GP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWVALID(1'b0),
        .S_AXI_GP0_BID(NLW_inst_S_AXI_GP0_BID_UNCONNECTED[5:0]),
        .S_AXI_GP0_BREADY(1'b0),
        .S_AXI_GP0_BRESP(NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_BVALID(NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED),
        .S_AXI_GP0_RDATA(NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP0_RID(NLW_inst_S_AXI_GP0_RID_UNCONNECTED[5:0]),
        .S_AXI_GP0_RLAST(NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED),
        .S_AXI_GP0_RREADY(1'b0),
        .S_AXI_GP0_RRESP(NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_RVALID(NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED),
        .S_AXI_GP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WLAST(1'b0),
        .S_AXI_GP0_WREADY(NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED),
        .S_AXI_GP0_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WVALID(1'b0),
        .S_AXI_GP1_ACLK(1'b0),
        .S_AXI_GP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARBURST({1'b0,1'b0}),
        .S_AXI_GP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARESETN(NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED),
        .S_AXI_GP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARREADY(NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED),
        .S_AXI_GP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARVALID(1'b0),
        .S_AXI_GP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWBURST({1'b0,1'b0}),
        .S_AXI_GP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWREADY(NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED),
        .S_AXI_GP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWVALID(1'b0),
        .S_AXI_GP1_BID(NLW_inst_S_AXI_GP1_BID_UNCONNECTED[5:0]),
        .S_AXI_GP1_BREADY(1'b0),
        .S_AXI_GP1_BRESP(NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_BVALID(NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED),
        .S_AXI_GP1_RDATA(NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP1_RID(NLW_inst_S_AXI_GP1_RID_UNCONNECTED[5:0]),
        .S_AXI_GP1_RLAST(NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED),
        .S_AXI_GP1_RREADY(1'b0),
        .S_AXI_GP1_RRESP(NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_RVALID(NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED),
        .S_AXI_GP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WLAST(1'b0),
        .S_AXI_GP1_WREADY(NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED),
        .S_AXI_GP1_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WVALID(1'b0),
        .S_AXI_HP0_ACLK(1'b0),
        .S_AXI_HP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARBURST({1'b0,1'b0}),
        .S_AXI_HP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARESETN(NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARREADY(NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED),
        .S_AXI_HP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARVALID(1'b0),
        .S_AXI_HP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWBURST({1'b0,1'b0}),
        .S_AXI_HP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWREADY(NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED),
        .S_AXI_HP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWVALID(1'b0),
        .S_AXI_HP0_BID(NLW_inst_S_AXI_HP0_BID_UNCONNECTED[5:0]),
        .S_AXI_HP0_BREADY(1'b0),
        .S_AXI_HP0_BRESP(NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_BVALID(NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED),
        .S_AXI_HP0_RACOUNT(NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP0_RCOUNT(NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_RDATA(NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RID(NLW_inst_S_AXI_HP0_RID_UNCONNECTED[5:0]),
        .S_AXI_HP0_RLAST(NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED),
        .S_AXI_HP0_RREADY(1'b0),
        .S_AXI_HP0_RRESP(NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_RVALID(NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED),
        .S_AXI_HP0_WACOUNT(NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP0_WCOUNT(NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(1'b0),
        .S_AXI_HP0_WREADY(NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WVALID(1'b0),
        .S_AXI_HP1_ACLK(1'b0),
        .S_AXI_HP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARBURST({1'b0,1'b0}),
        .S_AXI_HP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARESETN(NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARREADY(NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED),
        .S_AXI_HP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARVALID(1'b0),
        .S_AXI_HP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWBURST({1'b0,1'b0}),
        .S_AXI_HP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWREADY(NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED),
        .S_AXI_HP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWVALID(1'b0),
        .S_AXI_HP1_BID(NLW_inst_S_AXI_HP1_BID_UNCONNECTED[5:0]),
        .S_AXI_HP1_BREADY(1'b0),
        .S_AXI_HP1_BRESP(NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_BVALID(NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED),
        .S_AXI_HP1_RACOUNT(NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP1_RCOUNT(NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_RDATA(NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RID(NLW_inst_S_AXI_HP1_RID_UNCONNECTED[5:0]),
        .S_AXI_HP1_RLAST(NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED),
        .S_AXI_HP1_RREADY(1'b0),
        .S_AXI_HP1_RRESP(NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_RVALID(NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED),
        .S_AXI_HP1_WACOUNT(NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP1_WCOUNT(NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WLAST(1'b0),
        .S_AXI_HP1_WREADY(NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WVALID(1'b0),
        .S_AXI_HP2_ACLK(1'b0),
        .S_AXI_HP2_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARBURST({1'b0,1'b0}),
        .S_AXI_HP2_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARESETN(NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED),
        .S_AXI_HP2_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP2_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARREADY(NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED),
        .S_AXI_HP2_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARVALID(1'b0),
        .S_AXI_HP2_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWBURST({1'b0,1'b0}),
        .S_AXI_HP2_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP2_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWREADY(NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED),
        .S_AXI_HP2_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWVALID(1'b0),
        .S_AXI_HP2_BID(NLW_inst_S_AXI_HP2_BID_UNCONNECTED[5:0]),
        .S_AXI_HP2_BREADY(1'b0),
        .S_AXI_HP2_BRESP(NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_BVALID(NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED),
        .S_AXI_HP2_RACOUNT(NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP2_RCOUNT(NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_RDATA(NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP2_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP2_RID(NLW_inst_S_AXI_HP2_RID_UNCONNECTED[5:0]),
        .S_AXI_HP2_RLAST(NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED),
        .S_AXI_HP2_RREADY(1'b0),
        .S_AXI_HP2_RRESP(NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_RVALID(NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED),
        .S_AXI_HP2_WACOUNT(NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP2_WCOUNT(NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WLAST(1'b0),
        .S_AXI_HP2_WREADY(NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED),
        .S_AXI_HP2_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP2_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WVALID(1'b0),
        .S_AXI_HP3_ACLK(1'b0),
        .S_AXI_HP3_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARBURST({1'b0,1'b0}),
        .S_AXI_HP3_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARESETN(NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED),
        .S_AXI_HP3_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP3_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARREADY(NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED),
        .S_AXI_HP3_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARVALID(1'b0),
        .S_AXI_HP3_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWBURST({1'b0,1'b0}),
        .S_AXI_HP3_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP3_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWREADY(NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED),
        .S_AXI_HP3_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWVALID(1'b0),
        .S_AXI_HP3_BID(NLW_inst_S_AXI_HP3_BID_UNCONNECTED[5:0]),
        .S_AXI_HP3_BREADY(1'b0),
        .S_AXI_HP3_BRESP(NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_BVALID(NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED),
        .S_AXI_HP3_RACOUNT(NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP3_RCOUNT(NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_RDATA(NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP3_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP3_RID(NLW_inst_S_AXI_HP3_RID_UNCONNECTED[5:0]),
        .S_AXI_HP3_RLAST(NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED),
        .S_AXI_HP3_RREADY(1'b0),
        .S_AXI_HP3_RRESP(NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_RVALID(NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED),
        .S_AXI_HP3_WACOUNT(NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP3_WCOUNT(NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WLAST(1'b0),
        .S_AXI_HP3_WREADY(NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED),
        .S_AXI_HP3_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP3_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WVALID(1'b0),
        .TRACE_CLK(1'b0),
        .TRACE_CLK_OUT(NLW_inst_TRACE_CLK_OUT_UNCONNECTED),
        .TRACE_CTL(NLW_inst_TRACE_CTL_UNCONNECTED),
        .TRACE_DATA(NLW_inst_TRACE_DATA_UNCONNECTED[1:0]),
        .TTC0_CLK0_IN(1'b0),
        .TTC0_CLK1_IN(1'b0),
        .TTC0_CLK2_IN(1'b0),
        .TTC0_WAVE0_OUT(TTC0_WAVE0_OUT),
        .TTC0_WAVE1_OUT(TTC0_WAVE1_OUT),
        .TTC0_WAVE2_OUT(TTC0_WAVE2_OUT),
        .TTC1_CLK0_IN(1'b0),
        .TTC1_CLK1_IN(1'b0),
        .TTC1_CLK2_IN(1'b0),
        .TTC1_WAVE0_OUT(NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED),
        .TTC1_WAVE1_OUT(NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED),
        .TTC1_WAVE2_OUT(NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED),
        .UART0_CTSN(1'b0),
        .UART0_DCDN(1'b0),
        .UART0_DSRN(1'b0),
        .UART0_DTRN(NLW_inst_UART0_DTRN_UNCONNECTED),
        .UART0_RIN(1'b0),
        .UART0_RTSN(NLW_inst_UART0_RTSN_UNCONNECTED),
        .UART0_RX(1'b1),
        .UART0_TX(NLW_inst_UART0_TX_UNCONNECTED),
        .UART1_CTSN(1'b0),
        .UART1_DCDN(1'b0),
        .UART1_DSRN(1'b0),
        .UART1_DTRN(NLW_inst_UART1_DTRN_UNCONNECTED),
        .UART1_RIN(1'b0),
        .UART1_RTSN(NLW_inst_UART1_RTSN_UNCONNECTED),
        .UART1_RX(1'b1),
        .UART1_TX(NLW_inst_UART1_TX_UNCONNECTED),
        .USB0_PORT_INDCTL(NLW_inst_USB0_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB0_VBUS_PWRFAULT(1'b0),
        .USB0_VBUS_PWRSELECT(NLW_inst_USB0_VBUS_PWRSELECT_UNCONNECTED),
        .USB1_PORT_INDCTL(NLW_inst_USB1_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB1_VBUS_PWRFAULT(1'b0),
        .USB1_VBUS_PWRSELECT(NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED),
        .WDT_CLK_IN(1'b0),
        .WDT_RST_OUT(NLW_inst_WDT_RST_OUT_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "design_1_processing_system7_0_axi_periph_0" *) 
module design_1_design_1_processing_system7_0_axi_periph_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input [0:0]ARESETN;
  input M00_ACLK;
  input [0:0]M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input S00_ACLK;
  input [0:0]S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire [31:0]M00_AXI_araddr;
  wire [2:0]M00_AXI_arprot;
  wire M00_AXI_arready;
  wire M00_AXI_arvalid;
  wire [31:0]M00_AXI_awaddr;
  wire [2:0]M00_AXI_awprot;
  wire M00_AXI_awready;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire S00_ACLK;
  wire [0:0]S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;

  design_1_s00_couplers_imp_1CFO1MB s00_couplers
       (.M00_AXI_araddr(M00_AXI_araddr),
        .M00_AXI_arprot(M00_AXI_arprot),
        .M00_AXI_arready(M00_AXI_arready),
        .M00_AXI_arvalid(M00_AXI_arvalid),
        .M00_AXI_awaddr(M00_AXI_awaddr),
        .M00_AXI_awprot(M00_AXI_awprot),
        .M00_AXI_awready(M00_AXI_awready),
        .M00_AXI_awvalid(M00_AXI_awvalid),
        .M00_AXI_bready(M00_AXI_bready),
        .M00_AXI_bresp(M00_AXI_bresp),
        .M00_AXI_bvalid(M00_AXI_bvalid),
        .M00_AXI_rdata(M00_AXI_rdata),
        .M00_AXI_rready(M00_AXI_rready),
        .M00_AXI_rresp(M00_AXI_rresp),
        .M00_AXI_rvalid(M00_AXI_rvalid),
        .M00_AXI_wdata(M00_AXI_wdata),
        .M00_AXI_wready(M00_AXI_wready),
        .M00_AXI_wstrb(M00_AXI_wstrb),
        .M00_AXI_wvalid(M00_AXI_wvalid),
        .S00_ACLK(S00_ACLK),
        .S00_ARESETN(S00_ARESETN),
        .S00_AXI_araddr(S00_AXI_araddr),
        .S00_AXI_arburst(S00_AXI_arburst),
        .S00_AXI_arcache(S00_AXI_arcache),
        .S00_AXI_arid(S00_AXI_arid),
        .S00_AXI_arlen(S00_AXI_arlen),
        .S00_AXI_arlock(S00_AXI_arlock),
        .S00_AXI_arprot(S00_AXI_arprot),
        .S00_AXI_arqos(S00_AXI_arqos),
        .S00_AXI_arready(S00_AXI_arready),
        .S00_AXI_arsize(S00_AXI_arsize),
        .S00_AXI_arvalid(S00_AXI_arvalid),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst(S00_AXI_awburst),
        .S00_AXI_awcache(S00_AXI_awcache),
        .S00_AXI_awid(S00_AXI_awid),
        .S00_AXI_awlen(S00_AXI_awlen),
        .S00_AXI_awlock(S00_AXI_awlock),
        .S00_AXI_awprot(S00_AXI_awprot),
        .S00_AXI_awqos(S00_AXI_awqos),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize(S00_AXI_awsize),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bid(S00_AXI_bid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_rdata(S00_AXI_rdata),
        .S00_AXI_rid(S00_AXI_rid),
        .S00_AXI_rlast(S00_AXI_rlast),
        .S00_AXI_rready(S00_AXI_rready),
        .S00_AXI_rresp(S00_AXI_rresp),
        .S00_AXI_rvalid(S00_AXI_rvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wid(S00_AXI_wid),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_rst_processing_system7_0_100M_0,proc_sys_reset,{}" *) (* ORIG_REF_NAME = "design_1_rst_processing_system7_0_100M_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "proc_sys_reset,Vivado 2016.2" *) 
module design_1_design_1_rst_processing_system7_0_100M_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clock CLK" *) input slowest_sync_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ext_reset RST" *) input ext_reset_in;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 aux_reset RST" *) input aux_reset_in;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 mb_rst RST" *) output mb_reset;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 bus_struct_reset RST" *) output [0:0]bus_struct_reset;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 peripheral_high_rst RST" *) output [0:0]peripheral_reset;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 interconnect_low_rst RST" *) output [0:0]interconnect_aresetn;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 peripheral_low_rst RST" *) output [0:0]peripheral_aresetn;

  wire aux_reset_in;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire slowest_sync_clk;

  (* C_AUX_RESET_HIGH = "1'b0" *) 
  (* C_AUX_RST_WIDTH = "4" *) 
  (* C_EXT_RESET_HIGH = "1'b0" *) 
  (* C_EXT_RST_WIDTH = "4" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_NUM_BUS_RST = "1" *) 
  (* C_NUM_INTERCONNECT_ARESETN = "1" *) 
  (* C_NUM_PERP_ARESETN = "1" *) 
  (* C_NUM_PERP_RST = "1" *) 
  design_1_proc_sys_reset U0
       (.aux_reset_in(aux_reset_in),
        .bus_struct_reset(bus_struct_reset),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(interconnect_aresetn),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .mb_reset(mb_reset),
        .peripheral_aresetn(peripheral_aresetn),
        .peripheral_reset(peripheral_reset),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "lpf" *) 
module design_1_lpf
   (lpf_int,
    slowest_sync_clk,
    dcm_locked,
    aux_reset_in,
    mb_debug_sys_rst,
    ext_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input dcm_locked;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input ext_reset_in;

  wire \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ;
  wire \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ;
  wire Q;
  wire [0:0]asr_lpf;
  wire aux_reset_in;
  wire dcm_locked;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_exr;
  wire lpf_int;
  wire lpf_int0__0;
  wire mb_debug_sys_rst;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in1_in;
  wire [3:0]p_3_out;
  wire slowest_sync_clk;

  design_1_cdc_sync \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.asr_lpf(asr_lpf),
        .aux_reset_in(aux_reset_in),
        .lpf_asr(lpf_asr),
        .lpf_asr_reg(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
  design_1_cdc_sync_0 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.ext_reset_in(ext_reset_in),
        .lpf_exr(lpf_exr),
        .lpf_exr_reg(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .p_3_out(p_3_out[2:0]),
        .scndry_out(p_3_out[3]),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(asr_lpf),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_out[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "rst_processing_system7_0_100M/U0/\EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .Q(lpf_asr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .Q(lpf_exr),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    lpf_int0
       (.I0(dcm_locked),
        .I1(Q),
        .I2(lpf_exr),
        .I3(lpf_asr),
        .O(lpf_int0__0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0__0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mqp_top" *) 
module design_1_mqp_top
   (clk_100M,
    CLK,
    transmit,
    vga_raddr,
    addra2,
    dina,
    wea,
    hsync,
    vsync,
    rgb,
    vga_waddr,
    addra1,
    coord1_data,
    coord2_data,
    fpga_clk,
    reset,
    button,
    Q,
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ,
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ,
    \data_enable_step_reg[7] ,
    xmult1__0,
    xneg,
    D,
    \data_enable_step_reg[5] );
  output clk_100M;
  output CLK;
  output transmit;
  output [18:0]vga_raddr;
  output [7:0]addra2;
  output [0:0]dina;
  output wea;
  output hsync;
  output vsync;
  output [1:0]rgb;
  output [18:0]vga_waddr;
  output [6:0]addra1;
  input [12:0]coord1_data;
  input [12:0]coord2_data;
  input fpga_clk;
  input reset;
  input button;
  input [13:0]Q;
  input \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ;
  input \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ;
  input \data_enable_step_reg[7] ;
  input xmult1__0;
  input xneg;
  input [6:0]D;
  input [6:0]\data_enable_step_reg[5] ;

  wire CLK;
  wire [6:0]D;
  wire [13:0]Q;
  wire [6:0]addra1;
  wire [7:0]addra2;
  wire button;
  wire clk_100M;
  wire [12:0]coord1_data;
  wire [12:0]coord2_data;
  wire [6:0]\data_enable_step_reg[5] ;
  wire \data_enable_step_reg[7] ;
  wire [0:0]dina;
  wire eqOp;
  wire fpga_clk;
  wire hsync;
  wire \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ;
  wire \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ;
  wire [10:0]plusOp;
  wire reset;
  wire [1:0]rgb;
  wire transmit;
  wire vga_controller_n_10;
  wire vga_controller_n_11;
  wire vga_controller_n_12;
  wire vga_controller_n_13;
  wire vga_controller_n_14;
  wire vga_controller_n_15;
  wire vga_controller_n_16;
  wire vga_controller_n_17;
  wire vga_controller_n_2;
  wire vga_controller_n_4;
  wire vga_controller_n_7;
  wire vga_controller_n_8;
  wire vga_controller_n_9;
  wire [18:0]vga_raddr;
  wire [18:0]vga_waddr;
  wire vsync;
  wire wea;
  wire xmult1__0;
  wire xneg;
  wire NLW_mmcm_locked_UNCONNECTED;
  wire NLW_vga_raddr__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_vga_raddr__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_vga_raddr__0_OVERFLOW_UNCONNECTED;
  wire NLW_vga_raddr__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_vga_raddr__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_vga_raddr__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_vga_raddr__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_vga_raddr__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_vga_raddr__0_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_vga_raddr__0_P_UNCONNECTED;
  wire [47:0]NLW_vga_raddr__0_PCOUT_UNCONNECTED;

  design_1_clk_wiz_0 mmcm
       (.clk_100M(clk_100M),
        .clk_25M(CLK),
        .clk_in1(fpga_clk),
        .locked(NLW_mmcm_locked_UNCONNECTED),
        .reset(reset));
  design_1_rangefinder rangefinder
       (.CLK(clk_100M),
        .D(D),
        .Q(Q),
        .addra1(addra1),
        .addra2(addra2),
        .button(button),
        .coord1_data(coord1_data),
        .coord2_data(coord2_data),
        .\data_enable_step_reg[5] (\data_enable_step_reg[5] ),
        .\data_enable_step_reg[7] (\data_enable_step_reg[7] ),
        .dina(dina),
        .reset(reset),
        .transmit(transmit),
        .vga_waddr(vga_waddr),
        .wea(wea),
        .xmult1__0(xmult1__0),
        .xneg(xneg));
  design_1_vga_controller_640_60 vga_controller
       (.D({vga_controller_n_7,vga_controller_n_8,vga_controller_n_9,vga_controller_n_10,vga_controller_n_11,vga_controller_n_12,vga_controller_n_13,vga_controller_n_14,vga_controller_n_15,vga_controller_n_16,vga_controller_n_17}),
        .E(eqOp),
        .SR(vga_controller_n_2),
        .clk_25M(CLK),
        .\hcounter_reg[10]_0 (plusOp),
        .hsync(hsync),
        .\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] (\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ),
        .\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 (\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ),
        .reset(reset),
        .rgb(rgb),
        .\vcounter_reg[10]_0 (vga_controller_n_4),
        .vsync(vsync));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    vga_raddr__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,vga_controller_n_7,vga_controller_n_8,vga_controller_n_9,vga_controller_n_10,vga_controller_n_11,vga_controller_n_12,vga_controller_n_13,vga_controller_n_14,vga_controller_n_15,vga_controller_n_16,vga_controller_n_17}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_vga_raddr__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_vga_raddr__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,plusOp}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_vga_raddr__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_vga_raddr__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(eqOp),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_vga_raddr__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_vga_raddr__0_OVERFLOW_UNCONNECTED),
        .P({NLW_vga_raddr__0_P_UNCONNECTED[47:19],vga_raddr}),
        .PATTERNBDETECT(NLW_vga_raddr__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_vga_raddr__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_vga_raddr__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(vga_controller_n_4),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(vga_controller_n_2),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_vga_raddr__0_UNDERFLOW_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "mult_gen_0,mult_gen_v12_0_11,{}" *) (* ORIG_REF_NAME = "mult_gen_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_11,Vivado 2016.2" *) 
module design_1_mult_gen_0
   (CLK,
    A,
    B,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [11:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [12:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [24:0]P;

  wire [11:0]A;
  wire [12:0]B;
  wire CLK;
  wire [24:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "4" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "0" *) 
  (* C_OUT_HIGH = "24" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* c_optimize_goal = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_mult_gen_v12_0_11__1 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "mult_gen_1,mult_gen_v12_0_11,{}" *) (* ORIG_REF_NAME = "mult_gen_1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_11,Vivado 2016.2" *) 
module design_1_mult_gen_1
   (CLK,
    A,
    B,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [11:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) input [12:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [24:0]P;

  wire [11:0]A;
  wire [12:0]B;
  wire CLK;
  wire [24:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "4" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "0" *) 
  (* C_OUT_HIGH = "24" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* c_optimize_goal = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_mult_gen_v12_0_11 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "mult_gen_2,mult_gen_v12_0_11,{}" *) (* ORIG_REF_NAME = "mult_gen_2" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_11,Vivado 2016.2" *) 
module design_1_mult_gen_2
   (CLK,
    A,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) input [8:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) output [18:0]P;

  wire [8:0]A;
  wire CLK;
  wire [18:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "1010000000" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "2" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "2" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* c_optimize_goal = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_mult_gen_v12_0_11__parameterized2 U0
       (.A(A),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "nu_nu_rangefinder_vga_v1_0" *) 
module design_1_nu_nu_rangefinder_vga_v1_0
   (CLK,
    clk_25M1,
    axi_awready_reg,
    axi_wready_reg,
    axi_arready_reg,
    vga_raddr,
    addra2,
    s00_axi_rvalid,
    s00_axi_bvalid,
    dina,
    wea,
    hsync,
    vsync,
    rgb,
    s00_axi_rdata,
    vga_waddr,
    addra1,
    coord1_data,
    coord2_data,
    fpga_clk,
    reset,
    s00_axi_aclk,
    button,
    s00_axi_arvalid,
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ,
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_bready,
    s00_axi_rready,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_araddr,
    s00_axi_aresetn);
  output CLK;
  output clk_25M1;
  output axi_awready_reg;
  output axi_wready_reg;
  output axi_arready_reg;
  output [18:0]vga_raddr;
  output [7:0]addra2;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  output [0:0]dina;
  output wea;
  output hsync;
  output vsync;
  output [1:0]rgb;
  output [31:0]s00_axi_rdata;
  output [18:0]vga_waddr;
  output [6:0]addra1;
  input [12:0]coord1_data;
  input [12:0]coord2_data;
  input fpga_clk;
  input reset;
  input s00_axi_aclk;
  input button;
  input s00_axi_arvalid;
  input \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ;
  input \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_bready;
  input s00_axi_rready;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input [1:0]s00_axi_araddr;
  input s00_axi_aresetn;

  wire CLK;
  wire [6:0]addra1;
  wire [7:0]addra2;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_wready_reg;
  wire button;
  wire clk_25M1;
  wire [12:0]coord1_data;
  wire [12:0]coord2_data;
  wire [5:0]data;
  wire [11:0]data_enable_step;
  wire [0:0]dina;
  wire fpga_clk;
  wire hsync;
  wire \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ;
  wire \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_10;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_11;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_20;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_21;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_22;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_23;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_24;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_25;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_26;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_27;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_28;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_29;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_30;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_31;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_32;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_33;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_5;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_6;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_7;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_8;
  wire nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_9;
  wire \rangefinder/xmult1__0 ;
  wire \rangefinder/xneg ;
  wire reset;
  wire [1:0]rgb;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire transmit;
  wire [18:0]vga_raddr;
  wire [18:0]vga_waddr;
  wire vsync;
  wire wea;

  design_1_mqp_top mqp_top
       (.CLK(clk_25M1),
        .D({nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_20,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_21,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_22,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_23,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_24,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_25,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_26}),
        .Q({nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_6,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_7,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_8,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_9,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_10,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_11,data,data_enable_step[11],data_enable_step[0]}),
        .addra1(addra1),
        .addra2(addra2),
        .button(button),
        .clk_100M(CLK),
        .coord1_data(coord1_data),
        .coord2_data(coord2_data),
        .\data_enable_step_reg[5] ({nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_27,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_28,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_29,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_30,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_31,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_32,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_33}),
        .\data_enable_step_reg[7] (nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_5),
        .dina(dina),
        .fpga_clk(fpga_clk),
        .hsync(hsync),
        .\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] (\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ),
        .\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 (\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ),
        .reset(reset),
        .rgb(rgb),
        .transmit(transmit),
        .vga_raddr(vga_raddr),
        .vga_waddr(vga_waddr),
        .vsync(vsync),
        .wea(wea),
        .xmult1__0(\rangefinder/xmult1__0 ),
        .xneg(\rangefinder/xneg ));
  design_1_nu_nu_rangefinder_vga_v1_0_S00_AXI nu_nu_rangefinder_vga_v1_0_S00_AXI_inst
       (.D({nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_20,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_21,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_22,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_23,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_24,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_25,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_26}),
        .Q({nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_6,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_7,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_8,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_9,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_10,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_11,data,data_enable_step[11],data_enable_step[0]}),
        .\addra2_reg[7] ({nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_27,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_28,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_29,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_30,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_31,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_32,nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_33}),
        .axi_arready_reg_0(axi_arready_reg),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_wready_reg_0(axi_wready_reg),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .transmit(transmit),
        .xmult1__0(\rangefinder/xmult1__0 ),
        .xneg(\rangefinder/xneg ),
        .\ylocation_reg[1] (nu_nu_rangefinder_vga_v1_0_S00_AXI_inst_n_5));
endmodule

(* ORIG_REF_NAME = "nu_nu_rangefinder_vga_v1_0_S00_AXI" *) 
module design_1_nu_nu_rangefinder_vga_v1_0_S00_AXI
   (axi_awready_reg_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s00_axi_rvalid,
    s00_axi_bvalid,
    \ylocation_reg[1] ,
    Q,
    D,
    \addra2_reg[7] ,
    xmult1__0,
    xneg,
    s00_axi_rdata,
    s00_axi_aclk,
    s00_axi_arvalid,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_bready,
    s00_axi_rready,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_araddr,
    transmit,
    s00_axi_aresetn);
  output axi_awready_reg_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  output \ylocation_reg[1] ;
  output [13:0]Q;
  output [6:0]D;
  output [6:0]\addra2_reg[7] ;
  output xmult1__0;
  output xneg;
  output [31:0]s00_axi_rdata;
  input s00_axi_aclk;
  input s00_axi_arvalid;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_bready;
  input s00_axi_rready;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input [1:0]s00_axi_araddr;
  input transmit;
  input s00_axi_aresetn;

  wire [6:0]D;
  wire [13:0]Q;
  wire \addra1[7]_i_3_n_0 ;
  wire \addra1[7]_i_4_n_0 ;
  wire \addra1[7]_i_5_n_0 ;
  wire [6:0]\addra2_reg[7] ;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready_i_1_n_0;
  wire axi_arready_reg_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready_i_1_n_0;
  wire axi_awready_i_2_n_0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready_i_1_n_0;
  wire axi_wready_reg_0;
  wire [10:1]data_enable_step;
  wire \extra_data_enable_step[15]_i_1_n_0 ;
  wire \extra_data_enable_step[23]_i_1_n_0 ;
  wire \extra_data_enable_step[23]_i_2_n_0 ;
  wire \extra_data_enable_step[24]_i_1_n_0 ;
  wire \extra_data_enable_step[25]_i_1_n_0 ;
  wire \extra_data_enable_step[25]_i_2_n_0 ;
  wire \extra_data_enable_step[7]_i_1_n_0 ;
  wire \extra_data_enable_step_reg_n_0_[0] ;
  wire \extra_data_enable_step_reg_n_0_[10] ;
  wire \extra_data_enable_step_reg_n_0_[11] ;
  wire \extra_data_enable_step_reg_n_0_[12] ;
  wire \extra_data_enable_step_reg_n_0_[13] ;
  wire \extra_data_enable_step_reg_n_0_[14] ;
  wire \extra_data_enable_step_reg_n_0_[15] ;
  wire \extra_data_enable_step_reg_n_0_[16] ;
  wire \extra_data_enable_step_reg_n_0_[17] ;
  wire \extra_data_enable_step_reg_n_0_[1] ;
  wire \extra_data_enable_step_reg_n_0_[20] ;
  wire \extra_data_enable_step_reg_n_0_[21] ;
  wire \extra_data_enable_step_reg_n_0_[22] ;
  wire \extra_data_enable_step_reg_n_0_[23] ;
  wire \extra_data_enable_step_reg_n_0_[24] ;
  wire \extra_data_enable_step_reg_n_0_[25] ;
  wire \extra_data_enable_step_reg_n_0_[2] ;
  wire \extra_data_enable_step_reg_n_0_[3] ;
  wire \extra_data_enable_step_reg_n_0_[4] ;
  wire \extra_data_enable_step_reg_n_0_[5] ;
  wire \extra_data_enable_step_reg_n_0_[6] ;
  wire \extra_data_enable_step_reg_n_0_[7] ;
  wire \extra_data_enable_step_reg_n_0_[8] ;
  wire \extra_data_enable_step_reg_n_0_[9] ;
  wire [1:0]p_0_in;
  wire [31:7]p_1_in;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire slv_reg_rden__0;
  wire transmit;
  wire \xlocation[9]_i_5_n_0 ;
  wire xmult1__0;
  wire xneg;
  wire \ylocation[8]_i_4_n_0 ;
  wire \ylocation_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addra1[1]_i_1 
       (.I0(Q[0]),
        .I1(\addra1[7]_i_3_n_0 ),
        .I2(data_enable_step[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \addra1[2]_i_1 
       (.I0(\addra1[7]_i_3_n_0 ),
        .I1(data_enable_step[1]),
        .I2(Q[0]),
        .I3(data_enable_step[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \addra1[3]_i_1 
       (.I0(\addra1[7]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(data_enable_step[1]),
        .I3(data_enable_step[2]),
        .I4(data_enable_step[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    \addra1[4]_i_1 
       (.I0(\addra1[7]_i_3_n_0 ),
        .I1(data_enable_step[2]),
        .I2(data_enable_step[1]),
        .I3(Q[0]),
        .I4(data_enable_step[3]),
        .I5(data_enable_step[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addra1[5]_i_1 
       (.I0(\addra1[7]_i_4_n_0 ),
        .I1(\addra1[7]_i_3_n_0 ),
        .I2(data_enable_step[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \addra1[6]_i_1 
       (.I0(\addra1[7]_i_3_n_0 ),
        .I1(\addra1[7]_i_4_n_0 ),
        .I2(data_enable_step[5]),
        .I3(data_enable_step[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hAAA85557)) 
    \addra1[7]_i_2 
       (.I0(\addra1[7]_i_3_n_0 ),
        .I1(data_enable_step[5]),
        .I2(data_enable_step[6]),
        .I3(\addra1[7]_i_4_n_0 ),
        .I4(data_enable_step[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00151501)) 
    \addra1[7]_i_3 
       (.I0(data_enable_step[10]),
        .I1(data_enable_step[9]),
        .I2(data_enable_step[8]),
        .I3(data_enable_step[7]),
        .I4(\addra1[7]_i_5_n_0 ),
        .O(\addra1[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \addra1[7]_i_4 
       (.I0(data_enable_step[3]),
        .I1(Q[0]),
        .I2(data_enable_step[1]),
        .I3(data_enable_step[2]),
        .I4(data_enable_step[4]),
        .O(\addra1[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \addra1[7]_i_5 
       (.I0(\addra1[7]_i_4_n_0 ),
        .I1(data_enable_step[5]),
        .I2(data_enable_step[6]),
        .O(\addra1[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \addra2[1]_i_1 
       (.I0(Q[0]),
        .I1(\addra1[7]_i_3_n_0 ),
        .I2(data_enable_step[1]),
        .O(\addra2_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \addra2[2]_i_1 
       (.I0(data_enable_step[1]),
        .I1(Q[0]),
        .I2(\addra1[7]_i_3_n_0 ),
        .I3(data_enable_step[2]),
        .O(\addra2_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \addra2[3]_i_1 
       (.I0(Q[0]),
        .I1(data_enable_step[1]),
        .I2(data_enable_step[2]),
        .I3(\addra1[7]_i_3_n_0 ),
        .I4(data_enable_step[3]),
        .O(\addra2_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \addra2[4]_i_1 
       (.I0(data_enable_step[2]),
        .I1(data_enable_step[1]),
        .I2(Q[0]),
        .I3(data_enable_step[3]),
        .I4(\addra1[7]_i_3_n_0 ),
        .I5(data_enable_step[4]),
        .O(\addra2_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \addra2[5]_i_1 
       (.I0(\addra1[7]_i_4_n_0 ),
        .I1(\addra1[7]_i_3_n_0 ),
        .I2(data_enable_step[5]),
        .O(\addra2_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \addra2[6]_i_1 
       (.I0(\addra1[7]_i_4_n_0 ),
        .I1(data_enable_step[5]),
        .I2(\addra1[7]_i_3_n_0 ),
        .I3(data_enable_step[6]),
        .O(\addra2_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \addra2[7]_i_1 
       (.I0(data_enable_step[5]),
        .I1(data_enable_step[6]),
        .I2(\addra1[7]_i_4_n_0 ),
        .I3(\addra1[7]_i_3_n_0 ),
        .I4(data_enable_step[7]),
        .O(\addra2_reg[7] [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready_i_1_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(axi_arready_reg_0),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(axi_awready_reg_0),
        .I4(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(axi_awready_reg_0),
        .I4(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_awready_reg_0),
        .O(axi_awready_i_2_n_0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_2_n_0),
        .Q(axi_awready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_wready_reg_0),
        .I3(axi_awready_reg_0),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg3[0]),
        .I1(slv_reg2[0]),
        .I2(axi_araddr[3]),
        .I3(transmit),
        .I4(axi_araddr[2]),
        .O(reg_data_out[0]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg3[10]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[10]),
        .O(reg_data_out[10]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg3[11]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[11]),
        .O(reg_data_out[11]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg3[12]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[12]),
        .O(reg_data_out[12]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg3[13]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[13]),
        .O(reg_data_out[13]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg3[14]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[14]),
        .O(reg_data_out[14]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg3[15]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[15]),
        .O(reg_data_out[15]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg3[16]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[16]),
        .O(reg_data_out[16]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg3[17]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[17]),
        .O(reg_data_out[17]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg3[18]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[18]),
        .O(reg_data_out[18]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg3[19]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[19]),
        .O(reg_data_out[19]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg3[1]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[1]),
        .O(reg_data_out[1]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg3[20]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[20]),
        .O(reg_data_out[20]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg3[21]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[21]),
        .O(reg_data_out[21]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg3[22]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[22]),
        .O(reg_data_out[22]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg3[23]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[23]),
        .O(reg_data_out[23]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg3[24]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[24]),
        .O(reg_data_out[24]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg3[25]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[25]),
        .O(reg_data_out[25]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg3[26]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[26]),
        .O(reg_data_out[26]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg3[27]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[27]),
        .O(reg_data_out[27]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg3[28]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[28]),
        .O(reg_data_out[28]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg3[29]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[29]),
        .O(reg_data_out[29]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg3[2]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[2]),
        .O(reg_data_out[2]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg3[30]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[30]),
        .O(reg_data_out[30]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[31]_i_1 
       (.I0(slv_reg3[31]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[31]),
        .O(reg_data_out[31]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg3[3]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[3]),
        .O(reg_data_out[3]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg3[4]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[4]),
        .O(reg_data_out[4]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg3[5]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[5]),
        .O(reg_data_out[5]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg3[6]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[6]),
        .O(reg_data_out[6]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg3[7]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[7]),
        .O(reg_data_out[7]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg3[8]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[8]),
        .O(reg_data_out[8]));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg3[9]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[9]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    axi_rvalid_i_1
       (.I0(axi_arready_reg_0),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rready),
        .I3(s00_axi_rvalid),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_wready_reg_0),
        .O(axi_wready_i_1_n_0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_i_1_n_0),
        .Q(axi_wready_reg_0),
        .R(axi_awready_i_1_n_0));
  FDRE \data_enable_step_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_enable_step_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[10] ),
        .Q(data_enable_step[10]),
        .R(1'b0));
  FDRE \data_enable_step_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[11] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_enable_step_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[12] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_enable_step_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[13] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_enable_step_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[14] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_enable_step_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[15] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_enable_step_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[16] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_enable_step_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[17] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_enable_step_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[1] ),
        .Q(data_enable_step[1]),
        .R(1'b0));
  FDRE \data_enable_step_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[20] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_enable_step_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[21] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_enable_step_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[22] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_enable_step_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[23] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_enable_step_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[24] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_enable_step_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[25] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_enable_step_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[2] ),
        .Q(data_enable_step[2]),
        .R(1'b0));
  FDRE \data_enable_step_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[3] ),
        .Q(data_enable_step[3]),
        .R(1'b0));
  FDRE \data_enable_step_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[4] ),
        .Q(data_enable_step[4]),
        .R(1'b0));
  FDRE \data_enable_step_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[5] ),
        .Q(data_enable_step[5]),
        .R(1'b0));
  FDRE \data_enable_step_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[6] ),
        .Q(data_enable_step[6]),
        .R(1'b0));
  FDRE \data_enable_step_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[7] ),
        .Q(data_enable_step[7]),
        .R(1'b0));
  FDRE \data_enable_step_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[8] ),
        .Q(data_enable_step[8]),
        .R(1'b0));
  FDRE \data_enable_step_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step_reg_n_0_[9] ),
        .Q(data_enable_step[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \extra_data_enable_step[15]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(\extra_data_enable_step[23]_i_2_n_0 ),
        .I4(s00_axi_aresetn),
        .O(\extra_data_enable_step[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \extra_data_enable_step[23]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(\extra_data_enable_step[23]_i_2_n_0 ),
        .I4(s00_axi_aresetn),
        .O(\extra_data_enable_step[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \extra_data_enable_step[23]_i_2 
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_wready_reg_0),
        .I3(axi_awready_reg_0),
        .O(\extra_data_enable_step[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \extra_data_enable_step[24]_i_1 
       (.I0(s00_axi_wdata[24]),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(\extra_data_enable_step[25]_i_2_n_0 ),
        .I4(\extra_data_enable_step_reg_n_0_[24] ),
        .O(\extra_data_enable_step[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \extra_data_enable_step[25]_i_1 
       (.I0(s00_axi_wdata[25]),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(\extra_data_enable_step[25]_i_2_n_0 ),
        .I4(\extra_data_enable_step_reg_n_0_[25] ),
        .O(\extra_data_enable_step[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \extra_data_enable_step[25]_i_2 
       (.I0(s00_axi_aresetn),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(axi_wready_reg_0),
        .I4(axi_awready_reg_0),
        .I5(p_0_in[0]),
        .O(\extra_data_enable_step[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \extra_data_enable_step[7]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(\extra_data_enable_step[23]_i_2_n_0 ),
        .I4(s00_axi_aresetn),
        .O(\extra_data_enable_step[7]_i_1_n_0 ));
  FDRE \extra_data_enable_step_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\extra_data_enable_step_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\extra_data_enable_step_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\extra_data_enable_step_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\extra_data_enable_step_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\extra_data_enable_step_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\extra_data_enable_step_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\extra_data_enable_step_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\extra_data_enable_step_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\extra_data_enable_step_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\extra_data_enable_step_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\extra_data_enable_step_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\extra_data_enable_step_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\extra_data_enable_step_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\extra_data_enable_step_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step[24]_i_1_n_0 ),
        .Q(\extra_data_enable_step_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\extra_data_enable_step[25]_i_1_n_0 ),
        .Q(\extra_data_enable_step_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\extra_data_enable_step_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\extra_data_enable_step_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\extra_data_enable_step_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\extra_data_enable_step_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\extra_data_enable_step_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\extra_data_enable_step_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\extra_data_enable_step_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \extra_data_enable_step_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\extra_data_enable_step[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\extra_data_enable_step_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \slv_reg2[15]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(\extra_data_enable_step[23]_i_2_n_0 ),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \slv_reg2[23]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(\extra_data_enable_step[23]_i_2_n_0 ),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \slv_reg2[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(\extra_data_enable_step[23]_i_2_n_0 ),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \slv_reg2[7]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(\extra_data_enable_step[23]_i_2_n_0 ),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg3[15]_i_1 
       (.I0(p_0_in[0]),
        .I1(\extra_data_enable_step[23]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[1]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg3[23]_i_1 
       (.I0(p_0_in[0]),
        .I1(\extra_data_enable_step[23]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg3[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(\extra_data_enable_step[23]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[3]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg3[7]_i_1 
       (.I0(p_0_in[0]),
        .I1(\extra_data_enable_step[23]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[0]),
        .O(p_1_in[7]));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    slv_reg_rden
       (.I0(s00_axi_rvalid),
        .I1(s00_axi_arvalid),
        .I2(axi_arready_reg_0),
        .O(slv_reg_rden__0));
  LUT6 #(
    .INIT(64'hEEEEEEEAAAAAAAAA)) 
    \xlocation[9]_i_4 
       (.I0(\xlocation[9]_i_5_n_0 ),
        .I1(data_enable_step[8]),
        .I2(data_enable_step[6]),
        .I3(data_enable_step[5]),
        .I4(\addra1[7]_i_4_n_0 ),
        .I5(data_enable_step[7]),
        .O(xneg));
  LUT2 #(
    .INIT(4'hE)) 
    \xlocation[9]_i_5 
       (.I0(data_enable_step[9]),
        .I1(data_enable_step[10]),
        .O(\xlocation[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h10101002)) 
    \xmult[23]_i_3 
       (.I0(data_enable_step[9]),
        .I1(data_enable_step[10]),
        .I2(data_enable_step[8]),
        .I3(data_enable_step[7]),
        .I4(\addra1[7]_i_5_n_0 ),
        .O(xmult1__0));
  LUT6 #(
    .INIT(64'h000000000057FFA8)) 
    \ylocation[8]_i_3 
       (.I0(data_enable_step[7]),
        .I1(\addra1[7]_i_4_n_0 ),
        .I2(\ylocation[8]_i_4_n_0 ),
        .I3(data_enable_step[8]),
        .I4(data_enable_step[9]),
        .I5(data_enable_step[10]),
        .O(\ylocation_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ylocation[8]_i_4 
       (.I0(data_enable_step[6]),
        .I1(data_enable_step[5]),
        .O(\ylocation[8]_i_4_n_0 ));
endmodule

(* C_AUX_RESET_HIGH = "1'b0" *) (* C_AUX_RST_WIDTH = "4" *) (* C_EXT_RESET_HIGH = "1'b0" *) 
(* C_EXT_RST_WIDTH = "4" *) (* C_FAMILY = "zynq" *) (* C_NUM_BUS_RST = "1" *) 
(* C_NUM_INTERCONNECT_ARESETN = "1" *) (* C_NUM_PERP_ARESETN = "1" *) (* C_NUM_PERP_RST = "1" *) 
(* ORIG_REF_NAME = "proc_sys_reset" *) 
module design_1_proc_sys_reset
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  input slowest_sync_clk;
  input ext_reset_in;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input dcm_locked;
  output mb_reset;
  (* equivalent_register_removal = "no" *) output [0:0]bus_struct_reset;
  (* equivalent_register_removal = "no" *) output [0:0]peripheral_reset;
  (* equivalent_register_removal = "no" *) output [0:0]interconnect_aresetn;
  (* equivalent_register_removal = "no" *) output [0:0]peripheral_aresetn;

  wire Core;
  wire SEQ_n_3;
  wire SEQ_n_4;
  wire aux_reset_in;
  wire bsr;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire lpf_int;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire pr;
  wire slowest_sync_clk;

  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_3),
        .Q(interconnect_aresetn),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_4),
        .Q(peripheral_aresetn),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \BSR_OUT_DFF[0].bus_struct_reset_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr),
        .Q(bus_struct_reset),
        .R(1'b0));
  design_1_lpf EXT_LPF
       (.aux_reset_in(aux_reset_in),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .slowest_sync_clk(slowest_sync_clk));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \PR_OUT_DFF[0].peripheral_reset_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr),
        .Q(peripheral_reset),
        .R(1'b0));
  design_1_sequence_psr SEQ
       (.\ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] (SEQ_n_3),
        .\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] (SEQ_n_4),
        .Core(Core),
        .bsr(bsr),
        .lpf_int(lpf_int),
        .pr(pr),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    mb_reset_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core),
        .Q(mb_reset),
        .R(1'b0));
endmodule

(* C_DM_WIDTH = "4" *) (* C_DQS_WIDTH = "4" *) (* C_DQ_WIDTH = "32" *) 
(* C_EMIO_GPIO_WIDTH = "64" *) (* C_EN_EMIO_ENET0 = "0" *) (* C_EN_EMIO_ENET1 = "0" *) 
(* C_EN_EMIO_PJTAG = "0" *) (* C_EN_EMIO_TRACE = "0" *) (* C_FCLK_CLK0_BUF = "true" *) 
(* C_FCLK_CLK1_BUF = "false" *) (* C_FCLK_CLK2_BUF = "false" *) (* C_FCLK_CLK3_BUF = "false" *) 
(* C_INCLUDE_ACP_TRANS_CHECK = "0" *) (* C_INCLUDE_TRACE_BUFFER = "0" *) (* C_IRQ_F2P_MODE = "DIRECT" *) 
(* C_MIO_PRIMITIVE = "54" *) (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP0_ID_WIDTH = "12" *) 
(* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP1_ID_WIDTH = "12" *) 
(* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) (* C_NUM_F2P_INTR_INPUTS = "1" *) (* C_PACKAGE_NAME = "clg484" *) 
(* C_PS7_SI_REV = "PRODUCTION" *) (* C_S_AXI_ACP_ARUSER_VAL = "31" *) (* C_S_AXI_ACP_AWUSER_VAL = "31" *) 
(* C_S_AXI_ACP_ID_WIDTH = "3" *) (* C_S_AXI_GP0_ID_WIDTH = "6" *) (* C_S_AXI_GP1_ID_WIDTH = "6" *) 
(* C_S_AXI_HP0_DATA_WIDTH = "64" *) (* C_S_AXI_HP0_ID_WIDTH = "6" *) (* C_S_AXI_HP1_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP1_ID_WIDTH = "6" *) (* C_S_AXI_HP2_DATA_WIDTH = "64" *) (* C_S_AXI_HP2_ID_WIDTH = "6" *) 
(* C_S_AXI_HP3_DATA_WIDTH = "64" *) (* C_S_AXI_HP3_ID_WIDTH = "6" *) (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) 
(* C_TRACE_BUFFER_FIFO_SIZE = "128" *) (* C_TRACE_INTERNAL_WIDTH = "2" *) (* C_TRACE_PIPELINE_WIDTH = "8" *) 
(* C_USE_AXI_NONSECURE = "0" *) (* C_USE_DEFAULT_ACP_USER_VAL = "0" *) (* C_USE_M_AXI_GP0 = "1" *) 
(* C_USE_M_AXI_GP1 = "0" *) (* C_USE_S_AXI_ACP = "0" *) (* C_USE_S_AXI_GP0 = "0" *) 
(* C_USE_S_AXI_GP1 = "0" *) (* C_USE_S_AXI_HP0 = "0" *) (* C_USE_S_AXI_HP1 = "0" *) 
(* C_USE_S_AXI_HP2 = "0" *) (* C_USE_S_AXI_HP3 = "0" *) (* HW_HANDOFF = "design_1_processing_system7_0_0.hwdef" *) 
(* ORIG_REF_NAME = "processing_system7_v5_5_processing_system7" *) (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666667} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333313} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={38} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={8} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS33} bidis={2} ioBank={Vcco_p0} clockFreq={50.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1600.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>" *) (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
module design_1_processing_system7_v5_5_processing_system7
   (CAN0_PHY_TX,
    CAN0_PHY_RX,
    CAN1_PHY_TX,
    CAN1_PHY_RX,
    ENET0_GMII_TX_EN,
    ENET0_GMII_TX_ER,
    ENET0_MDIO_MDC,
    ENET0_MDIO_O,
    ENET0_MDIO_T,
    ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    ENET0_GMII_TXD,
    ENET0_GMII_COL,
    ENET0_GMII_CRS,
    ENET0_GMII_RX_CLK,
    ENET0_GMII_RX_DV,
    ENET0_GMII_RX_ER,
    ENET0_GMII_TX_CLK,
    ENET0_MDIO_I,
    ENET0_EXT_INTIN,
    ENET0_GMII_RXD,
    ENET1_GMII_TX_EN,
    ENET1_GMII_TX_ER,
    ENET1_MDIO_MDC,
    ENET1_MDIO_O,
    ENET1_MDIO_T,
    ENET1_PTP_DELAY_REQ_RX,
    ENET1_PTP_DELAY_REQ_TX,
    ENET1_PTP_PDELAY_REQ_RX,
    ENET1_PTP_PDELAY_REQ_TX,
    ENET1_PTP_PDELAY_RESP_RX,
    ENET1_PTP_PDELAY_RESP_TX,
    ENET1_PTP_SYNC_FRAME_RX,
    ENET1_PTP_SYNC_FRAME_TX,
    ENET1_SOF_RX,
    ENET1_SOF_TX,
    ENET1_GMII_TXD,
    ENET1_GMII_COL,
    ENET1_GMII_CRS,
    ENET1_GMII_RX_CLK,
    ENET1_GMII_RX_DV,
    ENET1_GMII_RX_ER,
    ENET1_GMII_TX_CLK,
    ENET1_MDIO_I,
    ENET1_EXT_INTIN,
    ENET1_GMII_RXD,
    GPIO_I,
    GPIO_O,
    GPIO_T,
    I2C0_SDA_I,
    I2C0_SDA_O,
    I2C0_SDA_T,
    I2C0_SCL_I,
    I2C0_SCL_O,
    I2C0_SCL_T,
    I2C1_SDA_I,
    I2C1_SDA_O,
    I2C1_SDA_T,
    I2C1_SCL_I,
    I2C1_SCL_O,
    I2C1_SCL_T,
    PJTAG_TCK,
    PJTAG_TMS,
    PJTAG_TDI,
    PJTAG_TDO,
    SDIO0_CLK,
    SDIO0_CLK_FB,
    SDIO0_CMD_O,
    SDIO0_CMD_I,
    SDIO0_CMD_T,
    SDIO0_DATA_I,
    SDIO0_DATA_O,
    SDIO0_DATA_T,
    SDIO0_LED,
    SDIO0_CDN,
    SDIO0_WP,
    SDIO0_BUSPOW,
    SDIO0_BUSVOLT,
    SDIO1_CLK,
    SDIO1_CLK_FB,
    SDIO1_CMD_O,
    SDIO1_CMD_I,
    SDIO1_CMD_T,
    SDIO1_DATA_I,
    SDIO1_DATA_O,
    SDIO1_DATA_T,
    SDIO1_LED,
    SDIO1_CDN,
    SDIO1_WP,
    SDIO1_BUSPOW,
    SDIO1_BUSVOLT,
    SPI0_SCLK_I,
    SPI0_SCLK_O,
    SPI0_SCLK_T,
    SPI0_MOSI_I,
    SPI0_MOSI_O,
    SPI0_MOSI_T,
    SPI0_MISO_I,
    SPI0_MISO_O,
    SPI0_MISO_T,
    SPI0_SS_I,
    SPI0_SS_O,
    SPI0_SS1_O,
    SPI0_SS2_O,
    SPI0_SS_T,
    SPI1_SCLK_I,
    SPI1_SCLK_O,
    SPI1_SCLK_T,
    SPI1_MOSI_I,
    SPI1_MOSI_O,
    SPI1_MOSI_T,
    SPI1_MISO_I,
    SPI1_MISO_O,
    SPI1_MISO_T,
    SPI1_SS_I,
    SPI1_SS_O,
    SPI1_SS1_O,
    SPI1_SS2_O,
    SPI1_SS_T,
    UART0_DTRN,
    UART0_RTSN,
    UART0_TX,
    UART0_CTSN,
    UART0_DCDN,
    UART0_DSRN,
    UART0_RIN,
    UART0_RX,
    UART1_DTRN,
    UART1_RTSN,
    UART1_TX,
    UART1_CTSN,
    UART1_DCDN,
    UART1_DSRN,
    UART1_RIN,
    UART1_RX,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    TTC0_CLK0_IN,
    TTC0_CLK1_IN,
    TTC0_CLK2_IN,
    TTC1_WAVE0_OUT,
    TTC1_WAVE1_OUT,
    TTC1_WAVE2_OUT,
    TTC1_CLK0_IN,
    TTC1_CLK1_IN,
    TTC1_CLK2_IN,
    WDT_CLK_IN,
    WDT_RST_OUT,
    TRACE_CLK,
    TRACE_CTL,
    TRACE_DATA,
    TRACE_CLK_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    USB1_PORT_INDCTL,
    USB1_VBUS_PWRSELECT,
    USB1_VBUS_PWRFAULT,
    SRAM_INTIN,
    M_AXI_GP0_ARESETN,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    M_AXI_GP1_ARESETN,
    M_AXI_GP1_ARVALID,
    M_AXI_GP1_AWVALID,
    M_AXI_GP1_BREADY,
    M_AXI_GP1_RREADY,
    M_AXI_GP1_WLAST,
    M_AXI_GP1_WVALID,
    M_AXI_GP1_ARID,
    M_AXI_GP1_AWID,
    M_AXI_GP1_WID,
    M_AXI_GP1_ARBURST,
    M_AXI_GP1_ARLOCK,
    M_AXI_GP1_ARSIZE,
    M_AXI_GP1_AWBURST,
    M_AXI_GP1_AWLOCK,
    M_AXI_GP1_AWSIZE,
    M_AXI_GP1_ARPROT,
    M_AXI_GP1_AWPROT,
    M_AXI_GP1_ARADDR,
    M_AXI_GP1_AWADDR,
    M_AXI_GP1_WDATA,
    M_AXI_GP1_ARCACHE,
    M_AXI_GP1_ARLEN,
    M_AXI_GP1_ARQOS,
    M_AXI_GP1_AWCACHE,
    M_AXI_GP1_AWLEN,
    M_AXI_GP1_AWQOS,
    M_AXI_GP1_WSTRB,
    M_AXI_GP1_ACLK,
    M_AXI_GP1_ARREADY,
    M_AXI_GP1_AWREADY,
    M_AXI_GP1_BVALID,
    M_AXI_GP1_RLAST,
    M_AXI_GP1_RVALID,
    M_AXI_GP1_WREADY,
    M_AXI_GP1_BID,
    M_AXI_GP1_RID,
    M_AXI_GP1_BRESP,
    M_AXI_GP1_RRESP,
    M_AXI_GP1_RDATA,
    S_AXI_GP0_ARESETN,
    S_AXI_GP0_ARREADY,
    S_AXI_GP0_AWREADY,
    S_AXI_GP0_BVALID,
    S_AXI_GP0_RLAST,
    S_AXI_GP0_RVALID,
    S_AXI_GP0_WREADY,
    S_AXI_GP0_BRESP,
    S_AXI_GP0_RRESP,
    S_AXI_GP0_RDATA,
    S_AXI_GP0_BID,
    S_AXI_GP0_RID,
    S_AXI_GP0_ACLK,
    S_AXI_GP0_ARVALID,
    S_AXI_GP0_AWVALID,
    S_AXI_GP0_BREADY,
    S_AXI_GP0_RREADY,
    S_AXI_GP0_WLAST,
    S_AXI_GP0_WVALID,
    S_AXI_GP0_ARBURST,
    S_AXI_GP0_ARLOCK,
    S_AXI_GP0_ARSIZE,
    S_AXI_GP0_AWBURST,
    S_AXI_GP0_AWLOCK,
    S_AXI_GP0_AWSIZE,
    S_AXI_GP0_ARPROT,
    S_AXI_GP0_AWPROT,
    S_AXI_GP0_ARADDR,
    S_AXI_GP0_AWADDR,
    S_AXI_GP0_WDATA,
    S_AXI_GP0_ARCACHE,
    S_AXI_GP0_ARLEN,
    S_AXI_GP0_ARQOS,
    S_AXI_GP0_AWCACHE,
    S_AXI_GP0_AWLEN,
    S_AXI_GP0_AWQOS,
    S_AXI_GP0_WSTRB,
    S_AXI_GP0_ARID,
    S_AXI_GP0_AWID,
    S_AXI_GP0_WID,
    S_AXI_GP1_ARESETN,
    S_AXI_GP1_ARREADY,
    S_AXI_GP1_AWREADY,
    S_AXI_GP1_BVALID,
    S_AXI_GP1_RLAST,
    S_AXI_GP1_RVALID,
    S_AXI_GP1_WREADY,
    S_AXI_GP1_BRESP,
    S_AXI_GP1_RRESP,
    S_AXI_GP1_RDATA,
    S_AXI_GP1_BID,
    S_AXI_GP1_RID,
    S_AXI_GP1_ACLK,
    S_AXI_GP1_ARVALID,
    S_AXI_GP1_AWVALID,
    S_AXI_GP1_BREADY,
    S_AXI_GP1_RREADY,
    S_AXI_GP1_WLAST,
    S_AXI_GP1_WVALID,
    S_AXI_GP1_ARBURST,
    S_AXI_GP1_ARLOCK,
    S_AXI_GP1_ARSIZE,
    S_AXI_GP1_AWBURST,
    S_AXI_GP1_AWLOCK,
    S_AXI_GP1_AWSIZE,
    S_AXI_GP1_ARPROT,
    S_AXI_GP1_AWPROT,
    S_AXI_GP1_ARADDR,
    S_AXI_GP1_AWADDR,
    S_AXI_GP1_WDATA,
    S_AXI_GP1_ARCACHE,
    S_AXI_GP1_ARLEN,
    S_AXI_GP1_ARQOS,
    S_AXI_GP1_AWCACHE,
    S_AXI_GP1_AWLEN,
    S_AXI_GP1_AWQOS,
    S_AXI_GP1_WSTRB,
    S_AXI_GP1_ARID,
    S_AXI_GP1_AWID,
    S_AXI_GP1_WID,
    S_AXI_ACP_ARESETN,
    S_AXI_ACP_ARREADY,
    S_AXI_ACP_AWREADY,
    S_AXI_ACP_BVALID,
    S_AXI_ACP_RLAST,
    S_AXI_ACP_RVALID,
    S_AXI_ACP_WREADY,
    S_AXI_ACP_BRESP,
    S_AXI_ACP_RRESP,
    S_AXI_ACP_BID,
    S_AXI_ACP_RID,
    S_AXI_ACP_RDATA,
    S_AXI_ACP_ACLK,
    S_AXI_ACP_ARVALID,
    S_AXI_ACP_AWVALID,
    S_AXI_ACP_BREADY,
    S_AXI_ACP_RREADY,
    S_AXI_ACP_WLAST,
    S_AXI_ACP_WVALID,
    S_AXI_ACP_ARID,
    S_AXI_ACP_ARPROT,
    S_AXI_ACP_AWID,
    S_AXI_ACP_AWPROT,
    S_AXI_ACP_WID,
    S_AXI_ACP_ARADDR,
    S_AXI_ACP_AWADDR,
    S_AXI_ACP_ARCACHE,
    S_AXI_ACP_ARLEN,
    S_AXI_ACP_ARQOS,
    S_AXI_ACP_AWCACHE,
    S_AXI_ACP_AWLEN,
    S_AXI_ACP_AWQOS,
    S_AXI_ACP_ARBURST,
    S_AXI_ACP_ARLOCK,
    S_AXI_ACP_ARSIZE,
    S_AXI_ACP_AWBURST,
    S_AXI_ACP_AWLOCK,
    S_AXI_ACP_AWSIZE,
    S_AXI_ACP_ARUSER,
    S_AXI_ACP_AWUSER,
    S_AXI_ACP_WDATA,
    S_AXI_ACP_WSTRB,
    S_AXI_HP0_ARESETN,
    S_AXI_HP0_ARREADY,
    S_AXI_HP0_AWREADY,
    S_AXI_HP0_BVALID,
    S_AXI_HP0_RLAST,
    S_AXI_HP0_RVALID,
    S_AXI_HP0_WREADY,
    S_AXI_HP0_BRESP,
    S_AXI_HP0_RRESP,
    S_AXI_HP0_BID,
    S_AXI_HP0_RID,
    S_AXI_HP0_RDATA,
    S_AXI_HP0_RCOUNT,
    S_AXI_HP0_WCOUNT,
    S_AXI_HP0_RACOUNT,
    S_AXI_HP0_WACOUNT,
    S_AXI_HP0_ACLK,
    S_AXI_HP0_ARVALID,
    S_AXI_HP0_AWVALID,
    S_AXI_HP0_BREADY,
    S_AXI_HP0_RDISSUECAP1_EN,
    S_AXI_HP0_RREADY,
    S_AXI_HP0_WLAST,
    S_AXI_HP0_WRISSUECAP1_EN,
    S_AXI_HP0_WVALID,
    S_AXI_HP0_ARBURST,
    S_AXI_HP0_ARLOCK,
    S_AXI_HP0_ARSIZE,
    S_AXI_HP0_AWBURST,
    S_AXI_HP0_AWLOCK,
    S_AXI_HP0_AWSIZE,
    S_AXI_HP0_ARPROT,
    S_AXI_HP0_AWPROT,
    S_AXI_HP0_ARADDR,
    S_AXI_HP0_AWADDR,
    S_AXI_HP0_ARCACHE,
    S_AXI_HP0_ARLEN,
    S_AXI_HP0_ARQOS,
    S_AXI_HP0_AWCACHE,
    S_AXI_HP0_AWLEN,
    S_AXI_HP0_AWQOS,
    S_AXI_HP0_ARID,
    S_AXI_HP0_AWID,
    S_AXI_HP0_WID,
    S_AXI_HP0_WDATA,
    S_AXI_HP0_WSTRB,
    S_AXI_HP1_ARESETN,
    S_AXI_HP1_ARREADY,
    S_AXI_HP1_AWREADY,
    S_AXI_HP1_BVALID,
    S_AXI_HP1_RLAST,
    S_AXI_HP1_RVALID,
    S_AXI_HP1_WREADY,
    S_AXI_HP1_BRESP,
    S_AXI_HP1_RRESP,
    S_AXI_HP1_BID,
    S_AXI_HP1_RID,
    S_AXI_HP1_RDATA,
    S_AXI_HP1_RCOUNT,
    S_AXI_HP1_WCOUNT,
    S_AXI_HP1_RACOUNT,
    S_AXI_HP1_WACOUNT,
    S_AXI_HP1_ACLK,
    S_AXI_HP1_ARVALID,
    S_AXI_HP1_AWVALID,
    S_AXI_HP1_BREADY,
    S_AXI_HP1_RDISSUECAP1_EN,
    S_AXI_HP1_RREADY,
    S_AXI_HP1_WLAST,
    S_AXI_HP1_WRISSUECAP1_EN,
    S_AXI_HP1_WVALID,
    S_AXI_HP1_ARBURST,
    S_AXI_HP1_ARLOCK,
    S_AXI_HP1_ARSIZE,
    S_AXI_HP1_AWBURST,
    S_AXI_HP1_AWLOCK,
    S_AXI_HP1_AWSIZE,
    S_AXI_HP1_ARPROT,
    S_AXI_HP1_AWPROT,
    S_AXI_HP1_ARADDR,
    S_AXI_HP1_AWADDR,
    S_AXI_HP1_ARCACHE,
    S_AXI_HP1_ARLEN,
    S_AXI_HP1_ARQOS,
    S_AXI_HP1_AWCACHE,
    S_AXI_HP1_AWLEN,
    S_AXI_HP1_AWQOS,
    S_AXI_HP1_ARID,
    S_AXI_HP1_AWID,
    S_AXI_HP1_WID,
    S_AXI_HP1_WDATA,
    S_AXI_HP1_WSTRB,
    S_AXI_HP2_ARESETN,
    S_AXI_HP2_ARREADY,
    S_AXI_HP2_AWREADY,
    S_AXI_HP2_BVALID,
    S_AXI_HP2_RLAST,
    S_AXI_HP2_RVALID,
    S_AXI_HP2_WREADY,
    S_AXI_HP2_BRESP,
    S_AXI_HP2_RRESP,
    S_AXI_HP2_BID,
    S_AXI_HP2_RID,
    S_AXI_HP2_RDATA,
    S_AXI_HP2_RCOUNT,
    S_AXI_HP2_WCOUNT,
    S_AXI_HP2_RACOUNT,
    S_AXI_HP2_WACOUNT,
    S_AXI_HP2_ACLK,
    S_AXI_HP2_ARVALID,
    S_AXI_HP2_AWVALID,
    S_AXI_HP2_BREADY,
    S_AXI_HP2_RDISSUECAP1_EN,
    S_AXI_HP2_RREADY,
    S_AXI_HP2_WLAST,
    S_AXI_HP2_WRISSUECAP1_EN,
    S_AXI_HP2_WVALID,
    S_AXI_HP2_ARBURST,
    S_AXI_HP2_ARLOCK,
    S_AXI_HP2_ARSIZE,
    S_AXI_HP2_AWBURST,
    S_AXI_HP2_AWLOCK,
    S_AXI_HP2_AWSIZE,
    S_AXI_HP2_ARPROT,
    S_AXI_HP2_AWPROT,
    S_AXI_HP2_ARADDR,
    S_AXI_HP2_AWADDR,
    S_AXI_HP2_ARCACHE,
    S_AXI_HP2_ARLEN,
    S_AXI_HP2_ARQOS,
    S_AXI_HP2_AWCACHE,
    S_AXI_HP2_AWLEN,
    S_AXI_HP2_AWQOS,
    S_AXI_HP2_ARID,
    S_AXI_HP2_AWID,
    S_AXI_HP2_WID,
    S_AXI_HP2_WDATA,
    S_AXI_HP2_WSTRB,
    S_AXI_HP3_ARESETN,
    S_AXI_HP3_ARREADY,
    S_AXI_HP3_AWREADY,
    S_AXI_HP3_BVALID,
    S_AXI_HP3_RLAST,
    S_AXI_HP3_RVALID,
    S_AXI_HP3_WREADY,
    S_AXI_HP3_BRESP,
    S_AXI_HP3_RRESP,
    S_AXI_HP3_BID,
    S_AXI_HP3_RID,
    S_AXI_HP3_RDATA,
    S_AXI_HP3_RCOUNT,
    S_AXI_HP3_WCOUNT,
    S_AXI_HP3_RACOUNT,
    S_AXI_HP3_WACOUNT,
    S_AXI_HP3_ACLK,
    S_AXI_HP3_ARVALID,
    S_AXI_HP3_AWVALID,
    S_AXI_HP3_BREADY,
    S_AXI_HP3_RDISSUECAP1_EN,
    S_AXI_HP3_RREADY,
    S_AXI_HP3_WLAST,
    S_AXI_HP3_WRISSUECAP1_EN,
    S_AXI_HP3_WVALID,
    S_AXI_HP3_ARBURST,
    S_AXI_HP3_ARLOCK,
    S_AXI_HP3_ARSIZE,
    S_AXI_HP3_AWBURST,
    S_AXI_HP3_AWLOCK,
    S_AXI_HP3_AWSIZE,
    S_AXI_HP3_ARPROT,
    S_AXI_HP3_AWPROT,
    S_AXI_HP3_ARADDR,
    S_AXI_HP3_AWADDR,
    S_AXI_HP3_ARCACHE,
    S_AXI_HP3_ARLEN,
    S_AXI_HP3_ARQOS,
    S_AXI_HP3_AWCACHE,
    S_AXI_HP3_AWLEN,
    S_AXI_HP3_AWQOS,
    S_AXI_HP3_ARID,
    S_AXI_HP3_AWID,
    S_AXI_HP3_WID,
    S_AXI_HP3_WDATA,
    S_AXI_HP3_WSTRB,
    IRQ_P2F_DMAC_ABORT,
    IRQ_P2F_DMAC0,
    IRQ_P2F_DMAC1,
    IRQ_P2F_DMAC2,
    IRQ_P2F_DMAC3,
    IRQ_P2F_DMAC4,
    IRQ_P2F_DMAC5,
    IRQ_P2F_DMAC6,
    IRQ_P2F_DMAC7,
    IRQ_P2F_SMC,
    IRQ_P2F_QSPI,
    IRQ_P2F_CTI,
    IRQ_P2F_GPIO,
    IRQ_P2F_USB0,
    IRQ_P2F_ENET0,
    IRQ_P2F_ENET_WAKE0,
    IRQ_P2F_SDIO0,
    IRQ_P2F_I2C0,
    IRQ_P2F_SPI0,
    IRQ_P2F_UART0,
    IRQ_P2F_CAN0,
    IRQ_P2F_USB1,
    IRQ_P2F_ENET1,
    IRQ_P2F_ENET_WAKE1,
    IRQ_P2F_SDIO1,
    IRQ_P2F_I2C1,
    IRQ_P2F_SPI1,
    IRQ_P2F_UART1,
    IRQ_P2F_CAN1,
    IRQ_F2P,
    Core0_nFIQ,
    Core0_nIRQ,
    Core1_nFIQ,
    Core1_nIRQ,
    DMA0_DATYPE,
    DMA0_DAVALID,
    DMA0_DRREADY,
    DMA0_RSTN,
    DMA1_DATYPE,
    DMA1_DAVALID,
    DMA1_DRREADY,
    DMA1_RSTN,
    DMA2_DATYPE,
    DMA2_DAVALID,
    DMA2_DRREADY,
    DMA2_RSTN,
    DMA3_DATYPE,
    DMA3_DAVALID,
    DMA3_DRREADY,
    DMA3_RSTN,
    DMA0_ACLK,
    DMA0_DAREADY,
    DMA0_DRLAST,
    DMA0_DRVALID,
    DMA1_ACLK,
    DMA1_DAREADY,
    DMA1_DRLAST,
    DMA1_DRVALID,
    DMA2_ACLK,
    DMA2_DAREADY,
    DMA2_DRLAST,
    DMA2_DRVALID,
    DMA3_ACLK,
    DMA3_DAREADY,
    DMA3_DRLAST,
    DMA3_DRVALID,
    DMA0_DRTYPE,
    DMA1_DRTYPE,
    DMA2_DRTYPE,
    DMA3_DRTYPE,
    FCLK_CLK3,
    FCLK_CLK2,
    FCLK_CLK1,
    FCLK_CLK0,
    FCLK_CLKTRIG3_N,
    FCLK_CLKTRIG2_N,
    FCLK_CLKTRIG1_N,
    FCLK_CLKTRIG0_N,
    FCLK_RESET3_N,
    FCLK_RESET2_N,
    FCLK_RESET1_N,
    FCLK_RESET0_N,
    FTMD_TRACEIN_DATA,
    FTMD_TRACEIN_VALID,
    FTMD_TRACEIN_CLK,
    FTMD_TRACEIN_ATID,
    FTMT_F2P_TRIG_0,
    FTMT_F2P_TRIGACK_0,
    FTMT_F2P_TRIG_1,
    FTMT_F2P_TRIGACK_1,
    FTMT_F2P_TRIG_2,
    FTMT_F2P_TRIGACK_2,
    FTMT_F2P_TRIG_3,
    FTMT_F2P_TRIGACK_3,
    FTMT_F2P_DEBUG,
    FTMT_P2F_TRIGACK_0,
    FTMT_P2F_TRIG_0,
    FTMT_P2F_TRIGACK_1,
    FTMT_P2F_TRIG_1,
    FTMT_P2F_TRIGACK_2,
    FTMT_P2F_TRIG_2,
    FTMT_P2F_TRIGACK_3,
    FTMT_P2F_TRIG_3,
    FTMT_P2F_DEBUG,
    FPGA_IDLE_N,
    EVENT_EVENTO,
    EVENT_STANDBYWFE,
    EVENT_STANDBYWFI,
    EVENT_EVENTI,
    DDR_ARB,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output CAN0_PHY_TX;
  input CAN0_PHY_RX;
  output CAN1_PHY_TX;
  input CAN1_PHY_RX;
  output ENET0_GMII_TX_EN;
  output ENET0_GMII_TX_ER;
  output ENET0_MDIO_MDC;
  output ENET0_MDIO_O;
  output ENET0_MDIO_T;
  output ENET0_PTP_DELAY_REQ_RX;
  output ENET0_PTP_DELAY_REQ_TX;
  output ENET0_PTP_PDELAY_REQ_RX;
  output ENET0_PTP_PDELAY_REQ_TX;
  output ENET0_PTP_PDELAY_RESP_RX;
  output ENET0_PTP_PDELAY_RESP_TX;
  output ENET0_PTP_SYNC_FRAME_RX;
  output ENET0_PTP_SYNC_FRAME_TX;
  output ENET0_SOF_RX;
  output ENET0_SOF_TX;
  output [7:0]ENET0_GMII_TXD;
  input ENET0_GMII_COL;
  input ENET0_GMII_CRS;
  input ENET0_GMII_RX_CLK;
  input ENET0_GMII_RX_DV;
  input ENET0_GMII_RX_ER;
  input ENET0_GMII_TX_CLK;
  input ENET0_MDIO_I;
  input ENET0_EXT_INTIN;
  input [7:0]ENET0_GMII_RXD;
  output ENET1_GMII_TX_EN;
  output ENET1_GMII_TX_ER;
  output ENET1_MDIO_MDC;
  output ENET1_MDIO_O;
  output ENET1_MDIO_T;
  output ENET1_PTP_DELAY_REQ_RX;
  output ENET1_PTP_DELAY_REQ_TX;
  output ENET1_PTP_PDELAY_REQ_RX;
  output ENET1_PTP_PDELAY_REQ_TX;
  output ENET1_PTP_PDELAY_RESP_RX;
  output ENET1_PTP_PDELAY_RESP_TX;
  output ENET1_PTP_SYNC_FRAME_RX;
  output ENET1_PTP_SYNC_FRAME_TX;
  output ENET1_SOF_RX;
  output ENET1_SOF_TX;
  output [7:0]ENET1_GMII_TXD;
  input ENET1_GMII_COL;
  input ENET1_GMII_CRS;
  input ENET1_GMII_RX_CLK;
  input ENET1_GMII_RX_DV;
  input ENET1_GMII_RX_ER;
  input ENET1_GMII_TX_CLK;
  input ENET1_MDIO_I;
  input ENET1_EXT_INTIN;
  input [7:0]ENET1_GMII_RXD;
  input [63:0]GPIO_I;
  output [63:0]GPIO_O;
  output [63:0]GPIO_T;
  input I2C0_SDA_I;
  output I2C0_SDA_O;
  output I2C0_SDA_T;
  input I2C0_SCL_I;
  output I2C0_SCL_O;
  output I2C0_SCL_T;
  input I2C1_SDA_I;
  output I2C1_SDA_O;
  output I2C1_SDA_T;
  input I2C1_SCL_I;
  output I2C1_SCL_O;
  output I2C1_SCL_T;
  input PJTAG_TCK;
  input PJTAG_TMS;
  input PJTAG_TDI;
  output PJTAG_TDO;
  output SDIO0_CLK;
  input SDIO0_CLK_FB;
  output SDIO0_CMD_O;
  input SDIO0_CMD_I;
  output SDIO0_CMD_T;
  input [3:0]SDIO0_DATA_I;
  output [3:0]SDIO0_DATA_O;
  output [3:0]SDIO0_DATA_T;
  output SDIO0_LED;
  input SDIO0_CDN;
  input SDIO0_WP;
  output SDIO0_BUSPOW;
  output [2:0]SDIO0_BUSVOLT;
  output SDIO1_CLK;
  input SDIO1_CLK_FB;
  output SDIO1_CMD_O;
  input SDIO1_CMD_I;
  output SDIO1_CMD_T;
  input [3:0]SDIO1_DATA_I;
  output [3:0]SDIO1_DATA_O;
  output [3:0]SDIO1_DATA_T;
  output SDIO1_LED;
  input SDIO1_CDN;
  input SDIO1_WP;
  output SDIO1_BUSPOW;
  output [2:0]SDIO1_BUSVOLT;
  input SPI0_SCLK_I;
  output SPI0_SCLK_O;
  output SPI0_SCLK_T;
  input SPI0_MOSI_I;
  output SPI0_MOSI_O;
  output SPI0_MOSI_T;
  input SPI0_MISO_I;
  output SPI0_MISO_O;
  output SPI0_MISO_T;
  input SPI0_SS_I;
  output SPI0_SS_O;
  output SPI0_SS1_O;
  output SPI0_SS2_O;
  output SPI0_SS_T;
  input SPI1_SCLK_I;
  output SPI1_SCLK_O;
  output SPI1_SCLK_T;
  input SPI1_MOSI_I;
  output SPI1_MOSI_O;
  output SPI1_MOSI_T;
  input SPI1_MISO_I;
  output SPI1_MISO_O;
  output SPI1_MISO_T;
  input SPI1_SS_I;
  output SPI1_SS_O;
  output SPI1_SS1_O;
  output SPI1_SS2_O;
  output SPI1_SS_T;
  output UART0_DTRN;
  output UART0_RTSN;
  output UART0_TX;
  input UART0_CTSN;
  input UART0_DCDN;
  input UART0_DSRN;
  input UART0_RIN;
  input UART0_RX;
  output UART1_DTRN;
  output UART1_RTSN;
  output UART1_TX;
  input UART1_CTSN;
  input UART1_DCDN;
  input UART1_DSRN;
  input UART1_RIN;
  input UART1_RX;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  input TTC0_CLK0_IN;
  input TTC0_CLK1_IN;
  input TTC0_CLK2_IN;
  output TTC1_WAVE0_OUT;
  output TTC1_WAVE1_OUT;
  output TTC1_WAVE2_OUT;
  input TTC1_CLK0_IN;
  input TTC1_CLK1_IN;
  input TTC1_CLK2_IN;
  input WDT_CLK_IN;
  output WDT_RST_OUT;
  input TRACE_CLK;
  output TRACE_CTL;
  output [1:0]TRACE_DATA;
  output TRACE_CLK_OUT;
  output [1:0]USB0_PORT_INDCTL;
  output USB0_VBUS_PWRSELECT;
  input USB0_VBUS_PWRFAULT;
  output [1:0]USB1_PORT_INDCTL;
  output USB1_VBUS_PWRSELECT;
  input USB1_VBUS_PWRFAULT;
  input SRAM_INTIN;
  output M_AXI_GP0_ARESETN;
  output M_AXI_GP0_ARVALID;
  output M_AXI_GP0_AWVALID;
  output M_AXI_GP0_BREADY;
  output M_AXI_GP0_RREADY;
  output M_AXI_GP0_WLAST;
  output M_AXI_GP0_WVALID;
  output [11:0]M_AXI_GP0_ARID;
  output [11:0]M_AXI_GP0_AWID;
  output [11:0]M_AXI_GP0_WID;
  output [1:0]M_AXI_GP0_ARBURST;
  output [1:0]M_AXI_GP0_ARLOCK;
  output [2:0]M_AXI_GP0_ARSIZE;
  output [1:0]M_AXI_GP0_AWBURST;
  output [1:0]M_AXI_GP0_AWLOCK;
  output [2:0]M_AXI_GP0_AWSIZE;
  output [2:0]M_AXI_GP0_ARPROT;
  output [2:0]M_AXI_GP0_AWPROT;
  output [31:0]M_AXI_GP0_ARADDR;
  output [31:0]M_AXI_GP0_AWADDR;
  output [31:0]M_AXI_GP0_WDATA;
  output [3:0]M_AXI_GP0_ARCACHE;
  output [3:0]M_AXI_GP0_ARLEN;
  output [3:0]M_AXI_GP0_ARQOS;
  output [3:0]M_AXI_GP0_AWCACHE;
  output [3:0]M_AXI_GP0_AWLEN;
  output [3:0]M_AXI_GP0_AWQOS;
  output [3:0]M_AXI_GP0_WSTRB;
  input M_AXI_GP0_ACLK;
  input M_AXI_GP0_ARREADY;
  input M_AXI_GP0_AWREADY;
  input M_AXI_GP0_BVALID;
  input M_AXI_GP0_RLAST;
  input M_AXI_GP0_RVALID;
  input M_AXI_GP0_WREADY;
  input [11:0]M_AXI_GP0_BID;
  input [11:0]M_AXI_GP0_RID;
  input [1:0]M_AXI_GP0_BRESP;
  input [1:0]M_AXI_GP0_RRESP;
  input [31:0]M_AXI_GP0_RDATA;
  output M_AXI_GP1_ARESETN;
  output M_AXI_GP1_ARVALID;
  output M_AXI_GP1_AWVALID;
  output M_AXI_GP1_BREADY;
  output M_AXI_GP1_RREADY;
  output M_AXI_GP1_WLAST;
  output M_AXI_GP1_WVALID;
  output [11:0]M_AXI_GP1_ARID;
  output [11:0]M_AXI_GP1_AWID;
  output [11:0]M_AXI_GP1_WID;
  output [1:0]M_AXI_GP1_ARBURST;
  output [1:0]M_AXI_GP1_ARLOCK;
  output [2:0]M_AXI_GP1_ARSIZE;
  output [1:0]M_AXI_GP1_AWBURST;
  output [1:0]M_AXI_GP1_AWLOCK;
  output [2:0]M_AXI_GP1_AWSIZE;
  output [2:0]M_AXI_GP1_ARPROT;
  output [2:0]M_AXI_GP1_AWPROT;
  output [31:0]M_AXI_GP1_ARADDR;
  output [31:0]M_AXI_GP1_AWADDR;
  output [31:0]M_AXI_GP1_WDATA;
  output [3:0]M_AXI_GP1_ARCACHE;
  output [3:0]M_AXI_GP1_ARLEN;
  output [3:0]M_AXI_GP1_ARQOS;
  output [3:0]M_AXI_GP1_AWCACHE;
  output [3:0]M_AXI_GP1_AWLEN;
  output [3:0]M_AXI_GP1_AWQOS;
  output [3:0]M_AXI_GP1_WSTRB;
  input M_AXI_GP1_ACLK;
  input M_AXI_GP1_ARREADY;
  input M_AXI_GP1_AWREADY;
  input M_AXI_GP1_BVALID;
  input M_AXI_GP1_RLAST;
  input M_AXI_GP1_RVALID;
  input M_AXI_GP1_WREADY;
  input [11:0]M_AXI_GP1_BID;
  input [11:0]M_AXI_GP1_RID;
  input [1:0]M_AXI_GP1_BRESP;
  input [1:0]M_AXI_GP1_RRESP;
  input [31:0]M_AXI_GP1_RDATA;
  output S_AXI_GP0_ARESETN;
  output S_AXI_GP0_ARREADY;
  output S_AXI_GP0_AWREADY;
  output S_AXI_GP0_BVALID;
  output S_AXI_GP0_RLAST;
  output S_AXI_GP0_RVALID;
  output S_AXI_GP0_WREADY;
  output [1:0]S_AXI_GP0_BRESP;
  output [1:0]S_AXI_GP0_RRESP;
  output [31:0]S_AXI_GP0_RDATA;
  output [5:0]S_AXI_GP0_BID;
  output [5:0]S_AXI_GP0_RID;
  input S_AXI_GP0_ACLK;
  input S_AXI_GP0_ARVALID;
  input S_AXI_GP0_AWVALID;
  input S_AXI_GP0_BREADY;
  input S_AXI_GP0_RREADY;
  input S_AXI_GP0_WLAST;
  input S_AXI_GP0_WVALID;
  input [1:0]S_AXI_GP0_ARBURST;
  input [1:0]S_AXI_GP0_ARLOCK;
  input [2:0]S_AXI_GP0_ARSIZE;
  input [1:0]S_AXI_GP0_AWBURST;
  input [1:0]S_AXI_GP0_AWLOCK;
  input [2:0]S_AXI_GP0_AWSIZE;
  input [2:0]S_AXI_GP0_ARPROT;
  input [2:0]S_AXI_GP0_AWPROT;
  input [31:0]S_AXI_GP0_ARADDR;
  input [31:0]S_AXI_GP0_AWADDR;
  input [31:0]S_AXI_GP0_WDATA;
  input [3:0]S_AXI_GP0_ARCACHE;
  input [3:0]S_AXI_GP0_ARLEN;
  input [3:0]S_AXI_GP0_ARQOS;
  input [3:0]S_AXI_GP0_AWCACHE;
  input [3:0]S_AXI_GP0_AWLEN;
  input [3:0]S_AXI_GP0_AWQOS;
  input [3:0]S_AXI_GP0_WSTRB;
  input [5:0]S_AXI_GP0_ARID;
  input [5:0]S_AXI_GP0_AWID;
  input [5:0]S_AXI_GP0_WID;
  output S_AXI_GP1_ARESETN;
  output S_AXI_GP1_ARREADY;
  output S_AXI_GP1_AWREADY;
  output S_AXI_GP1_BVALID;
  output S_AXI_GP1_RLAST;
  output S_AXI_GP1_RVALID;
  output S_AXI_GP1_WREADY;
  output [1:0]S_AXI_GP1_BRESP;
  output [1:0]S_AXI_GP1_RRESP;
  output [31:0]S_AXI_GP1_RDATA;
  output [5:0]S_AXI_GP1_BID;
  output [5:0]S_AXI_GP1_RID;
  input S_AXI_GP1_ACLK;
  input S_AXI_GP1_ARVALID;
  input S_AXI_GP1_AWVALID;
  input S_AXI_GP1_BREADY;
  input S_AXI_GP1_RREADY;
  input S_AXI_GP1_WLAST;
  input S_AXI_GP1_WVALID;
  input [1:0]S_AXI_GP1_ARBURST;
  input [1:0]S_AXI_GP1_ARLOCK;
  input [2:0]S_AXI_GP1_ARSIZE;
  input [1:0]S_AXI_GP1_AWBURST;
  input [1:0]S_AXI_GP1_AWLOCK;
  input [2:0]S_AXI_GP1_AWSIZE;
  input [2:0]S_AXI_GP1_ARPROT;
  input [2:0]S_AXI_GP1_AWPROT;
  input [31:0]S_AXI_GP1_ARADDR;
  input [31:0]S_AXI_GP1_AWADDR;
  input [31:0]S_AXI_GP1_WDATA;
  input [3:0]S_AXI_GP1_ARCACHE;
  input [3:0]S_AXI_GP1_ARLEN;
  input [3:0]S_AXI_GP1_ARQOS;
  input [3:0]S_AXI_GP1_AWCACHE;
  input [3:0]S_AXI_GP1_AWLEN;
  input [3:0]S_AXI_GP1_AWQOS;
  input [3:0]S_AXI_GP1_WSTRB;
  input [5:0]S_AXI_GP1_ARID;
  input [5:0]S_AXI_GP1_AWID;
  input [5:0]S_AXI_GP1_WID;
  output S_AXI_ACP_ARESETN;
  output S_AXI_ACP_ARREADY;
  output S_AXI_ACP_AWREADY;
  output S_AXI_ACP_BVALID;
  output S_AXI_ACP_RLAST;
  output S_AXI_ACP_RVALID;
  output S_AXI_ACP_WREADY;
  output [1:0]S_AXI_ACP_BRESP;
  output [1:0]S_AXI_ACP_RRESP;
  output [2:0]S_AXI_ACP_BID;
  output [2:0]S_AXI_ACP_RID;
  output [63:0]S_AXI_ACP_RDATA;
  input S_AXI_ACP_ACLK;
  input S_AXI_ACP_ARVALID;
  input S_AXI_ACP_AWVALID;
  input S_AXI_ACP_BREADY;
  input S_AXI_ACP_RREADY;
  input S_AXI_ACP_WLAST;
  input S_AXI_ACP_WVALID;
  input [2:0]S_AXI_ACP_ARID;
  input [2:0]S_AXI_ACP_ARPROT;
  input [2:0]S_AXI_ACP_AWID;
  input [2:0]S_AXI_ACP_AWPROT;
  input [2:0]S_AXI_ACP_WID;
  input [31:0]S_AXI_ACP_ARADDR;
  input [31:0]S_AXI_ACP_AWADDR;
  input [3:0]S_AXI_ACP_ARCACHE;
  input [3:0]S_AXI_ACP_ARLEN;
  input [3:0]S_AXI_ACP_ARQOS;
  input [3:0]S_AXI_ACP_AWCACHE;
  input [3:0]S_AXI_ACP_AWLEN;
  input [3:0]S_AXI_ACP_AWQOS;
  input [1:0]S_AXI_ACP_ARBURST;
  input [1:0]S_AXI_ACP_ARLOCK;
  input [2:0]S_AXI_ACP_ARSIZE;
  input [1:0]S_AXI_ACP_AWBURST;
  input [1:0]S_AXI_ACP_AWLOCK;
  input [2:0]S_AXI_ACP_AWSIZE;
  input [4:0]S_AXI_ACP_ARUSER;
  input [4:0]S_AXI_ACP_AWUSER;
  input [63:0]S_AXI_ACP_WDATA;
  input [7:0]S_AXI_ACP_WSTRB;
  output S_AXI_HP0_ARESETN;
  output S_AXI_HP0_ARREADY;
  output S_AXI_HP0_AWREADY;
  output S_AXI_HP0_BVALID;
  output S_AXI_HP0_RLAST;
  output S_AXI_HP0_RVALID;
  output S_AXI_HP0_WREADY;
  output [1:0]S_AXI_HP0_BRESP;
  output [1:0]S_AXI_HP0_RRESP;
  output [5:0]S_AXI_HP0_BID;
  output [5:0]S_AXI_HP0_RID;
  output [63:0]S_AXI_HP0_RDATA;
  output [7:0]S_AXI_HP0_RCOUNT;
  output [7:0]S_AXI_HP0_WCOUNT;
  output [2:0]S_AXI_HP0_RACOUNT;
  output [5:0]S_AXI_HP0_WACOUNT;
  input S_AXI_HP0_ACLK;
  input S_AXI_HP0_ARVALID;
  input S_AXI_HP0_AWVALID;
  input S_AXI_HP0_BREADY;
  input S_AXI_HP0_RDISSUECAP1_EN;
  input S_AXI_HP0_RREADY;
  input S_AXI_HP0_WLAST;
  input S_AXI_HP0_WRISSUECAP1_EN;
  input S_AXI_HP0_WVALID;
  input [1:0]S_AXI_HP0_ARBURST;
  input [1:0]S_AXI_HP0_ARLOCK;
  input [2:0]S_AXI_HP0_ARSIZE;
  input [1:0]S_AXI_HP0_AWBURST;
  input [1:0]S_AXI_HP0_AWLOCK;
  input [2:0]S_AXI_HP0_AWSIZE;
  input [2:0]S_AXI_HP0_ARPROT;
  input [2:0]S_AXI_HP0_AWPROT;
  input [31:0]S_AXI_HP0_ARADDR;
  input [31:0]S_AXI_HP0_AWADDR;
  input [3:0]S_AXI_HP0_ARCACHE;
  input [3:0]S_AXI_HP0_ARLEN;
  input [3:0]S_AXI_HP0_ARQOS;
  input [3:0]S_AXI_HP0_AWCACHE;
  input [3:0]S_AXI_HP0_AWLEN;
  input [3:0]S_AXI_HP0_AWQOS;
  input [5:0]S_AXI_HP0_ARID;
  input [5:0]S_AXI_HP0_AWID;
  input [5:0]S_AXI_HP0_WID;
  input [63:0]S_AXI_HP0_WDATA;
  input [7:0]S_AXI_HP0_WSTRB;
  output S_AXI_HP1_ARESETN;
  output S_AXI_HP1_ARREADY;
  output S_AXI_HP1_AWREADY;
  output S_AXI_HP1_BVALID;
  output S_AXI_HP1_RLAST;
  output S_AXI_HP1_RVALID;
  output S_AXI_HP1_WREADY;
  output [1:0]S_AXI_HP1_BRESP;
  output [1:0]S_AXI_HP1_RRESP;
  output [5:0]S_AXI_HP1_BID;
  output [5:0]S_AXI_HP1_RID;
  output [63:0]S_AXI_HP1_RDATA;
  output [7:0]S_AXI_HP1_RCOUNT;
  output [7:0]S_AXI_HP1_WCOUNT;
  output [2:0]S_AXI_HP1_RACOUNT;
  output [5:0]S_AXI_HP1_WACOUNT;
  input S_AXI_HP1_ACLK;
  input S_AXI_HP1_ARVALID;
  input S_AXI_HP1_AWVALID;
  input S_AXI_HP1_BREADY;
  input S_AXI_HP1_RDISSUECAP1_EN;
  input S_AXI_HP1_RREADY;
  input S_AXI_HP1_WLAST;
  input S_AXI_HP1_WRISSUECAP1_EN;
  input S_AXI_HP1_WVALID;
  input [1:0]S_AXI_HP1_ARBURST;
  input [1:0]S_AXI_HP1_ARLOCK;
  input [2:0]S_AXI_HP1_ARSIZE;
  input [1:0]S_AXI_HP1_AWBURST;
  input [1:0]S_AXI_HP1_AWLOCK;
  input [2:0]S_AXI_HP1_AWSIZE;
  input [2:0]S_AXI_HP1_ARPROT;
  input [2:0]S_AXI_HP1_AWPROT;
  input [31:0]S_AXI_HP1_ARADDR;
  input [31:0]S_AXI_HP1_AWADDR;
  input [3:0]S_AXI_HP1_ARCACHE;
  input [3:0]S_AXI_HP1_ARLEN;
  input [3:0]S_AXI_HP1_ARQOS;
  input [3:0]S_AXI_HP1_AWCACHE;
  input [3:0]S_AXI_HP1_AWLEN;
  input [3:0]S_AXI_HP1_AWQOS;
  input [5:0]S_AXI_HP1_ARID;
  input [5:0]S_AXI_HP1_AWID;
  input [5:0]S_AXI_HP1_WID;
  input [63:0]S_AXI_HP1_WDATA;
  input [7:0]S_AXI_HP1_WSTRB;
  output S_AXI_HP2_ARESETN;
  output S_AXI_HP2_ARREADY;
  output S_AXI_HP2_AWREADY;
  output S_AXI_HP2_BVALID;
  output S_AXI_HP2_RLAST;
  output S_AXI_HP2_RVALID;
  output S_AXI_HP2_WREADY;
  output [1:0]S_AXI_HP2_BRESP;
  output [1:0]S_AXI_HP2_RRESP;
  output [5:0]S_AXI_HP2_BID;
  output [5:0]S_AXI_HP2_RID;
  output [63:0]S_AXI_HP2_RDATA;
  output [7:0]S_AXI_HP2_RCOUNT;
  output [7:0]S_AXI_HP2_WCOUNT;
  output [2:0]S_AXI_HP2_RACOUNT;
  output [5:0]S_AXI_HP2_WACOUNT;
  input S_AXI_HP2_ACLK;
  input S_AXI_HP2_ARVALID;
  input S_AXI_HP2_AWVALID;
  input S_AXI_HP2_BREADY;
  input S_AXI_HP2_RDISSUECAP1_EN;
  input S_AXI_HP2_RREADY;
  input S_AXI_HP2_WLAST;
  input S_AXI_HP2_WRISSUECAP1_EN;
  input S_AXI_HP2_WVALID;
  input [1:0]S_AXI_HP2_ARBURST;
  input [1:0]S_AXI_HP2_ARLOCK;
  input [2:0]S_AXI_HP2_ARSIZE;
  input [1:0]S_AXI_HP2_AWBURST;
  input [1:0]S_AXI_HP2_AWLOCK;
  input [2:0]S_AXI_HP2_AWSIZE;
  input [2:0]S_AXI_HP2_ARPROT;
  input [2:0]S_AXI_HP2_AWPROT;
  input [31:0]S_AXI_HP2_ARADDR;
  input [31:0]S_AXI_HP2_AWADDR;
  input [3:0]S_AXI_HP2_ARCACHE;
  input [3:0]S_AXI_HP2_ARLEN;
  input [3:0]S_AXI_HP2_ARQOS;
  input [3:0]S_AXI_HP2_AWCACHE;
  input [3:0]S_AXI_HP2_AWLEN;
  input [3:0]S_AXI_HP2_AWQOS;
  input [5:0]S_AXI_HP2_ARID;
  input [5:0]S_AXI_HP2_AWID;
  input [5:0]S_AXI_HP2_WID;
  input [63:0]S_AXI_HP2_WDATA;
  input [7:0]S_AXI_HP2_WSTRB;
  output S_AXI_HP3_ARESETN;
  output S_AXI_HP3_ARREADY;
  output S_AXI_HP3_AWREADY;
  output S_AXI_HP3_BVALID;
  output S_AXI_HP3_RLAST;
  output S_AXI_HP3_RVALID;
  output S_AXI_HP3_WREADY;
  output [1:0]S_AXI_HP3_BRESP;
  output [1:0]S_AXI_HP3_RRESP;
  output [5:0]S_AXI_HP3_BID;
  output [5:0]S_AXI_HP3_RID;
  output [63:0]S_AXI_HP3_RDATA;
  output [7:0]S_AXI_HP3_RCOUNT;
  output [7:0]S_AXI_HP3_WCOUNT;
  output [2:0]S_AXI_HP3_RACOUNT;
  output [5:0]S_AXI_HP3_WACOUNT;
  input S_AXI_HP3_ACLK;
  input S_AXI_HP3_ARVALID;
  input S_AXI_HP3_AWVALID;
  input S_AXI_HP3_BREADY;
  input S_AXI_HP3_RDISSUECAP1_EN;
  input S_AXI_HP3_RREADY;
  input S_AXI_HP3_WLAST;
  input S_AXI_HP3_WRISSUECAP1_EN;
  input S_AXI_HP3_WVALID;
  input [1:0]S_AXI_HP3_ARBURST;
  input [1:0]S_AXI_HP3_ARLOCK;
  input [2:0]S_AXI_HP3_ARSIZE;
  input [1:0]S_AXI_HP3_AWBURST;
  input [1:0]S_AXI_HP3_AWLOCK;
  input [2:0]S_AXI_HP3_AWSIZE;
  input [2:0]S_AXI_HP3_ARPROT;
  input [2:0]S_AXI_HP3_AWPROT;
  input [31:0]S_AXI_HP3_ARADDR;
  input [31:0]S_AXI_HP3_AWADDR;
  input [3:0]S_AXI_HP3_ARCACHE;
  input [3:0]S_AXI_HP3_ARLEN;
  input [3:0]S_AXI_HP3_ARQOS;
  input [3:0]S_AXI_HP3_AWCACHE;
  input [3:0]S_AXI_HP3_AWLEN;
  input [3:0]S_AXI_HP3_AWQOS;
  input [5:0]S_AXI_HP3_ARID;
  input [5:0]S_AXI_HP3_AWID;
  input [5:0]S_AXI_HP3_WID;
  input [63:0]S_AXI_HP3_WDATA;
  input [7:0]S_AXI_HP3_WSTRB;
  output IRQ_P2F_DMAC_ABORT;
  output IRQ_P2F_DMAC0;
  output IRQ_P2F_DMAC1;
  output IRQ_P2F_DMAC2;
  output IRQ_P2F_DMAC3;
  output IRQ_P2F_DMAC4;
  output IRQ_P2F_DMAC5;
  output IRQ_P2F_DMAC6;
  output IRQ_P2F_DMAC7;
  output IRQ_P2F_SMC;
  output IRQ_P2F_QSPI;
  output IRQ_P2F_CTI;
  output IRQ_P2F_GPIO;
  output IRQ_P2F_USB0;
  output IRQ_P2F_ENET0;
  output IRQ_P2F_ENET_WAKE0;
  output IRQ_P2F_SDIO0;
  output IRQ_P2F_I2C0;
  output IRQ_P2F_SPI0;
  output IRQ_P2F_UART0;
  output IRQ_P2F_CAN0;
  output IRQ_P2F_USB1;
  output IRQ_P2F_ENET1;
  output IRQ_P2F_ENET_WAKE1;
  output IRQ_P2F_SDIO1;
  output IRQ_P2F_I2C1;
  output IRQ_P2F_SPI1;
  output IRQ_P2F_UART1;
  output IRQ_P2F_CAN1;
  input [0:0]IRQ_F2P;
  input Core0_nFIQ;
  input Core0_nIRQ;
  input Core1_nFIQ;
  input Core1_nIRQ;
  output [1:0]DMA0_DATYPE;
  output DMA0_DAVALID;
  output DMA0_DRREADY;
  output DMA0_RSTN;
  output [1:0]DMA1_DATYPE;
  output DMA1_DAVALID;
  output DMA1_DRREADY;
  output DMA1_RSTN;
  output [1:0]DMA2_DATYPE;
  output DMA2_DAVALID;
  output DMA2_DRREADY;
  output DMA2_RSTN;
  output [1:0]DMA3_DATYPE;
  output DMA3_DAVALID;
  output DMA3_DRREADY;
  output DMA3_RSTN;
  input DMA0_ACLK;
  input DMA0_DAREADY;
  input DMA0_DRLAST;
  input DMA0_DRVALID;
  input DMA1_ACLK;
  input DMA1_DAREADY;
  input DMA1_DRLAST;
  input DMA1_DRVALID;
  input DMA2_ACLK;
  input DMA2_DAREADY;
  input DMA2_DRLAST;
  input DMA2_DRVALID;
  input DMA3_ACLK;
  input DMA3_DAREADY;
  input DMA3_DRLAST;
  input DMA3_DRVALID;
  input [1:0]DMA0_DRTYPE;
  input [1:0]DMA1_DRTYPE;
  input [1:0]DMA2_DRTYPE;
  input [1:0]DMA3_DRTYPE;
  output FCLK_CLK3;
  output FCLK_CLK2;
  output FCLK_CLK1;
  output FCLK_CLK0;
  input FCLK_CLKTRIG3_N;
  input FCLK_CLKTRIG2_N;
  input FCLK_CLKTRIG1_N;
  input FCLK_CLKTRIG0_N;
  output FCLK_RESET3_N;
  output FCLK_RESET2_N;
  output FCLK_RESET1_N;
  output FCLK_RESET0_N;
  input [31:0]FTMD_TRACEIN_DATA;
  input FTMD_TRACEIN_VALID;
  input FTMD_TRACEIN_CLK;
  input [3:0]FTMD_TRACEIN_ATID;
  input FTMT_F2P_TRIG_0;
  output FTMT_F2P_TRIGACK_0;
  input FTMT_F2P_TRIG_1;
  output FTMT_F2P_TRIGACK_1;
  input FTMT_F2P_TRIG_2;
  output FTMT_F2P_TRIGACK_2;
  input FTMT_F2P_TRIG_3;
  output FTMT_F2P_TRIGACK_3;
  input [31:0]FTMT_F2P_DEBUG;
  input FTMT_P2F_TRIGACK_0;
  output FTMT_P2F_TRIG_0;
  input FTMT_P2F_TRIGACK_1;
  output FTMT_P2F_TRIG_1;
  input FTMT_P2F_TRIGACK_2;
  output FTMT_P2F_TRIG_2;
  input FTMT_P2F_TRIGACK_3;
  output FTMT_P2F_TRIG_3;
  output [31:0]FTMT_P2F_DEBUG;
  input FPGA_IDLE_N;
  output EVENT_EVENTO;
  output [1:0]EVENT_STANDBYWFE;
  output [1:0]EVENT_STANDBYWFI;
  input EVENT_EVENTI;
  input [3:0]DDR_ARB;
  inout [53:0]MIO;
  inout DDR_CAS_n;
  inout DDR_CKE;
  inout DDR_Clk_n;
  inout DDR_Clk;
  inout DDR_CS_n;
  inout DDR_DRSTB;
  inout DDR_ODT;
  inout DDR_RAS_n;
  inout DDR_WEB;
  inout [2:0]DDR_BankAddr;
  inout [14:0]DDR_Addr;
  inout DDR_VRN;
  inout DDR_VRP;
  inout [3:0]DDR_DM;
  inout [31:0]DDR_DQ;
  inout [3:0]DDR_DQS_n;
  inout [3:0]DDR_DQS;
  inout PS_SRSTB;
  inout PS_CLK;
  inout PS_PORB;

  wire \<const0> ;
  wire CAN0_PHY_RX;
  wire CAN0_PHY_TX;
  wire CAN1_PHY_RX;
  wire CAN1_PHY_TX;
  wire Core0_nFIQ;
  wire Core0_nIRQ;
  wire Core1_nFIQ;
  wire Core1_nIRQ;
  wire [3:0]DDR_ARB;
  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire DMA0_ACLK;
  wire DMA0_DAREADY;
  wire [1:0]DMA0_DATYPE;
  wire DMA0_DAVALID;
  wire DMA0_DRLAST;
  wire DMA0_DRREADY;
  wire [1:0]DMA0_DRTYPE;
  wire DMA0_DRVALID;
  wire DMA0_RSTN;
  wire DMA1_ACLK;
  wire DMA1_DAREADY;
  wire [1:0]DMA1_DATYPE;
  wire DMA1_DAVALID;
  wire DMA1_DRLAST;
  wire DMA1_DRREADY;
  wire [1:0]DMA1_DRTYPE;
  wire DMA1_DRVALID;
  wire DMA1_RSTN;
  wire DMA2_ACLK;
  wire DMA2_DAREADY;
  wire [1:0]DMA2_DATYPE;
  wire DMA2_DAVALID;
  wire DMA2_DRLAST;
  wire DMA2_DRREADY;
  wire [1:0]DMA2_DRTYPE;
  wire DMA2_DRVALID;
  wire DMA2_RSTN;
  wire DMA3_ACLK;
  wire DMA3_DAREADY;
  wire [1:0]DMA3_DATYPE;
  wire DMA3_DAVALID;
  wire DMA3_DRLAST;
  wire DMA3_DRREADY;
  wire [1:0]DMA3_DRTYPE;
  wire DMA3_DRVALID;
  wire DMA3_RSTN;
  wire ENET0_EXT_INTIN;
  wire ENET0_GMII_RX_CLK;
  wire ENET0_GMII_TX_CLK;
  wire ENET0_MDIO_I;
  wire ENET0_MDIO_MDC;
  wire ENET0_MDIO_O;
  wire ENET0_MDIO_T;
  wire ENET0_MDIO_T_n;
  wire ENET0_PTP_DELAY_REQ_RX;
  wire ENET0_PTP_DELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_REQ_RX;
  wire ENET0_PTP_PDELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_RESP_RX;
  wire ENET0_PTP_PDELAY_RESP_TX;
  wire ENET0_PTP_SYNC_FRAME_RX;
  wire ENET0_PTP_SYNC_FRAME_TX;
  wire ENET0_SOF_RX;
  wire ENET0_SOF_TX;
  wire ENET1_EXT_INTIN;
  wire ENET1_GMII_RX_CLK;
  wire ENET1_GMII_TX_CLK;
  wire ENET1_MDIO_I;
  wire ENET1_MDIO_MDC;
  wire ENET1_MDIO_O;
  wire ENET1_MDIO_T;
  wire ENET1_MDIO_T_n;
  wire ENET1_PTP_DELAY_REQ_RX;
  wire ENET1_PTP_DELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_REQ_RX;
  wire ENET1_PTP_PDELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_RESP_RX;
  wire ENET1_PTP_PDELAY_RESP_TX;
  wire ENET1_PTP_SYNC_FRAME_RX;
  wire ENET1_PTP_SYNC_FRAME_TX;
  wire ENET1_SOF_RX;
  wire ENET1_SOF_TX;
  wire EVENT_EVENTI;
  wire EVENT_EVENTO;
  wire [1:0]EVENT_STANDBYWFE;
  wire [1:0]EVENT_STANDBYWFI;
  wire FCLK_CLK0;
  wire FCLK_CLK1;
  wire FCLK_CLK2;
  wire FCLK_CLK3;
  wire [0:0]FCLK_CLK_unbuffered;
  wire FCLK_RESET0_N;
  wire FCLK_RESET1_N;
  wire FCLK_RESET2_N;
  wire FCLK_RESET3_N;
  wire FPGA_IDLE_N;
  wire FTMD_TRACEIN_CLK;
  wire [31:0]FTMT_F2P_DEBUG;
  wire FTMT_F2P_TRIGACK_0;
  wire FTMT_F2P_TRIGACK_1;
  wire FTMT_F2P_TRIGACK_2;
  wire FTMT_F2P_TRIGACK_3;
  wire FTMT_F2P_TRIG_0;
  wire FTMT_F2P_TRIG_1;
  wire FTMT_F2P_TRIG_2;
  wire FTMT_F2P_TRIG_3;
  wire [31:0]FTMT_P2F_DEBUG;
  wire FTMT_P2F_TRIGACK_0;
  wire FTMT_P2F_TRIGACK_1;
  wire FTMT_P2F_TRIGACK_2;
  wire FTMT_P2F_TRIGACK_3;
  wire FTMT_P2F_TRIG_0;
  wire FTMT_P2F_TRIG_1;
  wire FTMT_P2F_TRIG_2;
  wire FTMT_P2F_TRIG_3;
  wire [63:0]GPIO_I;
  wire [63:0]GPIO_O;
  wire [63:0]GPIO_T;
  wire I2C0_SCL_I;
  wire I2C0_SCL_O;
  wire I2C0_SCL_T;
  wire I2C0_SCL_T_n;
  wire I2C0_SDA_I;
  wire I2C0_SDA_O;
  wire I2C0_SDA_T;
  wire I2C0_SDA_T_n;
  wire I2C1_SCL_I;
  wire I2C1_SCL_O;
  wire I2C1_SCL_T;
  wire I2C1_SCL_T_n;
  wire I2C1_SDA_I;
  wire I2C1_SDA_O;
  wire I2C1_SDA_T;
  wire I2C1_SDA_T_n;
  wire [0:0]IRQ_F2P;
  wire IRQ_P2F_CAN0;
  wire IRQ_P2F_CAN1;
  wire IRQ_P2F_CTI;
  wire IRQ_P2F_DMAC0;
  wire IRQ_P2F_DMAC1;
  wire IRQ_P2F_DMAC2;
  wire IRQ_P2F_DMAC3;
  wire IRQ_P2F_DMAC4;
  wire IRQ_P2F_DMAC5;
  wire IRQ_P2F_DMAC6;
  wire IRQ_P2F_DMAC7;
  wire IRQ_P2F_DMAC_ABORT;
  wire IRQ_P2F_ENET0;
  wire IRQ_P2F_ENET1;
  wire IRQ_P2F_ENET_WAKE0;
  wire IRQ_P2F_ENET_WAKE1;
  wire IRQ_P2F_GPIO;
  wire IRQ_P2F_I2C0;
  wire IRQ_P2F_I2C1;
  wire IRQ_P2F_QSPI;
  wire IRQ_P2F_SDIO0;
  wire IRQ_P2F_SDIO1;
  wire IRQ_P2F_SMC;
  wire IRQ_P2F_SPI0;
  wire IRQ_P2F_SPI1;
  wire IRQ_P2F_UART0;
  wire IRQ_P2F_UART1;
  wire IRQ_P2F_USB0;
  wire IRQ_P2F_USB1;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire M_AXI_GP0_ARESETN;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [1:0]\^M_AXI_GP0_ARSIZE ;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [1:0]\^M_AXI_GP0_AWSIZE ;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire M_AXI_GP1_ACLK;
  wire [31:0]M_AXI_GP1_ARADDR;
  wire [1:0]M_AXI_GP1_ARBURST;
  wire [3:0]M_AXI_GP1_ARCACHE;
  wire M_AXI_GP1_ARESETN;
  wire [11:0]M_AXI_GP1_ARID;
  wire [3:0]M_AXI_GP1_ARLEN;
  wire [1:0]M_AXI_GP1_ARLOCK;
  wire [2:0]M_AXI_GP1_ARPROT;
  wire [3:0]M_AXI_GP1_ARQOS;
  wire M_AXI_GP1_ARREADY;
  wire [1:0]\^M_AXI_GP1_ARSIZE ;
  wire M_AXI_GP1_ARVALID;
  wire [31:0]M_AXI_GP1_AWADDR;
  wire [1:0]M_AXI_GP1_AWBURST;
  wire [3:0]M_AXI_GP1_AWCACHE;
  wire [11:0]M_AXI_GP1_AWID;
  wire [3:0]M_AXI_GP1_AWLEN;
  wire [1:0]M_AXI_GP1_AWLOCK;
  wire [2:0]M_AXI_GP1_AWPROT;
  wire [3:0]M_AXI_GP1_AWQOS;
  wire M_AXI_GP1_AWREADY;
  wire [1:0]\^M_AXI_GP1_AWSIZE ;
  wire M_AXI_GP1_AWVALID;
  wire [11:0]M_AXI_GP1_BID;
  wire M_AXI_GP1_BREADY;
  wire [1:0]M_AXI_GP1_BRESP;
  wire M_AXI_GP1_BVALID;
  wire [31:0]M_AXI_GP1_RDATA;
  wire [11:0]M_AXI_GP1_RID;
  wire M_AXI_GP1_RLAST;
  wire M_AXI_GP1_RREADY;
  wire [1:0]M_AXI_GP1_RRESP;
  wire M_AXI_GP1_RVALID;
  wire [31:0]M_AXI_GP1_WDATA;
  wire [11:0]M_AXI_GP1_WID;
  wire M_AXI_GP1_WLAST;
  wire M_AXI_GP1_WREADY;
  wire [3:0]M_AXI_GP1_WSTRB;
  wire M_AXI_GP1_WVALID;
  wire PJTAG_TCK;
  wire PJTAG_TDI;
  wire PJTAG_TMS;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire SDIO0_BUSPOW;
  wire [2:0]SDIO0_BUSVOLT;
  wire SDIO0_CDN;
  wire SDIO0_CLK;
  wire SDIO0_CLK_FB;
  wire SDIO0_CMD_I;
  wire SDIO0_CMD_O;
  wire SDIO0_CMD_T;
  wire SDIO0_CMD_T_n;
  wire [3:0]SDIO0_DATA_I;
  wire [3:0]SDIO0_DATA_O;
  wire [3:0]SDIO0_DATA_T;
  wire [3:0]SDIO0_DATA_T_n;
  wire SDIO0_LED;
  wire SDIO0_WP;
  wire SDIO1_BUSPOW;
  wire [2:0]SDIO1_BUSVOLT;
  wire SDIO1_CDN;
  wire SDIO1_CLK;
  wire SDIO1_CLK_FB;
  wire SDIO1_CMD_I;
  wire SDIO1_CMD_O;
  wire SDIO1_CMD_T;
  wire SDIO1_CMD_T_n;
  wire [3:0]SDIO1_DATA_I;
  wire [3:0]SDIO1_DATA_O;
  wire [3:0]SDIO1_DATA_T;
  wire [3:0]SDIO1_DATA_T_n;
  wire SDIO1_LED;
  wire SDIO1_WP;
  wire SPI0_MISO_I;
  wire SPI0_MISO_O;
  wire SPI0_MISO_T;
  wire SPI0_MISO_T_n;
  wire SPI0_MOSI_I;
  wire SPI0_MOSI_O;
  wire SPI0_MOSI_T;
  wire SPI0_MOSI_T_n;
  wire SPI0_SCLK_I;
  wire SPI0_SCLK_O;
  wire SPI0_SCLK_T;
  wire SPI0_SCLK_T_n;
  wire SPI0_SS1_O;
  wire SPI0_SS2_O;
  wire SPI0_SS_I;
  wire SPI0_SS_O;
  wire SPI0_SS_T;
  wire SPI0_SS_T_n;
  wire SPI1_MISO_I;
  wire SPI1_MISO_O;
  wire SPI1_MISO_T;
  wire SPI1_MISO_T_n;
  wire SPI1_MOSI_I;
  wire SPI1_MOSI_O;
  wire SPI1_MOSI_T;
  wire SPI1_MOSI_T_n;
  wire SPI1_SCLK_I;
  wire SPI1_SCLK_O;
  wire SPI1_SCLK_T;
  wire SPI1_SCLK_T_n;
  wire SPI1_SS1_O;
  wire SPI1_SS2_O;
  wire SPI1_SS_I;
  wire SPI1_SS_O;
  wire SPI1_SS_T;
  wire SPI1_SS_T_n;
  wire SRAM_INTIN;
  wire S_AXI_ACP_ACLK;
  wire [31:0]S_AXI_ACP_ARADDR;
  wire [1:0]S_AXI_ACP_ARBURST;
  wire [3:0]S_AXI_ACP_ARCACHE;
  wire S_AXI_ACP_ARESETN;
  wire [2:0]S_AXI_ACP_ARID;
  wire [3:0]S_AXI_ACP_ARLEN;
  wire [1:0]S_AXI_ACP_ARLOCK;
  wire [2:0]S_AXI_ACP_ARPROT;
  wire [3:0]S_AXI_ACP_ARQOS;
  wire S_AXI_ACP_ARREADY;
  wire [2:0]S_AXI_ACP_ARSIZE;
  wire [4:0]S_AXI_ACP_ARUSER;
  wire S_AXI_ACP_ARVALID;
  wire [31:0]S_AXI_ACP_AWADDR;
  wire [1:0]S_AXI_ACP_AWBURST;
  wire [3:0]S_AXI_ACP_AWCACHE;
  wire [2:0]S_AXI_ACP_AWID;
  wire [3:0]S_AXI_ACP_AWLEN;
  wire [1:0]S_AXI_ACP_AWLOCK;
  wire [2:0]S_AXI_ACP_AWPROT;
  wire [3:0]S_AXI_ACP_AWQOS;
  wire S_AXI_ACP_AWREADY;
  wire [2:0]S_AXI_ACP_AWSIZE;
  wire [4:0]S_AXI_ACP_AWUSER;
  wire S_AXI_ACP_AWVALID;
  wire [2:0]S_AXI_ACP_BID;
  wire S_AXI_ACP_BREADY;
  wire [1:0]S_AXI_ACP_BRESP;
  wire S_AXI_ACP_BVALID;
  wire [63:0]S_AXI_ACP_RDATA;
  wire [2:0]S_AXI_ACP_RID;
  wire S_AXI_ACP_RLAST;
  wire S_AXI_ACP_RREADY;
  wire [1:0]S_AXI_ACP_RRESP;
  wire S_AXI_ACP_RVALID;
  wire [63:0]S_AXI_ACP_WDATA;
  wire [2:0]S_AXI_ACP_WID;
  wire S_AXI_ACP_WLAST;
  wire S_AXI_ACP_WREADY;
  wire [7:0]S_AXI_ACP_WSTRB;
  wire S_AXI_ACP_WVALID;
  wire S_AXI_GP0_ACLK;
  wire [31:0]S_AXI_GP0_ARADDR;
  wire [1:0]S_AXI_GP0_ARBURST;
  wire [3:0]S_AXI_GP0_ARCACHE;
  wire S_AXI_GP0_ARESETN;
  wire [5:0]S_AXI_GP0_ARID;
  wire [3:0]S_AXI_GP0_ARLEN;
  wire [1:0]S_AXI_GP0_ARLOCK;
  wire [2:0]S_AXI_GP0_ARPROT;
  wire [3:0]S_AXI_GP0_ARQOS;
  wire S_AXI_GP0_ARREADY;
  wire [2:0]S_AXI_GP0_ARSIZE;
  wire S_AXI_GP0_ARVALID;
  wire [31:0]S_AXI_GP0_AWADDR;
  wire [1:0]S_AXI_GP0_AWBURST;
  wire [3:0]S_AXI_GP0_AWCACHE;
  wire [5:0]S_AXI_GP0_AWID;
  wire [3:0]S_AXI_GP0_AWLEN;
  wire [1:0]S_AXI_GP0_AWLOCK;
  wire [2:0]S_AXI_GP0_AWPROT;
  wire [3:0]S_AXI_GP0_AWQOS;
  wire S_AXI_GP0_AWREADY;
  wire [2:0]S_AXI_GP0_AWSIZE;
  wire S_AXI_GP0_AWVALID;
  wire [5:0]S_AXI_GP0_BID;
  wire S_AXI_GP0_BREADY;
  wire [1:0]S_AXI_GP0_BRESP;
  wire S_AXI_GP0_BVALID;
  wire [31:0]S_AXI_GP0_RDATA;
  wire [5:0]S_AXI_GP0_RID;
  wire S_AXI_GP0_RLAST;
  wire S_AXI_GP0_RREADY;
  wire [1:0]S_AXI_GP0_RRESP;
  wire S_AXI_GP0_RVALID;
  wire [31:0]S_AXI_GP0_WDATA;
  wire [5:0]S_AXI_GP0_WID;
  wire S_AXI_GP0_WLAST;
  wire S_AXI_GP0_WREADY;
  wire [3:0]S_AXI_GP0_WSTRB;
  wire S_AXI_GP0_WVALID;
  wire S_AXI_GP1_ACLK;
  wire [31:0]S_AXI_GP1_ARADDR;
  wire [1:0]S_AXI_GP1_ARBURST;
  wire [3:0]S_AXI_GP1_ARCACHE;
  wire S_AXI_GP1_ARESETN;
  wire [5:0]S_AXI_GP1_ARID;
  wire [3:0]S_AXI_GP1_ARLEN;
  wire [1:0]S_AXI_GP1_ARLOCK;
  wire [2:0]S_AXI_GP1_ARPROT;
  wire [3:0]S_AXI_GP1_ARQOS;
  wire S_AXI_GP1_ARREADY;
  wire [2:0]S_AXI_GP1_ARSIZE;
  wire S_AXI_GP1_ARVALID;
  wire [31:0]S_AXI_GP1_AWADDR;
  wire [1:0]S_AXI_GP1_AWBURST;
  wire [3:0]S_AXI_GP1_AWCACHE;
  wire [5:0]S_AXI_GP1_AWID;
  wire [3:0]S_AXI_GP1_AWLEN;
  wire [1:0]S_AXI_GP1_AWLOCK;
  wire [2:0]S_AXI_GP1_AWPROT;
  wire [3:0]S_AXI_GP1_AWQOS;
  wire S_AXI_GP1_AWREADY;
  wire [2:0]S_AXI_GP1_AWSIZE;
  wire S_AXI_GP1_AWVALID;
  wire [5:0]S_AXI_GP1_BID;
  wire S_AXI_GP1_BREADY;
  wire [1:0]S_AXI_GP1_BRESP;
  wire S_AXI_GP1_BVALID;
  wire [31:0]S_AXI_GP1_RDATA;
  wire [5:0]S_AXI_GP1_RID;
  wire S_AXI_GP1_RLAST;
  wire S_AXI_GP1_RREADY;
  wire [1:0]S_AXI_GP1_RRESP;
  wire S_AXI_GP1_RVALID;
  wire [31:0]S_AXI_GP1_WDATA;
  wire [5:0]S_AXI_GP1_WID;
  wire S_AXI_GP1_WLAST;
  wire S_AXI_GP1_WREADY;
  wire [3:0]S_AXI_GP1_WSTRB;
  wire S_AXI_GP1_WVALID;
  wire S_AXI_HP0_ACLK;
  wire [31:0]S_AXI_HP0_ARADDR;
  wire [1:0]S_AXI_HP0_ARBURST;
  wire [3:0]S_AXI_HP0_ARCACHE;
  wire S_AXI_HP0_ARESETN;
  wire [5:0]S_AXI_HP0_ARID;
  wire [3:0]S_AXI_HP0_ARLEN;
  wire [1:0]S_AXI_HP0_ARLOCK;
  wire [2:0]S_AXI_HP0_ARPROT;
  wire [3:0]S_AXI_HP0_ARQOS;
  wire S_AXI_HP0_ARREADY;
  wire [2:0]S_AXI_HP0_ARSIZE;
  wire S_AXI_HP0_ARVALID;
  wire [31:0]S_AXI_HP0_AWADDR;
  wire [1:0]S_AXI_HP0_AWBURST;
  wire [3:0]S_AXI_HP0_AWCACHE;
  wire [5:0]S_AXI_HP0_AWID;
  wire [3:0]S_AXI_HP0_AWLEN;
  wire [1:0]S_AXI_HP0_AWLOCK;
  wire [2:0]S_AXI_HP0_AWPROT;
  wire [3:0]S_AXI_HP0_AWQOS;
  wire S_AXI_HP0_AWREADY;
  wire [2:0]S_AXI_HP0_AWSIZE;
  wire S_AXI_HP0_AWVALID;
  wire [5:0]S_AXI_HP0_BID;
  wire S_AXI_HP0_BREADY;
  wire [1:0]S_AXI_HP0_BRESP;
  wire S_AXI_HP0_BVALID;
  wire [2:0]S_AXI_HP0_RACOUNT;
  wire [7:0]S_AXI_HP0_RCOUNT;
  wire [63:0]S_AXI_HP0_RDATA;
  wire S_AXI_HP0_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP0_RID;
  wire S_AXI_HP0_RLAST;
  wire S_AXI_HP0_RREADY;
  wire [1:0]S_AXI_HP0_RRESP;
  wire S_AXI_HP0_RVALID;
  wire [5:0]S_AXI_HP0_WACOUNT;
  wire [7:0]S_AXI_HP0_WCOUNT;
  wire [63:0]S_AXI_HP0_WDATA;
  wire [5:0]S_AXI_HP0_WID;
  wire S_AXI_HP0_WLAST;
  wire S_AXI_HP0_WREADY;
  wire S_AXI_HP0_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP0_WSTRB;
  wire S_AXI_HP0_WVALID;
  wire S_AXI_HP1_ACLK;
  wire [31:0]S_AXI_HP1_ARADDR;
  wire [1:0]S_AXI_HP1_ARBURST;
  wire [3:0]S_AXI_HP1_ARCACHE;
  wire S_AXI_HP1_ARESETN;
  wire [5:0]S_AXI_HP1_ARID;
  wire [3:0]S_AXI_HP1_ARLEN;
  wire [1:0]S_AXI_HP1_ARLOCK;
  wire [2:0]S_AXI_HP1_ARPROT;
  wire [3:0]S_AXI_HP1_ARQOS;
  wire S_AXI_HP1_ARREADY;
  wire [2:0]S_AXI_HP1_ARSIZE;
  wire S_AXI_HP1_ARVALID;
  wire [31:0]S_AXI_HP1_AWADDR;
  wire [1:0]S_AXI_HP1_AWBURST;
  wire [3:0]S_AXI_HP1_AWCACHE;
  wire [5:0]S_AXI_HP1_AWID;
  wire [3:0]S_AXI_HP1_AWLEN;
  wire [1:0]S_AXI_HP1_AWLOCK;
  wire [2:0]S_AXI_HP1_AWPROT;
  wire [3:0]S_AXI_HP1_AWQOS;
  wire S_AXI_HP1_AWREADY;
  wire [2:0]S_AXI_HP1_AWSIZE;
  wire S_AXI_HP1_AWVALID;
  wire [5:0]S_AXI_HP1_BID;
  wire S_AXI_HP1_BREADY;
  wire [1:0]S_AXI_HP1_BRESP;
  wire S_AXI_HP1_BVALID;
  wire [2:0]S_AXI_HP1_RACOUNT;
  wire [7:0]S_AXI_HP1_RCOUNT;
  wire [63:0]S_AXI_HP1_RDATA;
  wire S_AXI_HP1_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP1_RID;
  wire S_AXI_HP1_RLAST;
  wire S_AXI_HP1_RREADY;
  wire [1:0]S_AXI_HP1_RRESP;
  wire S_AXI_HP1_RVALID;
  wire [5:0]S_AXI_HP1_WACOUNT;
  wire [7:0]S_AXI_HP1_WCOUNT;
  wire [63:0]S_AXI_HP1_WDATA;
  wire [5:0]S_AXI_HP1_WID;
  wire S_AXI_HP1_WLAST;
  wire S_AXI_HP1_WREADY;
  wire S_AXI_HP1_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP1_WSTRB;
  wire S_AXI_HP1_WVALID;
  wire S_AXI_HP2_ACLK;
  wire [31:0]S_AXI_HP2_ARADDR;
  wire [1:0]S_AXI_HP2_ARBURST;
  wire [3:0]S_AXI_HP2_ARCACHE;
  wire S_AXI_HP2_ARESETN;
  wire [5:0]S_AXI_HP2_ARID;
  wire [3:0]S_AXI_HP2_ARLEN;
  wire [1:0]S_AXI_HP2_ARLOCK;
  wire [2:0]S_AXI_HP2_ARPROT;
  wire [3:0]S_AXI_HP2_ARQOS;
  wire S_AXI_HP2_ARREADY;
  wire [2:0]S_AXI_HP2_ARSIZE;
  wire S_AXI_HP2_ARVALID;
  wire [31:0]S_AXI_HP2_AWADDR;
  wire [1:0]S_AXI_HP2_AWBURST;
  wire [3:0]S_AXI_HP2_AWCACHE;
  wire [5:0]S_AXI_HP2_AWID;
  wire [3:0]S_AXI_HP2_AWLEN;
  wire [1:0]S_AXI_HP2_AWLOCK;
  wire [2:0]S_AXI_HP2_AWPROT;
  wire [3:0]S_AXI_HP2_AWQOS;
  wire S_AXI_HP2_AWREADY;
  wire [2:0]S_AXI_HP2_AWSIZE;
  wire S_AXI_HP2_AWVALID;
  wire [5:0]S_AXI_HP2_BID;
  wire S_AXI_HP2_BREADY;
  wire [1:0]S_AXI_HP2_BRESP;
  wire S_AXI_HP2_BVALID;
  wire [2:0]S_AXI_HP2_RACOUNT;
  wire [7:0]S_AXI_HP2_RCOUNT;
  wire [63:0]S_AXI_HP2_RDATA;
  wire S_AXI_HP2_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP2_RID;
  wire S_AXI_HP2_RLAST;
  wire S_AXI_HP2_RREADY;
  wire [1:0]S_AXI_HP2_RRESP;
  wire S_AXI_HP2_RVALID;
  wire [5:0]S_AXI_HP2_WACOUNT;
  wire [7:0]S_AXI_HP2_WCOUNT;
  wire [63:0]S_AXI_HP2_WDATA;
  wire [5:0]S_AXI_HP2_WID;
  wire S_AXI_HP2_WLAST;
  wire S_AXI_HP2_WREADY;
  wire S_AXI_HP2_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP2_WSTRB;
  wire S_AXI_HP2_WVALID;
  wire S_AXI_HP3_ACLK;
  wire [31:0]S_AXI_HP3_ARADDR;
  wire [1:0]S_AXI_HP3_ARBURST;
  wire [3:0]S_AXI_HP3_ARCACHE;
  wire S_AXI_HP3_ARESETN;
  wire [5:0]S_AXI_HP3_ARID;
  wire [3:0]S_AXI_HP3_ARLEN;
  wire [1:0]S_AXI_HP3_ARLOCK;
  wire [2:0]S_AXI_HP3_ARPROT;
  wire [3:0]S_AXI_HP3_ARQOS;
  wire S_AXI_HP3_ARREADY;
  wire [2:0]S_AXI_HP3_ARSIZE;
  wire S_AXI_HP3_ARVALID;
  wire [31:0]S_AXI_HP3_AWADDR;
  wire [1:0]S_AXI_HP3_AWBURST;
  wire [3:0]S_AXI_HP3_AWCACHE;
  wire [5:0]S_AXI_HP3_AWID;
  wire [3:0]S_AXI_HP3_AWLEN;
  wire [1:0]S_AXI_HP3_AWLOCK;
  wire [2:0]S_AXI_HP3_AWPROT;
  wire [3:0]S_AXI_HP3_AWQOS;
  wire S_AXI_HP3_AWREADY;
  wire [2:0]S_AXI_HP3_AWSIZE;
  wire S_AXI_HP3_AWVALID;
  wire [5:0]S_AXI_HP3_BID;
  wire S_AXI_HP3_BREADY;
  wire [1:0]S_AXI_HP3_BRESP;
  wire S_AXI_HP3_BVALID;
  wire [2:0]S_AXI_HP3_RACOUNT;
  wire [7:0]S_AXI_HP3_RCOUNT;
  wire [63:0]S_AXI_HP3_RDATA;
  wire S_AXI_HP3_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP3_RID;
  wire S_AXI_HP3_RLAST;
  wire S_AXI_HP3_RREADY;
  wire [1:0]S_AXI_HP3_RRESP;
  wire S_AXI_HP3_RVALID;
  wire [5:0]S_AXI_HP3_WACOUNT;
  wire [7:0]S_AXI_HP3_WCOUNT;
  wire [63:0]S_AXI_HP3_WDATA;
  wire [5:0]S_AXI_HP3_WID;
  wire S_AXI_HP3_WLAST;
  wire S_AXI_HP3_WREADY;
  wire S_AXI_HP3_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP3_WSTRB;
  wire S_AXI_HP3_WVALID;
  wire TRACE_CLK;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[7] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[7] ;
  wire TTC0_CLK0_IN;
  wire TTC0_CLK1_IN;
  wire TTC0_CLK2_IN;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire TTC1_CLK0_IN;
  wire TTC1_CLK1_IN;
  wire TTC1_CLK2_IN;
  wire TTC1_WAVE0_OUT;
  wire TTC1_WAVE1_OUT;
  wire TTC1_WAVE2_OUT;
  wire UART0_CTSN;
  wire UART0_DCDN;
  wire UART0_DSRN;
  wire UART0_DTRN;
  wire UART0_RIN;
  wire UART0_RTSN;
  wire UART0_RX;
  wire UART0_TX;
  wire UART1_CTSN;
  wire UART1_DCDN;
  wire UART1_DSRN;
  wire UART1_DTRN;
  wire UART1_RIN;
  wire UART1_RTSN;
  wire UART1_RX;
  wire UART1_TX;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire [1:0]USB1_PORT_INDCTL;
  wire USB1_VBUS_PWRFAULT;
  wire USB1_VBUS_PWRSELECT;
  wire WDT_CLK_IN;
  wire WDT_RST_OUT;
  wire [14:0]buffered_DDR_Addr;
  wire [2:0]buffered_DDR_BankAddr;
  wire buffered_DDR_CAS_n;
  wire buffered_DDR_CKE;
  wire buffered_DDR_CS_n;
  wire buffered_DDR_Clk;
  wire buffered_DDR_Clk_n;
  wire [3:0]buffered_DDR_DM;
  wire [31:0]buffered_DDR_DQ;
  wire [3:0]buffered_DDR_DQS;
  wire [3:0]buffered_DDR_DQS_n;
  wire buffered_DDR_DRSTB;
  wire buffered_DDR_ODT;
  wire buffered_DDR_RAS_n;
  wire buffered_DDR_VRN;
  wire buffered_DDR_VRP;
  wire buffered_DDR_WEB;
  wire [53:0]buffered_MIO;
  wire buffered_PS_CLK;
  wire buffered_PS_PORB;
  wire buffered_PS_SRSTB;
  wire [63:0]gpio_out_t_n;
  wire NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOTRACECTL_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED;
  wire [31:0]NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED;

  assign ENET0_GMII_TXD[7] = \<const0> ;
  assign ENET0_GMII_TXD[6] = \<const0> ;
  assign ENET0_GMII_TXD[5] = \<const0> ;
  assign ENET0_GMII_TXD[4] = \<const0> ;
  assign ENET0_GMII_TXD[3] = \<const0> ;
  assign ENET0_GMII_TXD[2] = \<const0> ;
  assign ENET0_GMII_TXD[1] = \<const0> ;
  assign ENET0_GMII_TXD[0] = \<const0> ;
  assign ENET0_GMII_TX_EN = \<const0> ;
  assign ENET0_GMII_TX_ER = \<const0> ;
  assign ENET1_GMII_TXD[7] = \<const0> ;
  assign ENET1_GMII_TXD[6] = \<const0> ;
  assign ENET1_GMII_TXD[5] = \<const0> ;
  assign ENET1_GMII_TXD[4] = \<const0> ;
  assign ENET1_GMII_TXD[3] = \<const0> ;
  assign ENET1_GMII_TXD[2] = \<const0> ;
  assign ENET1_GMII_TXD[1] = \<const0> ;
  assign ENET1_GMII_TXD[0] = \<const0> ;
  assign ENET1_GMII_TX_EN = \<const0> ;
  assign ENET1_GMII_TX_ER = \<const0> ;
  assign M_AXI_GP0_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP0_ARSIZE[1:0] = \^M_AXI_GP0_ARSIZE [1:0];
  assign M_AXI_GP0_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP0_AWSIZE[1:0] = \^M_AXI_GP0_AWSIZE [1:0];
  assign M_AXI_GP1_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP1_ARSIZE[1:0] = \^M_AXI_GP1_ARSIZE [1:0];
  assign M_AXI_GP1_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP1_AWSIZE[1:0] = \^M_AXI_GP1_AWSIZE [1:0];
  assign PJTAG_TDO = \<const0> ;
  assign TRACE_CLK_OUT = \<const0> ;
  assign TRACE_CTL = \TRACE_CTL_PIPE[0] ;
  assign TRACE_DATA[1:0] = \TRACE_DATA_PIPE[0] ;
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CAS_n_BIBUF
       (.IO(buffered_DDR_CAS_n),
        .PAD(DDR_CAS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CKE_BIBUF
       (.IO(buffered_DDR_CKE),
        .PAD(DDR_CKE));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CS_n_BIBUF
       (.IO(buffered_DDR_CS_n),
        .PAD(DDR_CS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_Clk_BIBUF
       (.IO(buffered_DDR_Clk),
        .PAD(DDR_Clk));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_Clk_n_BIBUF
       (.IO(buffered_DDR_Clk_n),
        .PAD(DDR_Clk_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_DRSTB_BIBUF
       (.IO(buffered_DDR_DRSTB),
        .PAD(DDR_DRSTB));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_ODT_BIBUF
       (.IO(buffered_DDR_ODT),
        .PAD(DDR_ODT));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_RAS_n_BIBUF
       (.IO(buffered_DDR_RAS_n),
        .PAD(DDR_RAS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_VRN_BIBUF
       (.IO(buffered_DDR_VRN),
        .PAD(DDR_VRN));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_VRP_BIBUF
       (.IO(buffered_DDR_VRP),
        .PAD(DDR_VRP));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_WEB_BIBUF
       (.IO(buffered_DDR_WEB),
        .PAD(DDR_WEB));
  LUT1 #(
    .INIT(2'h1)) 
    ENET0_MDIO_T_INST_0
       (.I0(ENET0_MDIO_T_n),
        .O(ENET0_MDIO_T));
  LUT1 #(
    .INIT(2'h1)) 
    ENET1_MDIO_T_INST_0
       (.I0(ENET1_MDIO_T_n),
        .O(ENET1_MDIO_T));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[0]_INST_0 
       (.I0(gpio_out_t_n[0]),
        .O(GPIO_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[10]_INST_0 
       (.I0(gpio_out_t_n[10]),
        .O(GPIO_T[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[11]_INST_0 
       (.I0(gpio_out_t_n[11]),
        .O(GPIO_T[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[12]_INST_0 
       (.I0(gpio_out_t_n[12]),
        .O(GPIO_T[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[13]_INST_0 
       (.I0(gpio_out_t_n[13]),
        .O(GPIO_T[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[14]_INST_0 
       (.I0(gpio_out_t_n[14]),
        .O(GPIO_T[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[15]_INST_0 
       (.I0(gpio_out_t_n[15]),
        .O(GPIO_T[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[16]_INST_0 
       (.I0(gpio_out_t_n[16]),
        .O(GPIO_T[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[17]_INST_0 
       (.I0(gpio_out_t_n[17]),
        .O(GPIO_T[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[18]_INST_0 
       (.I0(gpio_out_t_n[18]),
        .O(GPIO_T[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[19]_INST_0 
       (.I0(gpio_out_t_n[19]),
        .O(GPIO_T[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[1]_INST_0 
       (.I0(gpio_out_t_n[1]),
        .O(GPIO_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[20]_INST_0 
       (.I0(gpio_out_t_n[20]),
        .O(GPIO_T[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[21]_INST_0 
       (.I0(gpio_out_t_n[21]),
        .O(GPIO_T[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[22]_INST_0 
       (.I0(gpio_out_t_n[22]),
        .O(GPIO_T[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[23]_INST_0 
       (.I0(gpio_out_t_n[23]),
        .O(GPIO_T[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[24]_INST_0 
       (.I0(gpio_out_t_n[24]),
        .O(GPIO_T[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[25]_INST_0 
       (.I0(gpio_out_t_n[25]),
        .O(GPIO_T[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[26]_INST_0 
       (.I0(gpio_out_t_n[26]),
        .O(GPIO_T[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[27]_INST_0 
       (.I0(gpio_out_t_n[27]),
        .O(GPIO_T[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[28]_INST_0 
       (.I0(gpio_out_t_n[28]),
        .O(GPIO_T[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[29]_INST_0 
       (.I0(gpio_out_t_n[29]),
        .O(GPIO_T[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[2]_INST_0 
       (.I0(gpio_out_t_n[2]),
        .O(GPIO_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[30]_INST_0 
       (.I0(gpio_out_t_n[30]),
        .O(GPIO_T[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[31]_INST_0 
       (.I0(gpio_out_t_n[31]),
        .O(GPIO_T[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[32]_INST_0 
       (.I0(gpio_out_t_n[32]),
        .O(GPIO_T[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[33]_INST_0 
       (.I0(gpio_out_t_n[33]),
        .O(GPIO_T[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[34]_INST_0 
       (.I0(gpio_out_t_n[34]),
        .O(GPIO_T[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[35]_INST_0 
       (.I0(gpio_out_t_n[35]),
        .O(GPIO_T[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[36]_INST_0 
       (.I0(gpio_out_t_n[36]),
        .O(GPIO_T[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[37]_INST_0 
       (.I0(gpio_out_t_n[37]),
        .O(GPIO_T[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[38]_INST_0 
       (.I0(gpio_out_t_n[38]),
        .O(GPIO_T[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[39]_INST_0 
       (.I0(gpio_out_t_n[39]),
        .O(GPIO_T[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[3]_INST_0 
       (.I0(gpio_out_t_n[3]),
        .O(GPIO_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[40]_INST_0 
       (.I0(gpio_out_t_n[40]),
        .O(GPIO_T[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[41]_INST_0 
       (.I0(gpio_out_t_n[41]),
        .O(GPIO_T[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[42]_INST_0 
       (.I0(gpio_out_t_n[42]),
        .O(GPIO_T[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[43]_INST_0 
       (.I0(gpio_out_t_n[43]),
        .O(GPIO_T[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[44]_INST_0 
       (.I0(gpio_out_t_n[44]),
        .O(GPIO_T[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[45]_INST_0 
       (.I0(gpio_out_t_n[45]),
        .O(GPIO_T[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[46]_INST_0 
       (.I0(gpio_out_t_n[46]),
        .O(GPIO_T[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[47]_INST_0 
       (.I0(gpio_out_t_n[47]),
        .O(GPIO_T[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[48]_INST_0 
       (.I0(gpio_out_t_n[48]),
        .O(GPIO_T[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[49]_INST_0 
       (.I0(gpio_out_t_n[49]),
        .O(GPIO_T[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[4]_INST_0 
       (.I0(gpio_out_t_n[4]),
        .O(GPIO_T[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[50]_INST_0 
       (.I0(gpio_out_t_n[50]),
        .O(GPIO_T[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[51]_INST_0 
       (.I0(gpio_out_t_n[51]),
        .O(GPIO_T[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[52]_INST_0 
       (.I0(gpio_out_t_n[52]),
        .O(GPIO_T[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[53]_INST_0 
       (.I0(gpio_out_t_n[53]),
        .O(GPIO_T[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[54]_INST_0 
       (.I0(gpio_out_t_n[54]),
        .O(GPIO_T[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[55]_INST_0 
       (.I0(gpio_out_t_n[55]),
        .O(GPIO_T[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[56]_INST_0 
       (.I0(gpio_out_t_n[56]),
        .O(GPIO_T[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[57]_INST_0 
       (.I0(gpio_out_t_n[57]),
        .O(GPIO_T[57]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[58]_INST_0 
       (.I0(gpio_out_t_n[58]),
        .O(GPIO_T[58]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[59]_INST_0 
       (.I0(gpio_out_t_n[59]),
        .O(GPIO_T[59]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[5]_INST_0 
       (.I0(gpio_out_t_n[5]),
        .O(GPIO_T[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[60]_INST_0 
       (.I0(gpio_out_t_n[60]),
        .O(GPIO_T[60]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[61]_INST_0 
       (.I0(gpio_out_t_n[61]),
        .O(GPIO_T[61]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[62]_INST_0 
       (.I0(gpio_out_t_n[62]),
        .O(GPIO_T[62]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[63]_INST_0 
       (.I0(gpio_out_t_n[63]),
        .O(GPIO_T[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[6]_INST_0 
       (.I0(gpio_out_t_n[6]),
        .O(GPIO_T[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[7]_INST_0 
       (.I0(gpio_out_t_n[7]),
        .O(GPIO_T[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[8]_INST_0 
       (.I0(gpio_out_t_n[8]),
        .O(GPIO_T[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[9]_INST_0 
       (.I0(gpio_out_t_n[9]),
        .O(GPIO_T[9]));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SCL_T_INST_0
       (.I0(I2C0_SCL_T_n),
        .O(I2C0_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SDA_T_INST_0
       (.I0(I2C0_SDA_T_n),
        .O(I2C0_SDA_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SCL_T_INST_0
       (.I0(I2C1_SCL_T_n),
        .O(I2C1_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SDA_T_INST_0
       (.I0(I2C1_SDA_T_n),
        .O(I2C1_SDA_T));
  (* box_type = "PRIMITIVE" *) 
  PS7 PS7_i
       (.DDRA(buffered_DDR_Addr),
        .DDRARB(DDR_ARB),
        .DDRBA(buffered_DDR_BankAddr),
        .DDRCASB(buffered_DDR_CAS_n),
        .DDRCKE(buffered_DDR_CKE),
        .DDRCKN(buffered_DDR_Clk_n),
        .DDRCKP(buffered_DDR_Clk),
        .DDRCSB(buffered_DDR_CS_n),
        .DDRDM(buffered_DDR_DM),
        .DDRDQ(buffered_DDR_DQ),
        .DDRDQSN(buffered_DDR_DQS_n),
        .DDRDQSP(buffered_DDR_DQS),
        .DDRDRSTB(buffered_DDR_DRSTB),
        .DDRODT(buffered_DDR_ODT),
        .DDRRASB(buffered_DDR_RAS_n),
        .DDRVRN(buffered_DDR_VRN),
        .DDRVRP(buffered_DDR_VRP),
        .DDRWEB(buffered_DDR_WEB),
        .DMA0ACLK(DMA0_ACLK),
        .DMA0DAREADY(DMA0_DAREADY),
        .DMA0DATYPE(DMA0_DATYPE),
        .DMA0DAVALID(DMA0_DAVALID),
        .DMA0DRLAST(DMA0_DRLAST),
        .DMA0DRREADY(DMA0_DRREADY),
        .DMA0DRTYPE(DMA0_DRTYPE),
        .DMA0DRVALID(DMA0_DRVALID),
        .DMA0RSTN(DMA0_RSTN),
        .DMA1ACLK(DMA1_ACLK),
        .DMA1DAREADY(DMA1_DAREADY),
        .DMA1DATYPE(DMA1_DATYPE),
        .DMA1DAVALID(DMA1_DAVALID),
        .DMA1DRLAST(DMA1_DRLAST),
        .DMA1DRREADY(DMA1_DRREADY),
        .DMA1DRTYPE(DMA1_DRTYPE),
        .DMA1DRVALID(DMA1_DRVALID),
        .DMA1RSTN(DMA1_RSTN),
        .DMA2ACLK(DMA2_ACLK),
        .DMA2DAREADY(DMA2_DAREADY),
        .DMA2DATYPE(DMA2_DATYPE),
        .DMA2DAVALID(DMA2_DAVALID),
        .DMA2DRLAST(DMA2_DRLAST),
        .DMA2DRREADY(DMA2_DRREADY),
        .DMA2DRTYPE(DMA2_DRTYPE),
        .DMA2DRVALID(DMA2_DRVALID),
        .DMA2RSTN(DMA2_RSTN),
        .DMA3ACLK(DMA3_ACLK),
        .DMA3DAREADY(DMA3_DAREADY),
        .DMA3DATYPE(DMA3_DATYPE),
        .DMA3DAVALID(DMA3_DAVALID),
        .DMA3DRLAST(DMA3_DRLAST),
        .DMA3DRREADY(DMA3_DRREADY),
        .DMA3DRTYPE(DMA3_DRTYPE),
        .DMA3DRVALID(DMA3_DRVALID),
        .DMA3RSTN(DMA3_RSTN),
        .EMIOCAN0PHYRX(CAN0_PHY_RX),
        .EMIOCAN0PHYTX(CAN0_PHY_TX),
        .EMIOCAN1PHYRX(CAN1_PHY_RX),
        .EMIOCAN1PHYTX(CAN1_PHY_TX),
        .EMIOENET0EXTINTIN(ENET0_EXT_INTIN),
        .EMIOENET0GMIICOL(1'b0),
        .EMIOENET0GMIICRS(1'b0),
        .EMIOENET0GMIIRXCLK(ENET0_GMII_RX_CLK),
        .EMIOENET0GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET0GMIIRXDV(1'b0),
        .EMIOENET0GMIIRXER(1'b0),
        .EMIOENET0GMIITXCLK(ENET0_GMII_TX_CLK),
        .EMIOENET0GMIITXD(NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET0GMIITXEN(NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED),
        .EMIOENET0GMIITXER(NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED),
        .EMIOENET0MDIOI(ENET0_MDIO_I),
        .EMIOENET0MDIOMDC(ENET0_MDIO_MDC),
        .EMIOENET0MDIOO(ENET0_MDIO_O),
        .EMIOENET0MDIOTN(ENET0_MDIO_T_n),
        .EMIOENET0PTPDELAYREQRX(ENET0_PTP_DELAY_REQ_RX),
        .EMIOENET0PTPDELAYREQTX(ENET0_PTP_DELAY_REQ_TX),
        .EMIOENET0PTPPDELAYREQRX(ENET0_PTP_PDELAY_REQ_RX),
        .EMIOENET0PTPPDELAYREQTX(ENET0_PTP_PDELAY_REQ_TX),
        .EMIOENET0PTPPDELAYRESPRX(ENET0_PTP_PDELAY_RESP_RX),
        .EMIOENET0PTPPDELAYRESPTX(ENET0_PTP_PDELAY_RESP_TX),
        .EMIOENET0PTPSYNCFRAMERX(ENET0_PTP_SYNC_FRAME_RX),
        .EMIOENET0PTPSYNCFRAMETX(ENET0_PTP_SYNC_FRAME_TX),
        .EMIOENET0SOFRX(ENET0_SOF_RX),
        .EMIOENET0SOFTX(ENET0_SOF_TX),
        .EMIOENET1EXTINTIN(ENET1_EXT_INTIN),
        .EMIOENET1GMIICOL(1'b0),
        .EMIOENET1GMIICRS(1'b0),
        .EMIOENET1GMIIRXCLK(ENET1_GMII_RX_CLK),
        .EMIOENET1GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET1GMIIRXDV(1'b0),
        .EMIOENET1GMIIRXER(1'b0),
        .EMIOENET1GMIITXCLK(ENET1_GMII_TX_CLK),
        .EMIOENET1GMIITXD(NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET1GMIITXEN(NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED),
        .EMIOENET1GMIITXER(NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED),
        .EMIOENET1MDIOI(ENET1_MDIO_I),
        .EMIOENET1MDIOMDC(ENET1_MDIO_MDC),
        .EMIOENET1MDIOO(ENET1_MDIO_O),
        .EMIOENET1MDIOTN(ENET1_MDIO_T_n),
        .EMIOENET1PTPDELAYREQRX(ENET1_PTP_DELAY_REQ_RX),
        .EMIOENET1PTPDELAYREQTX(ENET1_PTP_DELAY_REQ_TX),
        .EMIOENET1PTPPDELAYREQRX(ENET1_PTP_PDELAY_REQ_RX),
        .EMIOENET1PTPPDELAYREQTX(ENET1_PTP_PDELAY_REQ_TX),
        .EMIOENET1PTPPDELAYRESPRX(ENET1_PTP_PDELAY_RESP_RX),
        .EMIOENET1PTPPDELAYRESPTX(ENET1_PTP_PDELAY_RESP_TX),
        .EMIOENET1PTPSYNCFRAMERX(ENET1_PTP_SYNC_FRAME_RX),
        .EMIOENET1PTPSYNCFRAMETX(ENET1_PTP_SYNC_FRAME_TX),
        .EMIOENET1SOFRX(ENET1_SOF_RX),
        .EMIOENET1SOFTX(ENET1_SOF_TX),
        .EMIOGPIOI(GPIO_I),
        .EMIOGPIOO(GPIO_O),
        .EMIOGPIOTN(gpio_out_t_n),
        .EMIOI2C0SCLI(I2C0_SCL_I),
        .EMIOI2C0SCLO(I2C0_SCL_O),
        .EMIOI2C0SCLTN(I2C0_SCL_T_n),
        .EMIOI2C0SDAI(I2C0_SDA_I),
        .EMIOI2C0SDAO(I2C0_SDA_O),
        .EMIOI2C0SDATN(I2C0_SDA_T_n),
        .EMIOI2C1SCLI(I2C1_SCL_I),
        .EMIOI2C1SCLO(I2C1_SCL_O),
        .EMIOI2C1SCLTN(I2C1_SCL_T_n),
        .EMIOI2C1SDAI(I2C1_SDA_I),
        .EMIOI2C1SDAO(I2C1_SDA_O),
        .EMIOI2C1SDATN(I2C1_SDA_T_n),
        .EMIOPJTAGTCK(PJTAG_TCK),
        .EMIOPJTAGTDI(PJTAG_TDI),
        .EMIOPJTAGTDO(NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED),
        .EMIOPJTAGTDTN(NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED),
        .EMIOPJTAGTMS(PJTAG_TMS),
        .EMIOSDIO0BUSPOW(SDIO0_BUSPOW),
        .EMIOSDIO0BUSVOLT(SDIO0_BUSVOLT),
        .EMIOSDIO0CDN(SDIO0_CDN),
        .EMIOSDIO0CLK(SDIO0_CLK),
        .EMIOSDIO0CLKFB(SDIO0_CLK_FB),
        .EMIOSDIO0CMDI(SDIO0_CMD_I),
        .EMIOSDIO0CMDO(SDIO0_CMD_O),
        .EMIOSDIO0CMDTN(SDIO0_CMD_T_n),
        .EMIOSDIO0DATAI(SDIO0_DATA_I),
        .EMIOSDIO0DATAO(SDIO0_DATA_O),
        .EMIOSDIO0DATATN(SDIO0_DATA_T_n),
        .EMIOSDIO0LED(SDIO0_LED),
        .EMIOSDIO0WP(SDIO0_WP),
        .EMIOSDIO1BUSPOW(SDIO1_BUSPOW),
        .EMIOSDIO1BUSVOLT(SDIO1_BUSVOLT),
        .EMIOSDIO1CDN(SDIO1_CDN),
        .EMIOSDIO1CLK(SDIO1_CLK),
        .EMIOSDIO1CLKFB(SDIO1_CLK_FB),
        .EMIOSDIO1CMDI(SDIO1_CMD_I),
        .EMIOSDIO1CMDO(SDIO1_CMD_O),
        .EMIOSDIO1CMDTN(SDIO1_CMD_T_n),
        .EMIOSDIO1DATAI(SDIO1_DATA_I),
        .EMIOSDIO1DATAO(SDIO1_DATA_O),
        .EMIOSDIO1DATATN(SDIO1_DATA_T_n),
        .EMIOSDIO1LED(SDIO1_LED),
        .EMIOSDIO1WP(SDIO1_WP),
        .EMIOSPI0MI(SPI0_MISO_I),
        .EMIOSPI0MO(SPI0_MOSI_O),
        .EMIOSPI0MOTN(SPI0_MOSI_T_n),
        .EMIOSPI0SCLKI(SPI0_SCLK_I),
        .EMIOSPI0SCLKO(SPI0_SCLK_O),
        .EMIOSPI0SCLKTN(SPI0_SCLK_T_n),
        .EMIOSPI0SI(SPI0_MOSI_I),
        .EMIOSPI0SO(SPI0_MISO_O),
        .EMIOSPI0SSIN(SPI0_SS_I),
        .EMIOSPI0SSNTN(SPI0_SS_T_n),
        .EMIOSPI0SSON({SPI0_SS2_O,SPI0_SS1_O,SPI0_SS_O}),
        .EMIOSPI0STN(SPI0_MISO_T_n),
        .EMIOSPI1MI(SPI1_MISO_I),
        .EMIOSPI1MO(SPI1_MOSI_O),
        .EMIOSPI1MOTN(SPI1_MOSI_T_n),
        .EMIOSPI1SCLKI(SPI1_SCLK_I),
        .EMIOSPI1SCLKO(SPI1_SCLK_O),
        .EMIOSPI1SCLKTN(SPI1_SCLK_T_n),
        .EMIOSPI1SI(SPI1_MOSI_I),
        .EMIOSPI1SO(SPI1_MISO_O),
        .EMIOSPI1SSIN(SPI1_SS_I),
        .EMIOSPI1SSNTN(SPI1_SS_T_n),
        .EMIOSPI1SSON({SPI1_SS2_O,SPI1_SS1_O,SPI1_SS_O}),
        .EMIOSPI1STN(SPI1_MISO_T_n),
        .EMIOSRAMINTIN(SRAM_INTIN),
        .EMIOTRACECLK(TRACE_CLK),
        .EMIOTRACECTL(NLW_PS7_i_EMIOTRACECTL_UNCONNECTED),
        .EMIOTRACEDATA(NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED[31:0]),
        .EMIOTTC0CLKI({TTC0_CLK2_IN,TTC0_CLK1_IN,TTC0_CLK0_IN}),
        .EMIOTTC0WAVEO({TTC0_WAVE2_OUT,TTC0_WAVE1_OUT,TTC0_WAVE0_OUT}),
        .EMIOTTC1CLKI({TTC1_CLK2_IN,TTC1_CLK1_IN,TTC1_CLK0_IN}),
        .EMIOTTC1WAVEO({TTC1_WAVE2_OUT,TTC1_WAVE1_OUT,TTC1_WAVE0_OUT}),
        .EMIOUART0CTSN(UART0_CTSN),
        .EMIOUART0DCDN(UART0_DCDN),
        .EMIOUART0DSRN(UART0_DSRN),
        .EMIOUART0DTRN(UART0_DTRN),
        .EMIOUART0RIN(UART0_RIN),
        .EMIOUART0RTSN(UART0_RTSN),
        .EMIOUART0RX(UART0_RX),
        .EMIOUART0TX(UART0_TX),
        .EMIOUART1CTSN(UART1_CTSN),
        .EMIOUART1DCDN(UART1_DCDN),
        .EMIOUART1DSRN(UART1_DSRN),
        .EMIOUART1DTRN(UART1_DTRN),
        .EMIOUART1RIN(UART1_RIN),
        .EMIOUART1RTSN(UART1_RTSN),
        .EMIOUART1RX(UART1_RX),
        .EMIOUART1TX(UART1_TX),
        .EMIOUSB0PORTINDCTL(USB0_PORT_INDCTL),
        .EMIOUSB0VBUSPWRFAULT(USB0_VBUS_PWRFAULT),
        .EMIOUSB0VBUSPWRSELECT(USB0_VBUS_PWRSELECT),
        .EMIOUSB1PORTINDCTL(USB1_PORT_INDCTL),
        .EMIOUSB1VBUSPWRFAULT(USB1_VBUS_PWRFAULT),
        .EMIOUSB1VBUSPWRSELECT(USB1_VBUS_PWRSELECT),
        .EMIOWDTCLKI(WDT_CLK_IN),
        .EMIOWDTRSTO(WDT_RST_OUT),
        .EVENTEVENTI(EVENT_EVENTI),
        .EVENTEVENTO(EVENT_EVENTO),
        .EVENTSTANDBYWFE(EVENT_STANDBYWFE),
        .EVENTSTANDBYWFI(EVENT_STANDBYWFI),
        .FCLKCLK({FCLK_CLK3,FCLK_CLK2,FCLK_CLK1,FCLK_CLK_unbuffered}),
        .FCLKCLKTRIGN({1'b0,1'b0,1'b0,1'b0}),
        .FCLKRESETN({FCLK_RESET3_N,FCLK_RESET2_N,FCLK_RESET1_N,FCLK_RESET0_N}),
        .FPGAIDLEN(FPGA_IDLE_N),
        .FTMDTRACEINATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINCLOCK(FTMD_TRACEIN_CLK),
        .FTMDTRACEINDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINVALID(1'b0),
        .FTMTF2PDEBUG(FTMT_F2P_DEBUG),
        .FTMTF2PTRIG({FTMT_F2P_TRIG_3,FTMT_F2P_TRIG_2,FTMT_F2P_TRIG_1,FTMT_F2P_TRIG_0}),
        .FTMTF2PTRIGACK({FTMT_F2P_TRIGACK_3,FTMT_F2P_TRIGACK_2,FTMT_F2P_TRIGACK_1,FTMT_F2P_TRIGACK_0}),
        .FTMTP2FDEBUG(FTMT_P2F_DEBUG),
        .FTMTP2FTRIG({FTMT_P2F_TRIG_3,FTMT_P2F_TRIG_2,FTMT_P2F_TRIG_1,FTMT_P2F_TRIG_0}),
        .FTMTP2FTRIGACK({FTMT_P2F_TRIGACK_3,FTMT_P2F_TRIGACK_2,FTMT_P2F_TRIGACK_1,FTMT_P2F_TRIGACK_0}),
        .IRQF2P({Core1_nFIQ,Core0_nFIQ,Core1_nIRQ,Core0_nIRQ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,IRQ_F2P}),
        .IRQP2F({IRQ_P2F_DMAC_ABORT,IRQ_P2F_DMAC7,IRQ_P2F_DMAC6,IRQ_P2F_DMAC5,IRQ_P2F_DMAC4,IRQ_P2F_DMAC3,IRQ_P2F_DMAC2,IRQ_P2F_DMAC1,IRQ_P2F_DMAC0,IRQ_P2F_SMC,IRQ_P2F_QSPI,IRQ_P2F_CTI,IRQ_P2F_GPIO,IRQ_P2F_USB0,IRQ_P2F_ENET0,IRQ_P2F_ENET_WAKE0,IRQ_P2F_SDIO0,IRQ_P2F_I2C0,IRQ_P2F_SPI0,IRQ_P2F_UART0,IRQ_P2F_CAN0,IRQ_P2F_USB1,IRQ_P2F_ENET1,IRQ_P2F_ENET_WAKE1,IRQ_P2F_SDIO1,IRQ_P2F_I2C1,IRQ_P2F_SPI1,IRQ_P2F_UART1,IRQ_P2F_CAN1}),
        .MAXIGP0ACLK(M_AXI_GP0_ACLK),
        .MAXIGP0ARADDR(M_AXI_GP0_ARADDR),
        .MAXIGP0ARBURST(M_AXI_GP0_ARBURST),
        .MAXIGP0ARCACHE(M_AXI_GP0_ARCACHE),
        .MAXIGP0ARESETN(M_AXI_GP0_ARESETN),
        .MAXIGP0ARID(M_AXI_GP0_ARID),
        .MAXIGP0ARLEN(M_AXI_GP0_ARLEN),
        .MAXIGP0ARLOCK(M_AXI_GP0_ARLOCK),
        .MAXIGP0ARPROT(M_AXI_GP0_ARPROT),
        .MAXIGP0ARQOS(M_AXI_GP0_ARQOS),
        .MAXIGP0ARREADY(M_AXI_GP0_ARREADY),
        .MAXIGP0ARSIZE(\^M_AXI_GP0_ARSIZE ),
        .MAXIGP0ARVALID(M_AXI_GP0_ARVALID),
        .MAXIGP0AWADDR(M_AXI_GP0_AWADDR),
        .MAXIGP0AWBURST(M_AXI_GP0_AWBURST),
        .MAXIGP0AWCACHE(M_AXI_GP0_AWCACHE),
        .MAXIGP0AWID(M_AXI_GP0_AWID),
        .MAXIGP0AWLEN(M_AXI_GP0_AWLEN),
        .MAXIGP0AWLOCK(M_AXI_GP0_AWLOCK),
        .MAXIGP0AWPROT(M_AXI_GP0_AWPROT),
        .MAXIGP0AWQOS(M_AXI_GP0_AWQOS),
        .MAXIGP0AWREADY(M_AXI_GP0_AWREADY),
        .MAXIGP0AWSIZE(\^M_AXI_GP0_AWSIZE ),
        .MAXIGP0AWVALID(M_AXI_GP0_AWVALID),
        .MAXIGP0BID(M_AXI_GP0_BID),
        .MAXIGP0BREADY(M_AXI_GP0_BREADY),
        .MAXIGP0BRESP(M_AXI_GP0_BRESP),
        .MAXIGP0BVALID(M_AXI_GP0_BVALID),
        .MAXIGP0RDATA(M_AXI_GP0_RDATA),
        .MAXIGP0RID(M_AXI_GP0_RID),
        .MAXIGP0RLAST(M_AXI_GP0_RLAST),
        .MAXIGP0RREADY(M_AXI_GP0_RREADY),
        .MAXIGP0RRESP(M_AXI_GP0_RRESP),
        .MAXIGP0RVALID(M_AXI_GP0_RVALID),
        .MAXIGP0WDATA(M_AXI_GP0_WDATA),
        .MAXIGP0WID(M_AXI_GP0_WID),
        .MAXIGP0WLAST(M_AXI_GP0_WLAST),
        .MAXIGP0WREADY(M_AXI_GP0_WREADY),
        .MAXIGP0WSTRB(M_AXI_GP0_WSTRB),
        .MAXIGP0WVALID(M_AXI_GP0_WVALID),
        .MAXIGP1ACLK(M_AXI_GP1_ACLK),
        .MAXIGP1ARADDR(M_AXI_GP1_ARADDR),
        .MAXIGP1ARBURST(M_AXI_GP1_ARBURST),
        .MAXIGP1ARCACHE(M_AXI_GP1_ARCACHE),
        .MAXIGP1ARESETN(M_AXI_GP1_ARESETN),
        .MAXIGP1ARID(M_AXI_GP1_ARID),
        .MAXIGP1ARLEN(M_AXI_GP1_ARLEN),
        .MAXIGP1ARLOCK(M_AXI_GP1_ARLOCK),
        .MAXIGP1ARPROT(M_AXI_GP1_ARPROT),
        .MAXIGP1ARQOS(M_AXI_GP1_ARQOS),
        .MAXIGP1ARREADY(M_AXI_GP1_ARREADY),
        .MAXIGP1ARSIZE(\^M_AXI_GP1_ARSIZE ),
        .MAXIGP1ARVALID(M_AXI_GP1_ARVALID),
        .MAXIGP1AWADDR(M_AXI_GP1_AWADDR),
        .MAXIGP1AWBURST(M_AXI_GP1_AWBURST),
        .MAXIGP1AWCACHE(M_AXI_GP1_AWCACHE),
        .MAXIGP1AWID(M_AXI_GP1_AWID),
        .MAXIGP1AWLEN(M_AXI_GP1_AWLEN),
        .MAXIGP1AWLOCK(M_AXI_GP1_AWLOCK),
        .MAXIGP1AWPROT(M_AXI_GP1_AWPROT),
        .MAXIGP1AWQOS(M_AXI_GP1_AWQOS),
        .MAXIGP1AWREADY(M_AXI_GP1_AWREADY),
        .MAXIGP1AWSIZE(\^M_AXI_GP1_AWSIZE ),
        .MAXIGP1AWVALID(M_AXI_GP1_AWVALID),
        .MAXIGP1BID(M_AXI_GP1_BID),
        .MAXIGP1BREADY(M_AXI_GP1_BREADY),
        .MAXIGP1BRESP(M_AXI_GP1_BRESP),
        .MAXIGP1BVALID(M_AXI_GP1_BVALID),
        .MAXIGP1RDATA(M_AXI_GP1_RDATA),
        .MAXIGP1RID(M_AXI_GP1_RID),
        .MAXIGP1RLAST(M_AXI_GP1_RLAST),
        .MAXIGP1RREADY(M_AXI_GP1_RREADY),
        .MAXIGP1RRESP(M_AXI_GP1_RRESP),
        .MAXIGP1RVALID(M_AXI_GP1_RVALID),
        .MAXIGP1WDATA(M_AXI_GP1_WDATA),
        .MAXIGP1WID(M_AXI_GP1_WID),
        .MAXIGP1WLAST(M_AXI_GP1_WLAST),
        .MAXIGP1WREADY(M_AXI_GP1_WREADY),
        .MAXIGP1WSTRB(M_AXI_GP1_WSTRB),
        .MAXIGP1WVALID(M_AXI_GP1_WVALID),
        .MIO(buffered_MIO),
        .PSCLK(buffered_PS_CLK),
        .PSPORB(buffered_PS_PORB),
        .PSSRSTB(buffered_PS_SRSTB),
        .SAXIACPACLK(S_AXI_ACP_ACLK),
        .SAXIACPARADDR(S_AXI_ACP_ARADDR),
        .SAXIACPARBURST(S_AXI_ACP_ARBURST),
        .SAXIACPARCACHE(S_AXI_ACP_ARCACHE),
        .SAXIACPARESETN(S_AXI_ACP_ARESETN),
        .SAXIACPARID(S_AXI_ACP_ARID),
        .SAXIACPARLEN(S_AXI_ACP_ARLEN),
        .SAXIACPARLOCK(S_AXI_ACP_ARLOCK),
        .SAXIACPARPROT(S_AXI_ACP_ARPROT),
        .SAXIACPARQOS(S_AXI_ACP_ARQOS),
        .SAXIACPARREADY(S_AXI_ACP_ARREADY),
        .SAXIACPARSIZE(S_AXI_ACP_ARSIZE[1:0]),
        .SAXIACPARUSER(S_AXI_ACP_ARUSER),
        .SAXIACPARVALID(S_AXI_ACP_ARVALID),
        .SAXIACPAWADDR(S_AXI_ACP_AWADDR),
        .SAXIACPAWBURST(S_AXI_ACP_AWBURST),
        .SAXIACPAWCACHE(S_AXI_ACP_AWCACHE),
        .SAXIACPAWID(S_AXI_ACP_AWID),
        .SAXIACPAWLEN(S_AXI_ACP_AWLEN),
        .SAXIACPAWLOCK(S_AXI_ACP_AWLOCK),
        .SAXIACPAWPROT(S_AXI_ACP_AWPROT),
        .SAXIACPAWQOS(S_AXI_ACP_AWQOS),
        .SAXIACPAWREADY(S_AXI_ACP_AWREADY),
        .SAXIACPAWSIZE(S_AXI_ACP_AWSIZE[1:0]),
        .SAXIACPAWUSER(S_AXI_ACP_AWUSER),
        .SAXIACPAWVALID(S_AXI_ACP_AWVALID),
        .SAXIACPBID(S_AXI_ACP_BID),
        .SAXIACPBREADY(S_AXI_ACP_BREADY),
        .SAXIACPBRESP(S_AXI_ACP_BRESP),
        .SAXIACPBVALID(S_AXI_ACP_BVALID),
        .SAXIACPRDATA(S_AXI_ACP_RDATA),
        .SAXIACPRID(S_AXI_ACP_RID),
        .SAXIACPRLAST(S_AXI_ACP_RLAST),
        .SAXIACPRREADY(S_AXI_ACP_RREADY),
        .SAXIACPRRESP(S_AXI_ACP_RRESP),
        .SAXIACPRVALID(S_AXI_ACP_RVALID),
        .SAXIACPWDATA(S_AXI_ACP_WDATA),
        .SAXIACPWID(S_AXI_ACP_WID),
        .SAXIACPWLAST(S_AXI_ACP_WLAST),
        .SAXIACPWREADY(S_AXI_ACP_WREADY),
        .SAXIACPWSTRB(S_AXI_ACP_WSTRB),
        .SAXIACPWVALID(S_AXI_ACP_WVALID),
        .SAXIGP0ACLK(S_AXI_GP0_ACLK),
        .SAXIGP0ARADDR(S_AXI_GP0_ARADDR),
        .SAXIGP0ARBURST(S_AXI_GP0_ARBURST),
        .SAXIGP0ARCACHE(S_AXI_GP0_ARCACHE),
        .SAXIGP0ARESETN(S_AXI_GP0_ARESETN),
        .SAXIGP0ARID(S_AXI_GP0_ARID),
        .SAXIGP0ARLEN(S_AXI_GP0_ARLEN),
        .SAXIGP0ARLOCK(S_AXI_GP0_ARLOCK),
        .SAXIGP0ARPROT(S_AXI_GP0_ARPROT),
        .SAXIGP0ARQOS(S_AXI_GP0_ARQOS),
        .SAXIGP0ARREADY(S_AXI_GP0_ARREADY),
        .SAXIGP0ARSIZE(S_AXI_GP0_ARSIZE[1:0]),
        .SAXIGP0ARVALID(S_AXI_GP0_ARVALID),
        .SAXIGP0AWADDR(S_AXI_GP0_AWADDR),
        .SAXIGP0AWBURST(S_AXI_GP0_AWBURST),
        .SAXIGP0AWCACHE(S_AXI_GP0_AWCACHE),
        .SAXIGP0AWID(S_AXI_GP0_AWID),
        .SAXIGP0AWLEN(S_AXI_GP0_AWLEN),
        .SAXIGP0AWLOCK(S_AXI_GP0_AWLOCK),
        .SAXIGP0AWPROT(S_AXI_GP0_AWPROT),
        .SAXIGP0AWQOS(S_AXI_GP0_AWQOS),
        .SAXIGP0AWREADY(S_AXI_GP0_AWREADY),
        .SAXIGP0AWSIZE(S_AXI_GP0_AWSIZE[1:0]),
        .SAXIGP0AWVALID(S_AXI_GP0_AWVALID),
        .SAXIGP0BID(S_AXI_GP0_BID),
        .SAXIGP0BREADY(S_AXI_GP0_BREADY),
        .SAXIGP0BRESP(S_AXI_GP0_BRESP),
        .SAXIGP0BVALID(S_AXI_GP0_BVALID),
        .SAXIGP0RDATA(S_AXI_GP0_RDATA),
        .SAXIGP0RID(S_AXI_GP0_RID),
        .SAXIGP0RLAST(S_AXI_GP0_RLAST),
        .SAXIGP0RREADY(S_AXI_GP0_RREADY),
        .SAXIGP0RRESP(S_AXI_GP0_RRESP),
        .SAXIGP0RVALID(S_AXI_GP0_RVALID),
        .SAXIGP0WDATA(S_AXI_GP0_WDATA),
        .SAXIGP0WID(S_AXI_GP0_WID),
        .SAXIGP0WLAST(S_AXI_GP0_WLAST),
        .SAXIGP0WREADY(S_AXI_GP0_WREADY),
        .SAXIGP0WSTRB(S_AXI_GP0_WSTRB),
        .SAXIGP0WVALID(S_AXI_GP0_WVALID),
        .SAXIGP1ACLK(S_AXI_GP1_ACLK),
        .SAXIGP1ARADDR(S_AXI_GP1_ARADDR),
        .SAXIGP1ARBURST(S_AXI_GP1_ARBURST),
        .SAXIGP1ARCACHE(S_AXI_GP1_ARCACHE),
        .SAXIGP1ARESETN(S_AXI_GP1_ARESETN),
        .SAXIGP1ARID(S_AXI_GP1_ARID),
        .SAXIGP1ARLEN(S_AXI_GP1_ARLEN),
        .SAXIGP1ARLOCK(S_AXI_GP1_ARLOCK),
        .SAXIGP1ARPROT(S_AXI_GP1_ARPROT),
        .SAXIGP1ARQOS(S_AXI_GP1_ARQOS),
        .SAXIGP1ARREADY(S_AXI_GP1_ARREADY),
        .SAXIGP1ARSIZE(S_AXI_GP1_ARSIZE[1:0]),
        .SAXIGP1ARVALID(S_AXI_GP1_ARVALID),
        .SAXIGP1AWADDR(S_AXI_GP1_AWADDR),
        .SAXIGP1AWBURST(S_AXI_GP1_AWBURST),
        .SAXIGP1AWCACHE(S_AXI_GP1_AWCACHE),
        .SAXIGP1AWID(S_AXI_GP1_AWID),
        .SAXIGP1AWLEN(S_AXI_GP1_AWLEN),
        .SAXIGP1AWLOCK(S_AXI_GP1_AWLOCK),
        .SAXIGP1AWPROT(S_AXI_GP1_AWPROT),
        .SAXIGP1AWQOS(S_AXI_GP1_AWQOS),
        .SAXIGP1AWREADY(S_AXI_GP1_AWREADY),
        .SAXIGP1AWSIZE(S_AXI_GP1_AWSIZE[1:0]),
        .SAXIGP1AWVALID(S_AXI_GP1_AWVALID),
        .SAXIGP1BID(S_AXI_GP1_BID),
        .SAXIGP1BREADY(S_AXI_GP1_BREADY),
        .SAXIGP1BRESP(S_AXI_GP1_BRESP),
        .SAXIGP1BVALID(S_AXI_GP1_BVALID),
        .SAXIGP1RDATA(S_AXI_GP1_RDATA),
        .SAXIGP1RID(S_AXI_GP1_RID),
        .SAXIGP1RLAST(S_AXI_GP1_RLAST),
        .SAXIGP1RREADY(S_AXI_GP1_RREADY),
        .SAXIGP1RRESP(S_AXI_GP1_RRESP),
        .SAXIGP1RVALID(S_AXI_GP1_RVALID),
        .SAXIGP1WDATA(S_AXI_GP1_WDATA),
        .SAXIGP1WID(S_AXI_GP1_WID),
        .SAXIGP1WLAST(S_AXI_GP1_WLAST),
        .SAXIGP1WREADY(S_AXI_GP1_WREADY),
        .SAXIGP1WSTRB(S_AXI_GP1_WSTRB),
        .SAXIGP1WVALID(S_AXI_GP1_WVALID),
        .SAXIHP0ACLK(S_AXI_HP0_ACLK),
        .SAXIHP0ARADDR(S_AXI_HP0_ARADDR),
        .SAXIHP0ARBURST(S_AXI_HP0_ARBURST),
        .SAXIHP0ARCACHE(S_AXI_HP0_ARCACHE),
        .SAXIHP0ARESETN(S_AXI_HP0_ARESETN),
        .SAXIHP0ARID(S_AXI_HP0_ARID),
        .SAXIHP0ARLEN(S_AXI_HP0_ARLEN),
        .SAXIHP0ARLOCK(S_AXI_HP0_ARLOCK),
        .SAXIHP0ARPROT(S_AXI_HP0_ARPROT),
        .SAXIHP0ARQOS(S_AXI_HP0_ARQOS),
        .SAXIHP0ARREADY(S_AXI_HP0_ARREADY),
        .SAXIHP0ARSIZE(S_AXI_HP0_ARSIZE[1:0]),
        .SAXIHP0ARVALID(S_AXI_HP0_ARVALID),
        .SAXIHP0AWADDR(S_AXI_HP0_AWADDR),
        .SAXIHP0AWBURST(S_AXI_HP0_AWBURST),
        .SAXIHP0AWCACHE(S_AXI_HP0_AWCACHE),
        .SAXIHP0AWID(S_AXI_HP0_AWID),
        .SAXIHP0AWLEN(S_AXI_HP0_AWLEN),
        .SAXIHP0AWLOCK(S_AXI_HP0_AWLOCK),
        .SAXIHP0AWPROT(S_AXI_HP0_AWPROT),
        .SAXIHP0AWQOS(S_AXI_HP0_AWQOS),
        .SAXIHP0AWREADY(S_AXI_HP0_AWREADY),
        .SAXIHP0AWSIZE(S_AXI_HP0_AWSIZE[1:0]),
        .SAXIHP0AWVALID(S_AXI_HP0_AWVALID),
        .SAXIHP0BID(S_AXI_HP0_BID),
        .SAXIHP0BREADY(S_AXI_HP0_BREADY),
        .SAXIHP0BRESP(S_AXI_HP0_BRESP),
        .SAXIHP0BVALID(S_AXI_HP0_BVALID),
        .SAXIHP0RACOUNT(S_AXI_HP0_RACOUNT),
        .SAXIHP0RCOUNT(S_AXI_HP0_RCOUNT),
        .SAXIHP0RDATA(S_AXI_HP0_RDATA),
        .SAXIHP0RDISSUECAP1EN(S_AXI_HP0_RDISSUECAP1_EN),
        .SAXIHP0RID(S_AXI_HP0_RID),
        .SAXIHP0RLAST(S_AXI_HP0_RLAST),
        .SAXIHP0RREADY(S_AXI_HP0_RREADY),
        .SAXIHP0RRESP(S_AXI_HP0_RRESP),
        .SAXIHP0RVALID(S_AXI_HP0_RVALID),
        .SAXIHP0WACOUNT(S_AXI_HP0_WACOUNT),
        .SAXIHP0WCOUNT(S_AXI_HP0_WCOUNT),
        .SAXIHP0WDATA(S_AXI_HP0_WDATA),
        .SAXIHP0WID(S_AXI_HP0_WID),
        .SAXIHP0WLAST(S_AXI_HP0_WLAST),
        .SAXIHP0WREADY(S_AXI_HP0_WREADY),
        .SAXIHP0WRISSUECAP1EN(S_AXI_HP0_WRISSUECAP1_EN),
        .SAXIHP0WSTRB(S_AXI_HP0_WSTRB),
        .SAXIHP0WVALID(S_AXI_HP0_WVALID),
        .SAXIHP1ACLK(S_AXI_HP1_ACLK),
        .SAXIHP1ARADDR(S_AXI_HP1_ARADDR),
        .SAXIHP1ARBURST(S_AXI_HP1_ARBURST),
        .SAXIHP1ARCACHE(S_AXI_HP1_ARCACHE),
        .SAXIHP1ARESETN(S_AXI_HP1_ARESETN),
        .SAXIHP1ARID(S_AXI_HP1_ARID),
        .SAXIHP1ARLEN(S_AXI_HP1_ARLEN),
        .SAXIHP1ARLOCK(S_AXI_HP1_ARLOCK),
        .SAXIHP1ARPROT(S_AXI_HP1_ARPROT),
        .SAXIHP1ARQOS(S_AXI_HP1_ARQOS),
        .SAXIHP1ARREADY(S_AXI_HP1_ARREADY),
        .SAXIHP1ARSIZE(S_AXI_HP1_ARSIZE[1:0]),
        .SAXIHP1ARVALID(S_AXI_HP1_ARVALID),
        .SAXIHP1AWADDR(S_AXI_HP1_AWADDR),
        .SAXIHP1AWBURST(S_AXI_HP1_AWBURST),
        .SAXIHP1AWCACHE(S_AXI_HP1_AWCACHE),
        .SAXIHP1AWID(S_AXI_HP1_AWID),
        .SAXIHP1AWLEN(S_AXI_HP1_AWLEN),
        .SAXIHP1AWLOCK(S_AXI_HP1_AWLOCK),
        .SAXIHP1AWPROT(S_AXI_HP1_AWPROT),
        .SAXIHP1AWQOS(S_AXI_HP1_AWQOS),
        .SAXIHP1AWREADY(S_AXI_HP1_AWREADY),
        .SAXIHP1AWSIZE(S_AXI_HP1_AWSIZE[1:0]),
        .SAXIHP1AWVALID(S_AXI_HP1_AWVALID),
        .SAXIHP1BID(S_AXI_HP1_BID),
        .SAXIHP1BREADY(S_AXI_HP1_BREADY),
        .SAXIHP1BRESP(S_AXI_HP1_BRESP),
        .SAXIHP1BVALID(S_AXI_HP1_BVALID),
        .SAXIHP1RACOUNT(S_AXI_HP1_RACOUNT),
        .SAXIHP1RCOUNT(S_AXI_HP1_RCOUNT),
        .SAXIHP1RDATA(S_AXI_HP1_RDATA),
        .SAXIHP1RDISSUECAP1EN(S_AXI_HP1_RDISSUECAP1_EN),
        .SAXIHP1RID(S_AXI_HP1_RID),
        .SAXIHP1RLAST(S_AXI_HP1_RLAST),
        .SAXIHP1RREADY(S_AXI_HP1_RREADY),
        .SAXIHP1RRESP(S_AXI_HP1_RRESP),
        .SAXIHP1RVALID(S_AXI_HP1_RVALID),
        .SAXIHP1WACOUNT(S_AXI_HP1_WACOUNT),
        .SAXIHP1WCOUNT(S_AXI_HP1_WCOUNT),
        .SAXIHP1WDATA(S_AXI_HP1_WDATA),
        .SAXIHP1WID(S_AXI_HP1_WID),
        .SAXIHP1WLAST(S_AXI_HP1_WLAST),
        .SAXIHP1WREADY(S_AXI_HP1_WREADY),
        .SAXIHP1WRISSUECAP1EN(S_AXI_HP1_WRISSUECAP1_EN),
        .SAXIHP1WSTRB(S_AXI_HP1_WSTRB),
        .SAXIHP1WVALID(S_AXI_HP1_WVALID),
        .SAXIHP2ACLK(S_AXI_HP2_ACLK),
        .SAXIHP2ARADDR(S_AXI_HP2_ARADDR),
        .SAXIHP2ARBURST(S_AXI_HP2_ARBURST),
        .SAXIHP2ARCACHE(S_AXI_HP2_ARCACHE),
        .SAXIHP2ARESETN(S_AXI_HP2_ARESETN),
        .SAXIHP2ARID(S_AXI_HP2_ARID),
        .SAXIHP2ARLEN(S_AXI_HP2_ARLEN),
        .SAXIHP2ARLOCK(S_AXI_HP2_ARLOCK),
        .SAXIHP2ARPROT(S_AXI_HP2_ARPROT),
        .SAXIHP2ARQOS(S_AXI_HP2_ARQOS),
        .SAXIHP2ARREADY(S_AXI_HP2_ARREADY),
        .SAXIHP2ARSIZE(S_AXI_HP2_ARSIZE[1:0]),
        .SAXIHP2ARVALID(S_AXI_HP2_ARVALID),
        .SAXIHP2AWADDR(S_AXI_HP2_AWADDR),
        .SAXIHP2AWBURST(S_AXI_HP2_AWBURST),
        .SAXIHP2AWCACHE(S_AXI_HP2_AWCACHE),
        .SAXIHP2AWID(S_AXI_HP2_AWID),
        .SAXIHP2AWLEN(S_AXI_HP2_AWLEN),
        .SAXIHP2AWLOCK(S_AXI_HP2_AWLOCK),
        .SAXIHP2AWPROT(S_AXI_HP2_AWPROT),
        .SAXIHP2AWQOS(S_AXI_HP2_AWQOS),
        .SAXIHP2AWREADY(S_AXI_HP2_AWREADY),
        .SAXIHP2AWSIZE(S_AXI_HP2_AWSIZE[1:0]),
        .SAXIHP2AWVALID(S_AXI_HP2_AWVALID),
        .SAXIHP2BID(S_AXI_HP2_BID),
        .SAXIHP2BREADY(S_AXI_HP2_BREADY),
        .SAXIHP2BRESP(S_AXI_HP2_BRESP),
        .SAXIHP2BVALID(S_AXI_HP2_BVALID),
        .SAXIHP2RACOUNT(S_AXI_HP2_RACOUNT),
        .SAXIHP2RCOUNT(S_AXI_HP2_RCOUNT),
        .SAXIHP2RDATA(S_AXI_HP2_RDATA),
        .SAXIHP2RDISSUECAP1EN(S_AXI_HP2_RDISSUECAP1_EN),
        .SAXIHP2RID(S_AXI_HP2_RID),
        .SAXIHP2RLAST(S_AXI_HP2_RLAST),
        .SAXIHP2RREADY(S_AXI_HP2_RREADY),
        .SAXIHP2RRESP(S_AXI_HP2_RRESP),
        .SAXIHP2RVALID(S_AXI_HP2_RVALID),
        .SAXIHP2WACOUNT(S_AXI_HP2_WACOUNT),
        .SAXIHP2WCOUNT(S_AXI_HP2_WCOUNT),
        .SAXIHP2WDATA(S_AXI_HP2_WDATA),
        .SAXIHP2WID(S_AXI_HP2_WID),
        .SAXIHP2WLAST(S_AXI_HP2_WLAST),
        .SAXIHP2WREADY(S_AXI_HP2_WREADY),
        .SAXIHP2WRISSUECAP1EN(S_AXI_HP2_WRISSUECAP1_EN),
        .SAXIHP2WSTRB(S_AXI_HP2_WSTRB),
        .SAXIHP2WVALID(S_AXI_HP2_WVALID),
        .SAXIHP3ACLK(S_AXI_HP3_ACLK),
        .SAXIHP3ARADDR(S_AXI_HP3_ARADDR),
        .SAXIHP3ARBURST(S_AXI_HP3_ARBURST),
        .SAXIHP3ARCACHE(S_AXI_HP3_ARCACHE),
        .SAXIHP3ARESETN(S_AXI_HP3_ARESETN),
        .SAXIHP3ARID(S_AXI_HP3_ARID),
        .SAXIHP3ARLEN(S_AXI_HP3_ARLEN),
        .SAXIHP3ARLOCK(S_AXI_HP3_ARLOCK),
        .SAXIHP3ARPROT(S_AXI_HP3_ARPROT),
        .SAXIHP3ARQOS(S_AXI_HP3_ARQOS),
        .SAXIHP3ARREADY(S_AXI_HP3_ARREADY),
        .SAXIHP3ARSIZE(S_AXI_HP3_ARSIZE[1:0]),
        .SAXIHP3ARVALID(S_AXI_HP3_ARVALID),
        .SAXIHP3AWADDR(S_AXI_HP3_AWADDR),
        .SAXIHP3AWBURST(S_AXI_HP3_AWBURST),
        .SAXIHP3AWCACHE(S_AXI_HP3_AWCACHE),
        .SAXIHP3AWID(S_AXI_HP3_AWID),
        .SAXIHP3AWLEN(S_AXI_HP3_AWLEN),
        .SAXIHP3AWLOCK(S_AXI_HP3_AWLOCK),
        .SAXIHP3AWPROT(S_AXI_HP3_AWPROT),
        .SAXIHP3AWQOS(S_AXI_HP3_AWQOS),
        .SAXIHP3AWREADY(S_AXI_HP3_AWREADY),
        .SAXIHP3AWSIZE(S_AXI_HP3_AWSIZE[1:0]),
        .SAXIHP3AWVALID(S_AXI_HP3_AWVALID),
        .SAXIHP3BID(S_AXI_HP3_BID),
        .SAXIHP3BREADY(S_AXI_HP3_BREADY),
        .SAXIHP3BRESP(S_AXI_HP3_BRESP),
        .SAXIHP3BVALID(S_AXI_HP3_BVALID),
        .SAXIHP3RACOUNT(S_AXI_HP3_RACOUNT),
        .SAXIHP3RCOUNT(S_AXI_HP3_RCOUNT),
        .SAXIHP3RDATA(S_AXI_HP3_RDATA),
        .SAXIHP3RDISSUECAP1EN(S_AXI_HP3_RDISSUECAP1_EN),
        .SAXIHP3RID(S_AXI_HP3_RID),
        .SAXIHP3RLAST(S_AXI_HP3_RLAST),
        .SAXIHP3RREADY(S_AXI_HP3_RREADY),
        .SAXIHP3RRESP(S_AXI_HP3_RRESP),
        .SAXIHP3RVALID(S_AXI_HP3_RVALID),
        .SAXIHP3WACOUNT(S_AXI_HP3_WACOUNT),
        .SAXIHP3WCOUNT(S_AXI_HP3_WCOUNT),
        .SAXIHP3WDATA(S_AXI_HP3_WDATA),
        .SAXIHP3WID(S_AXI_HP3_WID),
        .SAXIHP3WLAST(S_AXI_HP3_WLAST),
        .SAXIHP3WREADY(S_AXI_HP3_WREADY),
        .SAXIHP3WRISSUECAP1EN(S_AXI_HP3_WRISSUECAP1_EN),
        .SAXIHP3WSTRB(S_AXI_HP3_WSTRB),
        .SAXIHP3WVALID(S_AXI_HP3_WVALID));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_CLK_BIBUF
       (.IO(buffered_PS_CLK),
        .PAD(PS_CLK));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_PORB_BIBUF
       (.IO(buffered_PS_PORB),
        .PAD(PS_PORB));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_SRSTB_BIBUF
       (.IO(buffered_PS_SRSTB),
        .PAD(PS_SRSTB));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO0_CMD_T_INST_0
       (.I0(SDIO0_CMD_T_n),
        .O(SDIO0_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[0]_INST_0 
       (.I0(SDIO0_DATA_T_n[0]),
        .O(SDIO0_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[1]_INST_0 
       (.I0(SDIO0_DATA_T_n[1]),
        .O(SDIO0_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[2]_INST_0 
       (.I0(SDIO0_DATA_T_n[2]),
        .O(SDIO0_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[3]_INST_0 
       (.I0(SDIO0_DATA_T_n[3]),
        .O(SDIO0_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO1_CMD_T_INST_0
       (.I0(SDIO1_CMD_T_n),
        .O(SDIO1_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[0]_INST_0 
       (.I0(SDIO1_DATA_T_n[0]),
        .O(SDIO1_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[1]_INST_0 
       (.I0(SDIO1_DATA_T_n[1]),
        .O(SDIO1_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[2]_INST_0 
       (.I0(SDIO1_DATA_T_n[2]),
        .O(SDIO1_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[3]_INST_0 
       (.I0(SDIO1_DATA_T_n[3]),
        .O(SDIO1_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MISO_T_INST_0
       (.I0(SPI0_MISO_T_n),
        .O(SPI0_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MOSI_T_INST_0
       (.I0(SPI0_MOSI_T_n),
        .O(SPI0_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SCLK_T_INST_0
       (.I0(SPI0_SCLK_T_n),
        .O(SPI0_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SS_T_INST_0
       (.I0(SPI0_SS_T_n),
        .O(SPI0_SS_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MISO_T_INST_0
       (.I0(SPI1_MISO_T_n),
        .O(SPI1_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MOSI_T_INST_0
       (.I0(SPI1_MOSI_T_n),
        .O(SPI1_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SCLK_T_INST_0
       (.I0(SPI1_SCLK_T_n),
        .O(SPI1_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SS_T_INST_0
       (.I0(SPI1_SS_T_n),
        .O(SPI1_SS_T));
  (* box_type = "PRIMITIVE" *) 
  BUFG \buffer_fclk_clk_0.FCLK_CLK_0_BUFG 
       (.I(FCLK_CLK_unbuffered),
        .O(FCLK_CLK0));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[0].MIO_BIBUF 
       (.IO(buffered_MIO[0]),
        .PAD(MIO[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[10].MIO_BIBUF 
       (.IO(buffered_MIO[10]),
        .PAD(MIO[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[11].MIO_BIBUF 
       (.IO(buffered_MIO[11]),
        .PAD(MIO[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[12].MIO_BIBUF 
       (.IO(buffered_MIO[12]),
        .PAD(MIO[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[13].MIO_BIBUF 
       (.IO(buffered_MIO[13]),
        .PAD(MIO[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[14].MIO_BIBUF 
       (.IO(buffered_MIO[14]),
        .PAD(MIO[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[15].MIO_BIBUF 
       (.IO(buffered_MIO[15]),
        .PAD(MIO[15]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[16].MIO_BIBUF 
       (.IO(buffered_MIO[16]),
        .PAD(MIO[16]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[17].MIO_BIBUF 
       (.IO(buffered_MIO[17]),
        .PAD(MIO[17]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[18].MIO_BIBUF 
       (.IO(buffered_MIO[18]),
        .PAD(MIO[18]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[19].MIO_BIBUF 
       (.IO(buffered_MIO[19]),
        .PAD(MIO[19]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[1].MIO_BIBUF 
       (.IO(buffered_MIO[1]),
        .PAD(MIO[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[20].MIO_BIBUF 
       (.IO(buffered_MIO[20]),
        .PAD(MIO[20]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[21].MIO_BIBUF 
       (.IO(buffered_MIO[21]),
        .PAD(MIO[21]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[22].MIO_BIBUF 
       (.IO(buffered_MIO[22]),
        .PAD(MIO[22]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[23].MIO_BIBUF 
       (.IO(buffered_MIO[23]),
        .PAD(MIO[23]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[24].MIO_BIBUF 
       (.IO(buffered_MIO[24]),
        .PAD(MIO[24]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[25].MIO_BIBUF 
       (.IO(buffered_MIO[25]),
        .PAD(MIO[25]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[26].MIO_BIBUF 
       (.IO(buffered_MIO[26]),
        .PAD(MIO[26]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[27].MIO_BIBUF 
       (.IO(buffered_MIO[27]),
        .PAD(MIO[27]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[28].MIO_BIBUF 
       (.IO(buffered_MIO[28]),
        .PAD(MIO[28]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[29].MIO_BIBUF 
       (.IO(buffered_MIO[29]),
        .PAD(MIO[29]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[2].MIO_BIBUF 
       (.IO(buffered_MIO[2]),
        .PAD(MIO[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[30].MIO_BIBUF 
       (.IO(buffered_MIO[30]),
        .PAD(MIO[30]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[31].MIO_BIBUF 
       (.IO(buffered_MIO[31]),
        .PAD(MIO[31]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[32].MIO_BIBUF 
       (.IO(buffered_MIO[32]),
        .PAD(MIO[32]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[33].MIO_BIBUF 
       (.IO(buffered_MIO[33]),
        .PAD(MIO[33]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[34].MIO_BIBUF 
       (.IO(buffered_MIO[34]),
        .PAD(MIO[34]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[35].MIO_BIBUF 
       (.IO(buffered_MIO[35]),
        .PAD(MIO[35]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[36].MIO_BIBUF 
       (.IO(buffered_MIO[36]),
        .PAD(MIO[36]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[37].MIO_BIBUF 
       (.IO(buffered_MIO[37]),
        .PAD(MIO[37]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[38].MIO_BIBUF 
       (.IO(buffered_MIO[38]),
        .PAD(MIO[38]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[39].MIO_BIBUF 
       (.IO(buffered_MIO[39]),
        .PAD(MIO[39]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[3].MIO_BIBUF 
       (.IO(buffered_MIO[3]),
        .PAD(MIO[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[40].MIO_BIBUF 
       (.IO(buffered_MIO[40]),
        .PAD(MIO[40]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[41].MIO_BIBUF 
       (.IO(buffered_MIO[41]),
        .PAD(MIO[41]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[42].MIO_BIBUF 
       (.IO(buffered_MIO[42]),
        .PAD(MIO[42]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[43].MIO_BIBUF 
       (.IO(buffered_MIO[43]),
        .PAD(MIO[43]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[44].MIO_BIBUF 
       (.IO(buffered_MIO[44]),
        .PAD(MIO[44]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[45].MIO_BIBUF 
       (.IO(buffered_MIO[45]),
        .PAD(MIO[45]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[46].MIO_BIBUF 
       (.IO(buffered_MIO[46]),
        .PAD(MIO[46]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[47].MIO_BIBUF 
       (.IO(buffered_MIO[47]),
        .PAD(MIO[47]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[48].MIO_BIBUF 
       (.IO(buffered_MIO[48]),
        .PAD(MIO[48]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[49].MIO_BIBUF 
       (.IO(buffered_MIO[49]),
        .PAD(MIO[49]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[4].MIO_BIBUF 
       (.IO(buffered_MIO[4]),
        .PAD(MIO[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[50].MIO_BIBUF 
       (.IO(buffered_MIO[50]),
        .PAD(MIO[50]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[51].MIO_BIBUF 
       (.IO(buffered_MIO[51]),
        .PAD(MIO[51]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[52].MIO_BIBUF 
       (.IO(buffered_MIO[52]),
        .PAD(MIO[52]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[53].MIO_BIBUF 
       (.IO(buffered_MIO[53]),
        .PAD(MIO[53]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[5].MIO_BIBUF 
       (.IO(buffered_MIO[5]),
        .PAD(MIO[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[6].MIO_BIBUF 
       (.IO(buffered_MIO[6]),
        .PAD(MIO[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[7].MIO_BIBUF 
       (.IO(buffered_MIO[7]),
        .PAD(MIO[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[8].MIO_BIBUF 
       (.IO(buffered_MIO[8]),
        .PAD(MIO[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[9].MIO_BIBUF 
       (.IO(buffered_MIO[9]),
        .PAD(MIO[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[0].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[0]),
        .PAD(DDR_BankAddr[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[1].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[1]),
        .PAD(DDR_BankAddr[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[2].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[2]),
        .PAD(DDR_BankAddr[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[0].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[0]),
        .PAD(DDR_Addr[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[10].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[10]),
        .PAD(DDR_Addr[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[11].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[11]),
        .PAD(DDR_Addr[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[12].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[12]),
        .PAD(DDR_Addr[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[13].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[13]),
        .PAD(DDR_Addr[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[14].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[14]),
        .PAD(DDR_Addr[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[1].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[1]),
        .PAD(DDR_Addr[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[2].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[2]),
        .PAD(DDR_Addr[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[3].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[3]),
        .PAD(DDR_Addr[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[4].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[4]),
        .PAD(DDR_Addr[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[5].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[5]),
        .PAD(DDR_Addr[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[6].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[6]),
        .PAD(DDR_Addr[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[7].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[7]),
        .PAD(DDR_Addr[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[8].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[8]),
        .PAD(DDR_Addr[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[9].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[9]),
        .PAD(DDR_Addr[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[0].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[0]),
        .PAD(DDR_DM[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[1].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[1]),
        .PAD(DDR_DM[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[2].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[2]),
        .PAD(DDR_DM[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[3].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[3]),
        .PAD(DDR_DM[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[0].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[0]),
        .PAD(DDR_DQ[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[10].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[10]),
        .PAD(DDR_DQ[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[11].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[11]),
        .PAD(DDR_DQ[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[12].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[12]),
        .PAD(DDR_DQ[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[13].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[13]),
        .PAD(DDR_DQ[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[14].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[14]),
        .PAD(DDR_DQ[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[15].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[15]),
        .PAD(DDR_DQ[15]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[16].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[16]),
        .PAD(DDR_DQ[16]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[17].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[17]),
        .PAD(DDR_DQ[17]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[18].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[18]),
        .PAD(DDR_DQ[18]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[19].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[19]),
        .PAD(DDR_DQ[19]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[1].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[1]),
        .PAD(DDR_DQ[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[20].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[20]),
        .PAD(DDR_DQ[20]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[21].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[21]),
        .PAD(DDR_DQ[21]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[22].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[22]),
        .PAD(DDR_DQ[22]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[23].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[23]),
        .PAD(DDR_DQ[23]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[24].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[24]),
        .PAD(DDR_DQ[24]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[25].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[25]),
        .PAD(DDR_DQ[25]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[26].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[26]),
        .PAD(DDR_DQ[26]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[27].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[27]),
        .PAD(DDR_DQ[27]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[28].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[28]),
        .PAD(DDR_DQ[28]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[29].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[29]),
        .PAD(DDR_DQ[29]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[2].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[2]),
        .PAD(DDR_DQ[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[30].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[30]),
        .PAD(DDR_DQ[30]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[31].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[31]),
        .PAD(DDR_DQ[31]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[3].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[3]),
        .PAD(DDR_DQ[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[4].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[4]),
        .PAD(DDR_DQ[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[5].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[5]),
        .PAD(DDR_DQ[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[6].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[6]),
        .PAD(DDR_DQ[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[7].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[7]),
        .PAD(DDR_DQ[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[8].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[8]),
        .PAD(DDR_DQ[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[9].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[9]),
        .PAD(DDR_DQ[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[0].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[0]),
        .PAD(DDR_DQS_n[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[1].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[1]),
        .PAD(DDR_DQS_n[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[2].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[2]),
        .PAD(DDR_DQS_n[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[3].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[3]),
        .PAD(DDR_DQS_n[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[0].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[0]),
        .PAD(DDR_DQS[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[1].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[1]),
        .PAD(DDR_DQS[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[2].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[2]),
        .PAD(DDR_DQS[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[3].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[3]),
        .PAD(DDR_DQS[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[7] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[6] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[5] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[4] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[3] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[2] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[1] ));
endmodule

(* ORIG_REF_NAME = "rangefinder" *) 
module design_1_rangefinder
   (transmit,
    addra2,
    dina,
    wea,
    vga_waddr,
    addra1,
    CLK,
    coord1_data,
    coord2_data,
    button,
    Q,
    \data_enable_step_reg[7] ,
    xmult1__0,
    xneg,
    D,
    \data_enable_step_reg[5] ,
    reset);
  output transmit;
  output [7:0]addra2;
  output [0:0]dina;
  output wea;
  output [18:0]vga_waddr;
  output [6:0]addra1;
  input CLK;
  input [12:0]coord1_data;
  input [12:0]coord2_data;
  input button;
  input [13:0]Q;
  input \data_enable_step_reg[7] ;
  input xmult1__0;
  input xneg;
  input [6:0]D;
  input [6:0]\data_enable_step_reg[5] ;
  input reset;

  wire CLK;
  wire [6:0]D;
  wire \FSM_sequential_current_state[0]_i_1_n_0 ;
  wire \FSM_sequential_current_state[0]_i_2_n_0 ;
  wire \FSM_sequential_current_state[0]_i_3_n_0 ;
  wire \FSM_sequential_current_state[1]_i_1_n_0 ;
  wire \FSM_sequential_current_state[2]_i_1_n_0 ;
  wire [13:0]Q;
  wire [6:0]addra1;
  wire \addra1[7]_i_1_n_0 ;
  wire [7:0]addra2;
  wire button;
  wire [12:0]coord1_data;
  wire [12:0]coord2_data;
  (* RTL_KEEP = "yes" *) wire [2:0]current_state;
  wire [6:0]\data_enable_step_reg[5] ;
  wire \data_enable_step_reg[7] ;
  wire [13:0]decoded;
  wire [5:4]decoded0;
  wire \decoded[4]_i_1_n_0 ;
  wire \decoded[5]_i_1_n_0 ;
  wire [0:0]dina;
  wire \dina[7]_i_1_n_0 ;
  wire [23:0]product1;
  wire [23:0]product2;
  wire reset;
  wire [2:0]s2_counter;
  wire \s2_counter[0]_i_1_n_0 ;
  wire \s2_counter[1]_i_1_n_0 ;
  wire \s2_counter[2]_i_1_n_0 ;
  wire \s4_counter[0]_i_1_n_0 ;
  wire \s4_counter[1]_i_1_n_0 ;
  wire \s4_counter_reg_n_0_[0] ;
  wire \s4_counter_reg_n_0_[1] ;
  wire transmit;
  wire [18:0]vga_product;
  wire [18:0]vga_waddr;
  wire \vga_waddr[11]_i_4_n_0 ;
  wire \vga_waddr[11]_i_5_n_0 ;
  wire \vga_waddr[18]_i_1_n_0 ;
  wire \vga_waddr[3]_i_2_n_0 ;
  wire \vga_waddr[3]_i_3_n_0 ;
  wire \vga_waddr[3]_i_4_n_0 ;
  wire \vga_waddr[3]_i_5_n_0 ;
  wire \vga_waddr[7]_i_2_n_0 ;
  wire \vga_waddr[7]_i_3_n_0 ;
  wire \vga_waddr[7]_i_4_n_0 ;
  wire \vga_waddr[7]_i_5_n_0 ;
  wire \vga_waddr_reg[11]_i_1_n_0 ;
  wire \vga_waddr_reg[11]_i_1_n_1 ;
  wire \vga_waddr_reg[11]_i_1_n_2 ;
  wire \vga_waddr_reg[11]_i_1_n_3 ;
  wire \vga_waddr_reg[11]_i_1_n_4 ;
  wire \vga_waddr_reg[11]_i_1_n_5 ;
  wire \vga_waddr_reg[11]_i_1_n_6 ;
  wire \vga_waddr_reg[11]_i_1_n_7 ;
  wire \vga_waddr_reg[15]_i_1_n_0 ;
  wire \vga_waddr_reg[15]_i_1_n_1 ;
  wire \vga_waddr_reg[15]_i_1_n_2 ;
  wire \vga_waddr_reg[15]_i_1_n_3 ;
  wire \vga_waddr_reg[15]_i_1_n_4 ;
  wire \vga_waddr_reg[15]_i_1_n_5 ;
  wire \vga_waddr_reg[15]_i_1_n_6 ;
  wire \vga_waddr_reg[15]_i_1_n_7 ;
  wire \vga_waddr_reg[18]_i_2_n_2 ;
  wire \vga_waddr_reg[18]_i_2_n_3 ;
  wire \vga_waddr_reg[18]_i_2_n_5 ;
  wire \vga_waddr_reg[18]_i_2_n_6 ;
  wire \vga_waddr_reg[18]_i_2_n_7 ;
  wire \vga_waddr_reg[3]_i_1_n_0 ;
  wire \vga_waddr_reg[3]_i_1_n_1 ;
  wire \vga_waddr_reg[3]_i_1_n_2 ;
  wire \vga_waddr_reg[3]_i_1_n_3 ;
  wire \vga_waddr_reg[3]_i_1_n_4 ;
  wire \vga_waddr_reg[3]_i_1_n_5 ;
  wire \vga_waddr_reg[3]_i_1_n_6 ;
  wire \vga_waddr_reg[3]_i_1_n_7 ;
  wire \vga_waddr_reg[7]_i_1_n_0 ;
  wire \vga_waddr_reg[7]_i_1_n_1 ;
  wire \vga_waddr_reg[7]_i_1_n_2 ;
  wire \vga_waddr_reg[7]_i_1_n_3 ;
  wire \vga_waddr_reg[7]_i_1_n_4 ;
  wire \vga_waddr_reg[7]_i_1_n_5 ;
  wire \vga_waddr_reg[7]_i_1_n_6 ;
  wire \vga_waddr_reg[7]_i_1_n_7 ;
  wire wea;
  wire wea_i_1_n_0;
  wire [9:0]xlocation;
  wire \xlocation[9]_i_1_n_0 ;
  wire \xlocation[9]_i_3_n_0 ;
  wire \xlocation_reg_n_0_[0] ;
  wire \xlocation_reg_n_0_[1] ;
  wire \xlocation_reg_n_0_[2] ;
  wire \xlocation_reg_n_0_[3] ;
  wire \xlocation_reg_n_0_[4] ;
  wire \xlocation_reg_n_0_[5] ;
  wire \xlocation_reg_n_0_[6] ;
  wire \xlocation_reg_n_0_[7] ;
  wire \xlocation_reg_n_0_[8] ;
  wire \xlocation_reg_n_0_[9] ;
  wire [23:16]xmult;
  wire xmult1__0;
  wire \xmult[16]_i_1_n_0 ;
  wire \xmult[17]_i_1_n_0 ;
  wire \xmult[18]_i_1_n_0 ;
  wire \xmult[19]_i_1_n_0 ;
  wire \xmult[20]_i_1_n_0 ;
  wire \xmult[21]_i_1_n_0 ;
  wire \xmult[22]_i_1_n_0 ;
  wire \xmult[23]_i_1_n_0 ;
  wire \xmult[23]_i_2_n_0 ;
  wire xneg;
  wire [8:0]ylocation;
  wire \ylocation[5]_i_2_n_0 ;
  wire \ylocation[8]_i_2_n_0 ;
  wire \ylocation_reg_n_0_[0] ;
  wire \ylocation_reg_n_0_[1] ;
  wire \ylocation_reg_n_0_[2] ;
  wire \ylocation_reg_n_0_[3] ;
  wire \ylocation_reg_n_0_[4] ;
  wire \ylocation_reg_n_0_[5] ;
  wire \ylocation_reg_n_0_[6] ;
  wire \ylocation_reg_n_0_[7] ;
  wire \ylocation_reg_n_0_[8] ;
  wire [23:16]ymult;
  wire \ymult[16]_i_1_n_0 ;
  wire \ymult[17]_i_1_n_0 ;
  wire \ymult[18]_i_1_n_0 ;
  wire \ymult[19]_i_1_n_0 ;
  wire \ymult[20]_i_1_n_0 ;
  wire \ymult[21]_i_1_n_0 ;
  wire \ymult[22]_i_1_n_0 ;
  wire \ymult[23]_i_1_n_0 ;
  wire [24:24]NLW_trig_mult_1_P_UNCONNECTED;
  wire [24:24]NLW_trig_mult_2_P_UNCONNECTED;
  wire [3:2]\NLW_vga_waddr_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_waddr_reg[18]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000010551000)) 
    \FSM_sequential_current_state[0]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(\FSM_sequential_current_state[0]_i_2_n_0 ),
        .I3(current_state[2]),
        .I4(\FSM_sequential_current_state[0]_i_3_n_0 ),
        .I5(reset),
        .O(\FSM_sequential_current_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_current_state[0]_i_2 
       (.I0(\s4_counter_reg_n_0_[0] ),
        .I1(\s4_counter_reg_n_0_[1] ),
        .O(\FSM_sequential_current_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \FSM_sequential_current_state[0]_i_3 
       (.I0(s2_counter[2]),
        .I1(s2_counter[0]),
        .I2(s2_counter[1]),
        .I3(current_state[1]),
        .I4(Q[1]),
        .O(\FSM_sequential_current_state[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \FSM_sequential_current_state[1]_i_1 
       (.I0(current_state[2]),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .I3(reset),
        .O(\FSM_sequential_current_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0024)) 
    \FSM_sequential_current_state[2]_i_1 
       (.I0(current_state[1]),
        .I1(current_state[2]),
        .I2(current_state[0]),
        .I3(reset),
        .O(\FSM_sequential_current_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_current_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_current_state[0]_i_1_n_0 ),
        .Q(current_state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_current_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_current_state[1]_i_1_n_0 ),
        .Q(current_state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_current_state_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_current_state[2]_i_1_n_0 ),
        .Q(current_state[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \addra1[7]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[2]),
        .I2(current_state[1]),
        .O(\addra1[7]_i_1_n_0 ));
  FDRE \addra1_reg[0] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(Q[0]),
        .Q(addra2[0]),
        .R(1'b0));
  FDRE \addra1_reg[1] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(addra1[0]),
        .R(1'b0));
  FDRE \addra1_reg[2] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(addra1[1]),
        .R(1'b0));
  FDRE \addra1_reg[3] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(addra1[2]),
        .R(1'b0));
  FDRE \addra1_reg[4] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(addra1[3]),
        .R(1'b0));
  FDRE \addra1_reg[5] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(addra1[4]),
        .R(1'b0));
  FDRE \addra1_reg[6] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(addra1[5]),
        .R(1'b0));
  FDRE \addra1_reg[7] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(addra1[6]),
        .R(1'b0));
  FDRE \addra2_reg[1] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(\data_enable_step_reg[5] [0]),
        .Q(addra2[1]),
        .R(1'b0));
  FDRE \addra2_reg[2] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(\data_enable_step_reg[5] [1]),
        .Q(addra2[2]),
        .R(1'b0));
  FDRE \addra2_reg[3] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(\data_enable_step_reg[5] [2]),
        .Q(addra2[3]),
        .R(1'b0));
  FDRE \addra2_reg[4] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(\data_enable_step_reg[5] [3]),
        .Q(addra2[4]),
        .R(1'b0));
  FDRE \addra2_reg[5] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(\data_enable_step_reg[5] [4]),
        .Q(addra2[5]),
        .R(1'b0));
  FDRE \addra2_reg[6] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(\data_enable_step_reg[5] [5]),
        .Q(addra2[6]),
        .R(1'b0));
  FDRE \addra2_reg[7] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(\data_enable_step_reg[5] [6]),
        .Q(addra2[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \decoded[12]_i_1 
       (.I0(Q[6]),
        .O(decoded0[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \decoded[13]_i_1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(decoded0[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \decoded[4]_i_1 
       (.I0(Q[12]),
        .O(\decoded[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \decoded[5]_i_1 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\decoded[5]_i_1_n_0 ));
  FDRE \decoded_reg[0] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(Q[8]),
        .Q(decoded[0]),
        .R(1'b0));
  FDRE \decoded_reg[10] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(Q[4]),
        .Q(decoded[10]),
        .R(1'b0));
  FDRE \decoded_reg[11] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(Q[5]),
        .Q(decoded[11]),
        .R(1'b0));
  FDRE \decoded_reg[12] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(decoded0[4]),
        .Q(decoded[12]),
        .R(1'b0));
  FDRE \decoded_reg[13] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(decoded0[5]),
        .Q(decoded[13]),
        .R(1'b0));
  FDRE \decoded_reg[1] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(Q[9]),
        .Q(decoded[1]),
        .R(1'b0));
  FDRE \decoded_reg[2] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(Q[10]),
        .Q(decoded[2]),
        .R(1'b0));
  FDRE \decoded_reg[3] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(Q[11]),
        .Q(decoded[3]),
        .R(1'b0));
  FDRE \decoded_reg[4] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(\decoded[4]_i_1_n_0 ),
        .Q(decoded[4]),
        .R(1'b0));
  FDRE \decoded_reg[5] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(\decoded[5]_i_1_n_0 ),
        .Q(decoded[5]),
        .R(1'b0));
  FDRE \decoded_reg[8] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(Q[2]),
        .Q(decoded[8]),
        .R(1'b0));
  FDRE \decoded_reg[9] 
       (.C(CLK),
        .CE(\addra1[7]_i_1_n_0 ),
        .D(Q[3]),
        .Q(decoded[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAE8)) 
    \dina[7]_i_1 
       (.I0(dina),
        .I1(current_state[2]),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .O(\dina[7]_i_1_n_0 ));
  FDRE \dina_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dina[7]_i_1_n_0 ),
        .Q(dina),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA26)) 
    \s2_counter[0]_i_1 
       (.I0(s2_counter[0]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(current_state[2]),
        .O(\s2_counter[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA0A6A)) 
    \s2_counter[1]_i_1 
       (.I0(s2_counter[1]),
        .I1(s2_counter[0]),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(current_state[2]),
        .O(\s2_counter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00AA6AAA)) 
    \s2_counter[2]_i_1 
       (.I0(s2_counter[2]),
        .I1(s2_counter[1]),
        .I2(s2_counter[0]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(current_state[2]),
        .O(\s2_counter[2]_i_1_n_0 ));
  FDRE \s2_counter_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\s2_counter[0]_i_1_n_0 ),
        .Q(s2_counter[0]),
        .R(1'b0));
  FDRE \s2_counter_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\s2_counter[1]_i_1_n_0 ),
        .Q(s2_counter[1]),
        .R(1'b0));
  FDRE \s2_counter_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\s2_counter[2]_i_1_n_0 ),
        .Q(s2_counter[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA26)) 
    \s4_counter[0]_i_1 
       (.I0(\s4_counter_reg_n_0_[0] ),
        .I1(current_state[2]),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .O(\s4_counter[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA0A6A)) 
    \s4_counter[1]_i_1 
       (.I0(\s4_counter_reg_n_0_[1] ),
        .I1(\s4_counter_reg_n_0_[0] ),
        .I2(current_state[2]),
        .I3(current_state[0]),
        .I4(current_state[1]),
        .O(\s4_counter[1]_i_1_n_0 ));
  FDRE \s4_counter_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\s4_counter[0]_i_1_n_0 ),
        .Q(\s4_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \s4_counter_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\s4_counter[1]_i_1_n_0 ),
        .Q(\s4_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE transmit_reg
       (.C(CLK),
        .CE(1'b1),
        .D(button),
        .Q(transmit),
        .R(1'b0));
  (* CHECK_LICENSE_TYPE = "mult_gen_0,mult_gen_v12_0_11,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_11,Vivado 2016.2" *) 
  design_1_mult_gen_0 trig_mult_1
       (.A({decoded[13:8],decoded[5:0]}),
        .B(coord1_data),
        .CLK(CLK),
        .P({NLW_trig_mult_1_P_UNCONNECTED[24],product1}));
  (* CHECK_LICENSE_TYPE = "mult_gen_1,mult_gen_v12_0_11,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_11,Vivado 2016.2" *) 
  design_1_mult_gen_1 trig_mult_2
       (.A({decoded[13:8],decoded[5:0]}),
        .B(coord2_data),
        .CLK(CLK),
        .P({NLW_trig_mult_2_P_UNCONNECTED[24],product2}));
  (* CHECK_LICENSE_TYPE = "mult_gen_2,mult_gen_v12_0_11,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_11,Vivado 2016.2" *) 
  design_1_mult_gen_2 vga_multiplier
       (.A({\ylocation_reg_n_0_[8] ,\ylocation_reg_n_0_[7] ,\ylocation_reg_n_0_[6] ,\ylocation_reg_n_0_[5] ,\ylocation_reg_n_0_[4] ,\ylocation_reg_n_0_[3] ,\ylocation_reg_n_0_[2] ,\ylocation_reg_n_0_[1] ,\ylocation_reg_n_0_[0] }),
        .CLK(CLK),
        .P(vga_product));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_waddr[11]_i_4 
       (.I0(vga_product[9]),
        .I1(\xlocation_reg_n_0_[9] ),
        .O(\vga_waddr[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_waddr[11]_i_5 
       (.I0(vga_product[8]),
        .I1(\xlocation_reg_n_0_[8] ),
        .O(\vga_waddr[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \vga_waddr[18]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(\s4_counter_reg_n_0_[0] ),
        .I3(\s4_counter_reg_n_0_[1] ),
        .I4(current_state[2]),
        .O(\vga_waddr[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_waddr[3]_i_2 
       (.I0(vga_product[3]),
        .I1(\xlocation_reg_n_0_[3] ),
        .O(\vga_waddr[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_waddr[3]_i_3 
       (.I0(vga_product[2]),
        .I1(\xlocation_reg_n_0_[2] ),
        .O(\vga_waddr[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_waddr[3]_i_4 
       (.I0(vga_product[1]),
        .I1(\xlocation_reg_n_0_[1] ),
        .O(\vga_waddr[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_waddr[3]_i_5 
       (.I0(vga_product[0]),
        .I1(\xlocation_reg_n_0_[0] ),
        .O(\vga_waddr[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_waddr[7]_i_2 
       (.I0(vga_product[7]),
        .I1(\xlocation_reg_n_0_[7] ),
        .O(\vga_waddr[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_waddr[7]_i_3 
       (.I0(vga_product[6]),
        .I1(\xlocation_reg_n_0_[6] ),
        .O(\vga_waddr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_waddr[7]_i_4 
       (.I0(vga_product[5]),
        .I1(\xlocation_reg_n_0_[5] ),
        .O(\vga_waddr[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_waddr[7]_i_5 
       (.I0(vga_product[4]),
        .I1(\xlocation_reg_n_0_[4] ),
        .O(\vga_waddr[7]_i_5_n_0 ));
  FDRE \vga_waddr_reg[0] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[3]_i_1_n_7 ),
        .Q(vga_waddr[0]),
        .R(1'b0));
  FDRE \vga_waddr_reg[10] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[11]_i_1_n_5 ),
        .Q(vga_waddr[10]),
        .R(1'b0));
  FDRE \vga_waddr_reg[11] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[11]_i_1_n_4 ),
        .Q(vga_waddr[11]),
        .R(1'b0));
  CARRY4 \vga_waddr_reg[11]_i_1 
       (.CI(\vga_waddr_reg[7]_i_1_n_0 ),
        .CO({\vga_waddr_reg[11]_i_1_n_0 ,\vga_waddr_reg[11]_i_1_n_1 ,\vga_waddr_reg[11]_i_1_n_2 ,\vga_waddr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_product[9:8]}),
        .O({\vga_waddr_reg[11]_i_1_n_4 ,\vga_waddr_reg[11]_i_1_n_5 ,\vga_waddr_reg[11]_i_1_n_6 ,\vga_waddr_reg[11]_i_1_n_7 }),
        .S({vga_product[11:10],\vga_waddr[11]_i_4_n_0 ,\vga_waddr[11]_i_5_n_0 }));
  FDRE \vga_waddr_reg[12] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[15]_i_1_n_7 ),
        .Q(vga_waddr[12]),
        .R(1'b0));
  FDRE \vga_waddr_reg[13] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[15]_i_1_n_6 ),
        .Q(vga_waddr[13]),
        .R(1'b0));
  FDRE \vga_waddr_reg[14] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[15]_i_1_n_5 ),
        .Q(vga_waddr[14]),
        .R(1'b0));
  FDRE \vga_waddr_reg[15] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[15]_i_1_n_4 ),
        .Q(vga_waddr[15]),
        .R(1'b0));
  CARRY4 \vga_waddr_reg[15]_i_1 
       (.CI(\vga_waddr_reg[11]_i_1_n_0 ),
        .CO({\vga_waddr_reg[15]_i_1_n_0 ,\vga_waddr_reg[15]_i_1_n_1 ,\vga_waddr_reg[15]_i_1_n_2 ,\vga_waddr_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vga_waddr_reg[15]_i_1_n_4 ,\vga_waddr_reg[15]_i_1_n_5 ,\vga_waddr_reg[15]_i_1_n_6 ,\vga_waddr_reg[15]_i_1_n_7 }),
        .S(vga_product[15:12]));
  FDRE \vga_waddr_reg[16] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[18]_i_2_n_7 ),
        .Q(vga_waddr[16]),
        .R(1'b0));
  FDRE \vga_waddr_reg[17] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[18]_i_2_n_6 ),
        .Q(vga_waddr[17]),
        .R(1'b0));
  FDRE \vga_waddr_reg[18] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[18]_i_2_n_5 ),
        .Q(vga_waddr[18]),
        .R(1'b0));
  CARRY4 \vga_waddr_reg[18]_i_2 
       (.CI(\vga_waddr_reg[15]_i_1_n_0 ),
        .CO({\NLW_vga_waddr_reg[18]_i_2_CO_UNCONNECTED [3:2],\vga_waddr_reg[18]_i_2_n_2 ,\vga_waddr_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vga_waddr_reg[18]_i_2_O_UNCONNECTED [3],\vga_waddr_reg[18]_i_2_n_5 ,\vga_waddr_reg[18]_i_2_n_6 ,\vga_waddr_reg[18]_i_2_n_7 }),
        .S({1'b0,vga_product[18:16]}));
  FDRE \vga_waddr_reg[1] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[3]_i_1_n_6 ),
        .Q(vga_waddr[1]),
        .R(1'b0));
  FDRE \vga_waddr_reg[2] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[3]_i_1_n_5 ),
        .Q(vga_waddr[2]),
        .R(1'b0));
  FDRE \vga_waddr_reg[3] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[3]_i_1_n_4 ),
        .Q(vga_waddr[3]),
        .R(1'b0));
  CARRY4 \vga_waddr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\vga_waddr_reg[3]_i_1_n_0 ,\vga_waddr_reg[3]_i_1_n_1 ,\vga_waddr_reg[3]_i_1_n_2 ,\vga_waddr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(vga_product[3:0]),
        .O({\vga_waddr_reg[3]_i_1_n_4 ,\vga_waddr_reg[3]_i_1_n_5 ,\vga_waddr_reg[3]_i_1_n_6 ,\vga_waddr_reg[3]_i_1_n_7 }),
        .S({\vga_waddr[3]_i_2_n_0 ,\vga_waddr[3]_i_3_n_0 ,\vga_waddr[3]_i_4_n_0 ,\vga_waddr[3]_i_5_n_0 }));
  FDRE \vga_waddr_reg[4] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[7]_i_1_n_7 ),
        .Q(vga_waddr[4]),
        .R(1'b0));
  FDRE \vga_waddr_reg[5] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[7]_i_1_n_6 ),
        .Q(vga_waddr[5]),
        .R(1'b0));
  FDRE \vga_waddr_reg[6] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[7]_i_1_n_5 ),
        .Q(vga_waddr[6]),
        .R(1'b0));
  FDRE \vga_waddr_reg[7] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[7]_i_1_n_4 ),
        .Q(vga_waddr[7]),
        .R(1'b0));
  CARRY4 \vga_waddr_reg[7]_i_1 
       (.CI(\vga_waddr_reg[3]_i_1_n_0 ),
        .CO({\vga_waddr_reg[7]_i_1_n_0 ,\vga_waddr_reg[7]_i_1_n_1 ,\vga_waddr_reg[7]_i_1_n_2 ,\vga_waddr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(vga_product[7:4]),
        .O({\vga_waddr_reg[7]_i_1_n_4 ,\vga_waddr_reg[7]_i_1_n_5 ,\vga_waddr_reg[7]_i_1_n_6 ,\vga_waddr_reg[7]_i_1_n_7 }),
        .S({\vga_waddr[7]_i_2_n_0 ,\vga_waddr[7]_i_3_n_0 ,\vga_waddr[7]_i_4_n_0 ,\vga_waddr[7]_i_5_n_0 }));
  FDRE \vga_waddr_reg[8] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[11]_i_1_n_7 ),
        .Q(vga_waddr[8]),
        .R(1'b0));
  FDRE \vga_waddr_reg[9] 
       (.C(CLK),
        .CE(\vga_waddr[18]_i_1_n_0 ),
        .D(\vga_waddr_reg[11]_i_1_n_6 ),
        .Q(vga_waddr[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAE8)) 
    wea_i_1
       (.I0(wea),
        .I1(current_state[2]),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .O(wea_i_1_n_0));
  FDRE wea_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wea_i_1_n_0),
        .Q(wea),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xlocation[0]_i_1 
       (.I0(xmult[16]),
        .O(xlocation[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \xlocation[1]_i_1 
       (.I0(xmult[16]),
        .I1(xmult[17]),
        .I2(xneg),
        .O(xlocation[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h37C8)) 
    \xlocation[2]_i_1 
       (.I0(xmult[16]),
        .I1(xmult[17]),
        .I2(xneg),
        .I3(xmult[18]),
        .O(xlocation[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h11EE7F80)) 
    \xlocation[3]_i_1 
       (.I0(xmult[18]),
        .I1(xmult[17]),
        .I2(xmult[16]),
        .I3(xmult[19]),
        .I4(xneg),
        .O(xlocation[3]));
  LUT6 #(
    .INIT(64'h0003FFFC7FFF8000)) 
    \xlocation[4]_i_1 
       (.I0(xmult[16]),
        .I1(xmult[17]),
        .I2(xmult[18]),
        .I3(xmult[19]),
        .I4(xmult[20]),
        .I5(xneg),
        .O(xlocation[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xlocation[5]_i_1 
       (.I0(\xlocation[9]_i_3_n_0 ),
        .I1(xmult[21]),
        .I2(xneg),
        .O(xlocation[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \xlocation[6]_i_1 
       (.I0(\xlocation[9]_i_3_n_0 ),
        .I1(xmult[21]),
        .I2(xneg),
        .I3(xmult[22]),
        .O(xlocation[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h5655AA9A)) 
    \xlocation[7]_i_1 
       (.I0(xmult[23]),
        .I1(\xlocation[9]_i_3_n_0 ),
        .I2(xmult[21]),
        .I3(xneg),
        .I4(xmult[22]),
        .O(xlocation[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h004557FF)) 
    \xlocation[8]_i_1 
       (.I0(xneg),
        .I1(\xlocation[9]_i_3_n_0 ),
        .I2(xmult[21]),
        .I3(xmult[22]),
        .I4(xmult[23]),
        .O(xlocation[8]));
  LUT3 #(
    .INIT(8'h40)) 
    \xlocation[9]_i_1 
       (.I0(current_state[2]),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .O(\xlocation[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h000088A8)) 
    \xlocation[9]_i_2 
       (.I0(xmult[23]),
        .I1(xmult[22]),
        .I2(xmult[21]),
        .I3(\xlocation[9]_i_3_n_0 ),
        .I4(xneg),
        .O(xlocation[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFC7FFFFFFF)) 
    \xlocation[9]_i_3 
       (.I0(xmult[16]),
        .I1(xmult[17]),
        .I2(xmult[18]),
        .I3(xmult[19]),
        .I4(xmult[20]),
        .I5(xneg),
        .O(\xlocation[9]_i_3_n_0 ));
  FDRE \xlocation_reg[0] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(xlocation[0]),
        .Q(\xlocation_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \xlocation_reg[1] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(xlocation[1]),
        .Q(\xlocation_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \xlocation_reg[2] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(xlocation[2]),
        .Q(\xlocation_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \xlocation_reg[3] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(xlocation[3]),
        .Q(\xlocation_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \xlocation_reg[4] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(xlocation[4]),
        .Q(\xlocation_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \xlocation_reg[5] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(xlocation[5]),
        .Q(\xlocation_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \xlocation_reg[6] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(xlocation[6]),
        .Q(\xlocation_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \xlocation_reg[7] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(xlocation[7]),
        .Q(\xlocation_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \xlocation_reg[8] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(xlocation[8]),
        .Q(\xlocation_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \xlocation_reg[9] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(xlocation[9]),
        .Q(\xlocation_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xmult[16]_i_1 
       (.I0(product2[16]),
        .I1(xmult1__0),
        .I2(product1[16]),
        .O(\xmult[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xmult[17]_i_1 
       (.I0(product2[17]),
        .I1(xmult1__0),
        .I2(product1[17]),
        .O(\xmult[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xmult[18]_i_1 
       (.I0(product2[18]),
        .I1(xmult1__0),
        .I2(product1[18]),
        .O(\xmult[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xmult[19]_i_1 
       (.I0(product2[19]),
        .I1(xmult1__0),
        .I2(product1[19]),
        .O(\xmult[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xmult[20]_i_1 
       (.I0(product2[20]),
        .I1(xmult1__0),
        .I2(product1[20]),
        .O(\xmult[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xmult[21]_i_1 
       (.I0(product2[21]),
        .I1(xmult1__0),
        .I2(product1[21]),
        .O(\xmult[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xmult[22]_i_1 
       (.I0(product2[22]),
        .I1(xmult1__0),
        .I2(product1[22]),
        .O(\xmult[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \xmult[23]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[2]),
        .I2(current_state[1]),
        .I3(s2_counter[2]),
        .I4(s2_counter[0]),
        .I5(s2_counter[1]),
        .O(\xmult[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xmult[23]_i_2 
       (.I0(product2[23]),
        .I1(xmult1__0),
        .I2(product1[23]),
        .O(\xmult[23]_i_2_n_0 ));
  FDRE \xmult_reg[16] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\xmult[16]_i_1_n_0 ),
        .Q(xmult[16]),
        .R(1'b0));
  FDRE \xmult_reg[17] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\xmult[17]_i_1_n_0 ),
        .Q(xmult[17]),
        .R(1'b0));
  FDRE \xmult_reg[18] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\xmult[18]_i_1_n_0 ),
        .Q(xmult[18]),
        .R(1'b0));
  FDRE \xmult_reg[19] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\xmult[19]_i_1_n_0 ),
        .Q(xmult[19]),
        .R(1'b0));
  FDRE \xmult_reg[20] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\xmult[20]_i_1_n_0 ),
        .Q(xmult[20]),
        .R(1'b0));
  FDRE \xmult_reg[21] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\xmult[21]_i_1_n_0 ),
        .Q(xmult[21]),
        .R(1'b0));
  FDRE \xmult_reg[22] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\xmult[22]_i_1_n_0 ),
        .Q(xmult[22]),
        .R(1'b0));
  FDRE \xmult_reg[23] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\xmult[23]_i_2_n_0 ),
        .Q(xmult[23]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ylocation[0]_i_1 
       (.I0(ymult[16]),
        .O(ylocation[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \ylocation[1]_i_1 
       (.I0(ymult[16]),
        .I1(ymult[17]),
        .I2(\data_enable_step_reg[7] ),
        .O(ylocation[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h5A78)) 
    \ylocation[2]_i_1 
       (.I0(ymult[17]),
        .I1(ymult[16]),
        .I2(ymult[18]),
        .I3(\data_enable_step_reg[7] ),
        .O(ylocation[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hA9A5A555)) 
    \ylocation[3]_i_1 
       (.I0(ymult[19]),
        .I1(ymult[16]),
        .I2(\data_enable_step_reg[7] ),
        .I3(ymult[17]),
        .I4(ymult[18]),
        .O(ylocation[3]));
  LUT6 #(
    .INIT(64'h555FAAA01555EAAA)) 
    \ylocation[4]_i_1 
       (.I0(ymult[19]),
        .I1(ymult[16]),
        .I2(ymult[17]),
        .I3(ymult[18]),
        .I4(ymult[20]),
        .I5(\data_enable_step_reg[7] ),
        .O(ylocation[4]));
  LUT6 #(
    .INIT(64'h17175557E8E8AAA8)) 
    \ylocation[5]_i_1 
       (.I0(ymult[20]),
        .I1(ymult[19]),
        .I2(\data_enable_step_reg[7] ),
        .I3(ymult[16]),
        .I4(\ylocation[5]_i_2_n_0 ),
        .I5(ymult[21]),
        .O(ylocation[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \ylocation[5]_i_2 
       (.I0(ymult[18]),
        .I1(ymult[17]),
        .I2(\data_enable_step_reg[7] ),
        .O(\ylocation[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1EB4)) 
    \ylocation[6]_i_1 
       (.I0(\ylocation[8]_i_2_n_0 ),
        .I1(ymult[21]),
        .I2(ymult[22]),
        .I3(\data_enable_step_reg[7] ),
        .O(ylocation[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6656666A)) 
    \ylocation[7]_i_1 
       (.I0(ymult[23]),
        .I1(\data_enable_step_reg[7] ),
        .I2(ymult[21]),
        .I3(\ylocation[8]_i_2_n_0 ),
        .I4(ymult[22]),
        .O(ylocation[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0001F7FF)) 
    \ylocation[8]_i_1 
       (.I0(ymult[23]),
        .I1(ymult[21]),
        .I2(\ylocation[8]_i_2_n_0 ),
        .I3(ymult[22]),
        .I4(\data_enable_step_reg[7] ),
        .O(ylocation[8]));
  LUT6 #(
    .INIT(64'hE5E7E7E7E7E7A7A7)) 
    \ylocation[8]_i_2 
       (.I0(ymult[20]),
        .I1(ymult[19]),
        .I2(\data_enable_step_reg[7] ),
        .I3(ymult[16]),
        .I4(ymult[17]),
        .I5(ymult[18]),
        .O(\ylocation[8]_i_2_n_0 ));
  FDRE \ylocation_reg[0] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(ylocation[0]),
        .Q(\ylocation_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ylocation_reg[1] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(ylocation[1]),
        .Q(\ylocation_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ylocation_reg[2] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(ylocation[2]),
        .Q(\ylocation_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ylocation_reg[3] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(ylocation[3]),
        .Q(\ylocation_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ylocation_reg[4] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(ylocation[4]),
        .Q(\ylocation_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ylocation_reg[5] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(ylocation[5]),
        .Q(\ylocation_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ylocation_reg[6] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(ylocation[6]),
        .Q(\ylocation_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ylocation_reg[7] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(ylocation[7]),
        .Q(\ylocation_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \ylocation_reg[8] 
       (.C(CLK),
        .CE(\xlocation[9]_i_1_n_0 ),
        .D(ylocation[8]),
        .Q(\ylocation_reg_n_0_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ymult[16]_i_1 
       (.I0(product1[16]),
        .I1(xmult1__0),
        .I2(product2[16]),
        .O(\ymult[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ymult[17]_i_1 
       (.I0(product1[17]),
        .I1(xmult1__0),
        .I2(product2[17]),
        .O(\ymult[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ymult[18]_i_1 
       (.I0(product1[18]),
        .I1(xmult1__0),
        .I2(product2[18]),
        .O(\ymult[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ymult[19]_i_1 
       (.I0(product1[19]),
        .I1(xmult1__0),
        .I2(product2[19]),
        .O(\ymult[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ymult[20]_i_1 
       (.I0(product1[20]),
        .I1(xmult1__0),
        .I2(product2[20]),
        .O(\ymult[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ymult[21]_i_1 
       (.I0(product1[21]),
        .I1(xmult1__0),
        .I2(product2[21]),
        .O(\ymult[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ymult[22]_i_1 
       (.I0(product1[22]),
        .I1(xmult1__0),
        .I2(product2[22]),
        .O(\ymult[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ymult[23]_i_1 
       (.I0(product1[23]),
        .I1(xmult1__0),
        .I2(product2[23]),
        .O(\ymult[23]_i_1_n_0 ));
  FDRE \ymult_reg[16] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\ymult[16]_i_1_n_0 ),
        .Q(ymult[16]),
        .R(1'b0));
  FDRE \ymult_reg[17] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\ymult[17]_i_1_n_0 ),
        .Q(ymult[17]),
        .R(1'b0));
  FDRE \ymult_reg[18] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\ymult[18]_i_1_n_0 ),
        .Q(ymult[18]),
        .R(1'b0));
  FDRE \ymult_reg[19] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\ymult[19]_i_1_n_0 ),
        .Q(ymult[19]),
        .R(1'b0));
  FDRE \ymult_reg[20] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\ymult[20]_i_1_n_0 ),
        .Q(ymult[20]),
        .R(1'b0));
  FDRE \ymult_reg[21] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\ymult[21]_i_1_n_0 ),
        .Q(ymult[21]),
        .R(1'b0));
  FDRE \ymult_reg[22] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\ymult[22]_i_1_n_0 ),
        .Q(ymult[22]),
        .R(1'b0));
  FDRE \ymult_reg[23] 
       (.C(CLK),
        .CE(\xmult[23]_i_1_n_0 ),
        .D(\ymult[23]_i_1_n_0 ),
        .Q(ymult[23]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "s00_couplers_imp_1CFO1MB" *) 
module design_1_s00_couplers_imp_1CFO1MB
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bid,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_arready,
    S00_AXI_rid,
    S00_AXI_rdata,
    S00_AXI_rresp,
    S00_AXI_rlast,
    S00_AXI_rvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awvalid,
    M00_AXI_wdata,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M00_AXI_bready,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arvalid,
    M00_AXI_rready,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_awid,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_wid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    S00_AXI_arid,
    S00_AXI_araddr,
    S00_AXI_arlen,
    S00_AXI_arsize,
    S00_AXI_arburst,
    S00_AXI_arlock,
    S00_AXI_arcache,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arvalid,
    S00_AXI_rready,
    M00_AXI_awready,
    M00_AXI_wready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_arready,
    M00_AXI_rdata,
    M00_AXI_rresp,
    M00_AXI_rvalid);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [11:0]S00_AXI_bid;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_arready;
  output [11:0]S00_AXI_rid;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rlast;
  output S00_AXI_rvalid;
  output [31:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  output M00_AXI_awvalid;
  output [31:0]M00_AXI_wdata;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  output M00_AXI_bready;
  output [31:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  output M00_AXI_arvalid;
  output M00_AXI_rready;
  input S00_ACLK;
  input [0:0]S00_ARESETN;
  input [11:0]S00_AXI_awid;
  input [31:0]S00_AXI_awaddr;
  input [3:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [1:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  input S00_AXI_awvalid;
  input [11:0]S00_AXI_wid;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [11:0]S00_AXI_arid;
  input [31:0]S00_AXI_araddr;
  input [3:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arsize;
  input [1:0]S00_AXI_arburst;
  input [1:0]S00_AXI_arlock;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  input S00_AXI_arvalid;
  input S00_AXI_rready;
  input M00_AXI_awready;
  input M00_AXI_wready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input M00_AXI_arready;
  input [31:0]M00_AXI_rdata;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;

  wire [31:0]M00_AXI_araddr;
  wire [2:0]M00_AXI_arprot;
  wire M00_AXI_arready;
  wire M00_AXI_arvalid;
  wire [31:0]M00_AXI_awaddr;
  wire [2:0]M00_AXI_awprot;
  wire M00_AXI_awready;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire S00_ACLK;
  wire [0:0]S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;

  (* CHECK_LICENSE_TYPE = "design_1_auto_pc_0,axi_protocol_converter_v2_1_9_axi_protocol_converter,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "axi_protocol_converter_v2_1_9_axi_protocol_converter,Vivado 2016.2" *) 
  design_1_design_1_auto_pc_0 auto_pc
       (.aclk(S00_ACLK),
        .aresetn(S00_ARESETN),
        .m_axi_araddr(M00_AXI_araddr),
        .m_axi_arprot(M00_AXI_arprot),
        .m_axi_arready(M00_AXI_arready),
        .m_axi_arvalid(M00_AXI_arvalid),
        .m_axi_awaddr(M00_AXI_awaddr),
        .m_axi_awprot(M00_AXI_awprot),
        .m_axi_awready(M00_AXI_awready),
        .m_axi_awvalid(M00_AXI_awvalid),
        .m_axi_bready(M00_AXI_bready),
        .m_axi_bresp(M00_AXI_bresp),
        .m_axi_bvalid(M00_AXI_bvalid),
        .m_axi_rdata(M00_AXI_rdata),
        .m_axi_rready(M00_AXI_rready),
        .m_axi_rresp(M00_AXI_rresp),
        .m_axi_rvalid(M00_AXI_rvalid),
        .m_axi_wdata(M00_AXI_wdata),
        .m_axi_wready(M00_AXI_wready),
        .m_axi_wstrb(M00_AXI_wstrb),
        .m_axi_wvalid(M00_AXI_wvalid),
        .s_axi_araddr(S00_AXI_araddr),
        .s_axi_arburst(S00_AXI_arburst),
        .s_axi_arcache(S00_AXI_arcache),
        .s_axi_arid(S00_AXI_arid),
        .s_axi_arlen(S00_AXI_arlen),
        .s_axi_arlock(S00_AXI_arlock),
        .s_axi_arprot(S00_AXI_arprot),
        .s_axi_arqos(S00_AXI_arqos),
        .s_axi_arready(S00_AXI_arready),
        .s_axi_arsize(S00_AXI_arsize),
        .s_axi_arvalid(S00_AXI_arvalid),
        .s_axi_awaddr(S00_AXI_awaddr),
        .s_axi_awburst(S00_AXI_awburst),
        .s_axi_awcache(S00_AXI_awcache),
        .s_axi_awid(S00_AXI_awid),
        .s_axi_awlen(S00_AXI_awlen),
        .s_axi_awlock(S00_AXI_awlock),
        .s_axi_awprot(S00_AXI_awprot),
        .s_axi_awqos(S00_AXI_awqos),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awsize(S00_AXI_awsize),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bid(S00_AXI_bid),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(S00_AXI_bresp),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata(S00_AXI_rdata),
        .s_axi_rid(S00_AXI_rid),
        .s_axi_rlast(S00_AXI_rlast),
        .s_axi_rready(S00_AXI_rready),
        .s_axi_rresp(S00_AXI_rresp),
        .s_axi_rvalid(S00_AXI_rvalid),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wid(S00_AXI_wid),
        .s_axi_wlast(S00_AXI_wlast),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(S00_AXI_wstrb),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule

(* ORIG_REF_NAME = "sequence_psr" *) 
module design_1_sequence_psr
   (Core,
    bsr,
    pr,
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ,
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ,
    lpf_int,
    slowest_sync_clk);
  output Core;
  output bsr;
  output pr;
  output \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ;
  output \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ;
  input lpf_int;
  input slowest_sync_clk;

  wire \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ;
  wire \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ;
  wire Core;
  wire Core_i_1_n_0;
  wire bsr;
  wire \bsr_dec_reg_n_0_[0] ;
  wire \bsr_dec_reg_n_0_[2] ;
  wire bsr_i_1_n_0;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire \core_dec_reg_n_0_[1] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_in;
  wire [2:0]p_3_out;
  wire [2:0]p_5_out;
  wire pr;
  wire pr_dec0__0;
  wire \pr_dec_reg_n_0_[0] ;
  wire \pr_dec_reg_n_0_[2] ;
  wire pr_i_1_n_0;
  wire seq_clr;
  wire [5:0]seq_cnt;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn[0]_i_1 
       (.I0(bsr),
        .O(\ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn[0]_i_1 
       (.I0(pr),
        .O(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(Core),
        .I1(p_0_in),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(Core),
        .S(lpf_int));
  design_1_upcnt_n SEQ_COUNTER
       (.Q(seq_cnt),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
  LUT4 #(
    .INIT(16'h0804)) 
    \bsr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt[4]),
        .O(p_5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bsr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\bsr_dec_reg_n_0_[0] ),
        .O(p_5_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(\bsr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(\bsr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bsr_i_1
       (.I0(bsr),
        .I1(\bsr_dec_reg_n_0_[2] ),
        .O(bsr_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    bsr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr_i_1_n_0),
        .Q(bsr),
        .S(lpf_int));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8040)) 
    \core_dec[0]_i_1 
       (.I0(seq_cnt[4]),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt_en),
        .O(\core_dec[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_dec0__0),
        .Q(\core_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(Core),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h0210)) 
    pr_dec0
       (.I0(seq_cnt[0]),
        .I1(seq_cnt[1]),
        .I2(seq_cnt[2]),
        .I3(seq_cnt_en),
        .O(pr_dec0__0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h1080)) 
    \pr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[5]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[4]),
        .O(p_3_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\pr_dec_reg_n_0_[0] ),
        .O(p_3_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(\pr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(\pr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pr_i_1
       (.I0(pr),
        .I1(\pr_dec_reg_n_0_[2] ),
        .O(pr_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    pr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_i_1_n_0),
        .Q(pr),
        .S(lpf_int));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module design_1_upcnt_n
   (Q,
    seq_clr,
    seq_cnt_en,
    slowest_sync_clk);
  output [5:0]Q;
  input seq_clr;
  input seq_cnt_en;
  input slowest_sync_clk;

  wire [5:0]Q;
  wire clear;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(Q[0]),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(q_int0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_int0[5]));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[5]),
        .R(clear));
endmodule

(* ORIG_REF_NAME = "vga_controller_640_60" *) 
module design_1_vga_controller_640_60
   (hsync,
    vsync,
    SR,
    E,
    \vcounter_reg[10]_0 ,
    rgb,
    D,
    \hcounter_reg[10]_0 ,
    clk_25M,
    reset,
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ,
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 );
  output hsync;
  output vsync;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]\vcounter_reg[10]_0 ;
  output [1:0]rgb;
  output [10:0]D;
  output [10:0]\hcounter_reg[10]_0 ;
  input clk_25M;
  input reset;
  input \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ;
  input \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ;

  wire [10:0]D;
  wire [0:0]E;
  wire HS_i_1_n_0;
  wire HS_i_2_n_0;
  wire [0:0]SR;
  wire VS_i_1_n_0;
  wire VS_i_2_n_0;
  wire blank;
  wire blank_i_1_n_0;
  wire blank_i_2_n_0;
  wire blank_i_3_n_0;
  wire clk_25M;
  wire [10:0]hcount;
  wire [10:0]\hcounter_reg[10]_0 ;
  wire hsync;
  wire \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ;
  wire \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ;
  wire reset;
  wire [1:0]rgb;
  wire \rgb[8]_INST_0_i_2_n_0 ;
  wire \rgb[8]_INST_0_i_4_n_0 ;
  wire \rgb[8]_INST_0_i_5_n_0 ;
  wire \rgb[8]_INST_0_i_6_n_0 ;
  wire \rgb[8]_INST_0_i_7_n_0 ;
  wire [10:0]vcount;
  wire [0:0]\vcounter_reg[10]_0 ;
  wire vga_raddr_i_26_n_0;
  wire vga_raddr_i_27_n_0;
  wire vga_raddr_i_28_n_0;
  wire vga_raddr_i_29_n_0;
  wire vga_raddr_i_30_n_0;
  wire vsync;

  LUT5 #(
    .INIT(32'hF5D55557)) 
    HS_i_1
       (.I0(HS_i_2_n_0),
        .I1(hcount[4]),
        .I2(hcount[5]),
        .I3(hcount[3]),
        .I4(hcount[6]),
        .O(HS_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    HS_i_2
       (.I0(hcount[10]),
        .I1(hcount[8]),
        .I2(hcount[9]),
        .I3(hcount[7]),
        .O(HS_i_2_n_0));
  FDRE HS_reg
       (.C(clk_25M),
        .CE(1'b1),
        .D(HS_i_1_n_0),
        .Q(hsync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    VS_i_1
       (.I0(vcount[6]),
        .I1(vcount[5]),
        .I2(vcount[1]),
        .I3(vcount[7]),
        .I4(vcount[8]),
        .I5(VS_i_2_n_0),
        .O(VS_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    VS_i_2
       (.I0(vcount[10]),
        .I1(vcount[9]),
        .I2(vcount[2]),
        .I3(vcount[3]),
        .I4(vcount[4]),
        .O(VS_i_2_n_0));
  FDRE VS_reg
       (.C(clk_25M),
        .CE(1'b1),
        .D(VS_i_1_n_0),
        .Q(vsync),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFEF0)) 
    blank_i_1
       (.I0(hcount[8]),
        .I1(hcount[7]),
        .I2(blank_i_2_n_0),
        .I3(hcount[9]),
        .O(blank_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    blank_i_2
       (.I0(vcount[9]),
        .I1(hcount[10]),
        .I2(blank_i_3_n_0),
        .I3(vcount[5]),
        .I4(vcount[6]),
        .I5(vcount[10]),
        .O(blank_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    blank_i_3
       (.I0(vcount[7]),
        .I1(vcount[8]),
        .O(blank_i_3_n_0));
  FDRE blank_reg
       (.C(clk_25M),
        .CE(1'b1),
        .D(blank_i_1_n_0),
        .Q(blank),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[0] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [0]),
        .Q(hcount[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[10] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [10]),
        .Q(hcount[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[1] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [1]),
        .Q(hcount[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[2] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [2]),
        .Q(hcount[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[3] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [3]),
        .Q(hcount[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[4] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [4]),
        .Q(hcount[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[5] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [5]),
        .Q(hcount[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[6] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [6]),
        .Q(hcount[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[7] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [7]),
        .Q(hcount[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[8] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [8]),
        .Q(hcount[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \hcounter_reg[9] 
       (.C(clk_25M),
        .CE(1'b1),
        .D(\hcounter_reg[10]_0 [9]),
        .Q(hcount[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rgb[0]_INST_0 
       (.I0(blank),
        .I1(\rgb[8]_INST_0_i_2_n_0 ),
        .I2(\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]_0 ),
        .O(rgb[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \rgb[8]_INST_0 
       (.I0(blank),
        .I1(\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] ),
        .I2(\rgb[8]_INST_0_i_2_n_0 ),
        .O(rgb[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rgb[8]_INST_0_i_2 
       (.I0(hcount[4]),
        .I1(vcount[7]),
        .I2(vcount[9]),
        .I3(vcount[10]),
        .I4(\rgb[8]_INST_0_i_4_n_0 ),
        .I5(\rgb[8]_INST_0_i_5_n_0 ),
        .O(\rgb[8]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \rgb[8]_INST_0_i_4 
       (.I0(hcount[8]),
        .I1(vcount[3]),
        .I2(hcount[2]),
        .I3(hcount[7]),
        .I4(\rgb[8]_INST_0_i_6_n_0 ),
        .O(\rgb[8]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rgb[8]_INST_0_i_5 
       (.I0(vcount[4]),
        .I1(hcount[3]),
        .I2(vcount[6]),
        .I3(vcount[5]),
        .I4(\rgb[8]_INST_0_i_7_n_0 ),
        .O(\rgb[8]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF777F777F777)) 
    \rgb[8]_INST_0_i_6 
       (.I0(hcount[6]),
        .I1(vcount[8]),
        .I2(vcount[0]),
        .I3(vcount[1]),
        .I4(hcount[0]),
        .I5(hcount[1]),
        .O(\rgb[8]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rgb[8]_INST_0_i_7 
       (.I0(hcount[5]),
        .I1(vcount[2]),
        .I2(hcount[9]),
        .I3(hcount[10]),
        .O(\rgb[8]_INST_0_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[0] 
       (.C(clk_25M),
        .CE(E),
        .D(D[0]),
        .Q(vcount[0]),
        .R(\vcounter_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[10] 
       (.C(clk_25M),
        .CE(E),
        .D(D[10]),
        .Q(vcount[10]),
        .R(\vcounter_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[1] 
       (.C(clk_25M),
        .CE(E),
        .D(D[1]),
        .Q(vcount[1]),
        .R(\vcounter_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[2] 
       (.C(clk_25M),
        .CE(E),
        .D(D[2]),
        .Q(vcount[2]),
        .R(\vcounter_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[3] 
       (.C(clk_25M),
        .CE(E),
        .D(D[3]),
        .Q(vcount[3]),
        .R(\vcounter_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[4] 
       (.C(clk_25M),
        .CE(E),
        .D(D[4]),
        .Q(vcount[4]),
        .R(\vcounter_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[5] 
       (.C(clk_25M),
        .CE(E),
        .D(D[5]),
        .Q(vcount[5]),
        .R(\vcounter_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[6] 
       (.C(clk_25M),
        .CE(E),
        .D(D[6]),
        .Q(vcount[6]),
        .R(\vcounter_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[7] 
       (.C(clk_25M),
        .CE(E),
        .D(D[7]),
        .Q(vcount[7]),
        .R(\vcounter_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[8] 
       (.C(clk_25M),
        .CE(E),
        .D(D[8]),
        .Q(vcount[8]),
        .R(\vcounter_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcounter_reg[9] 
       (.C(clk_25M),
        .CE(E),
        .D(D[9]),
        .Q(vcount[9]),
        .R(\vcounter_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_raddr_i_1
       (.I0(hcount[6]),
        .I1(hcount[4]),
        .I2(hcount[3]),
        .I3(hcount[7]),
        .I4(hcount[10]),
        .I5(vga_raddr_i_26_n_0),
        .O(E));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    vga_raddr_i_10
       (.I0(vcount[2]),
        .I1(vcount[0]),
        .I2(vcount[1]),
        .I3(vcount[3]),
        .I4(vcount[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_raddr_i_11
       (.I0(vcount[1]),
        .I1(vcount[0]),
        .I2(vcount[2]),
        .I3(vcount[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h78)) 
    vga_raddr_i_12
       (.I0(vcount[0]),
        .I1(vcount[1]),
        .I2(vcount[2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    vga_raddr_i_13
       (.I0(vcount[0]),
        .I1(vcount[1]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    vga_raddr_i_14
       (.I0(vcount[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    vga_raddr_i_15
       (.I0(hcount[8]),
        .I1(hcount[6]),
        .I2(vga_raddr_i_29_n_0),
        .I3(hcount[7]),
        .I4(hcount[9]),
        .I5(hcount[10]),
        .O(\hcounter_reg[10]_0 [10]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    vga_raddr_i_16
       (.I0(hcount[7]),
        .I1(vga_raddr_i_29_n_0),
        .I2(hcount[6]),
        .I3(hcount[8]),
        .I4(hcount[9]),
        .O(\hcounter_reg[10]_0 [9]));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_raddr_i_17
       (.I0(hcount[6]),
        .I1(vga_raddr_i_29_n_0),
        .I2(hcount[7]),
        .I3(hcount[8]),
        .O(\hcounter_reg[10]_0 [8]));
  LUT3 #(
    .INIT(8'h78)) 
    vga_raddr_i_18
       (.I0(vga_raddr_i_29_n_0),
        .I1(hcount[6]),
        .I2(hcount[7]),
        .O(\hcounter_reg[10]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    vga_raddr_i_19
       (.I0(vga_raddr_i_29_n_0),
        .I1(hcount[6]),
        .O(\hcounter_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    vga_raddr_i_2
       (.I0(reset),
        .I1(vga_raddr_i_27_n_0),
        .I2(vcount[10]),
        .I3(vcount[1]),
        .I4(vcount[7]),
        .I5(vcount[8]),
        .O(\vcounter_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    vga_raddr_i_20
       (.I0(hcount[3]),
        .I1(hcount[1]),
        .I2(hcount[0]),
        .I3(hcount[2]),
        .I4(hcount[4]),
        .I5(hcount[5]),
        .O(\hcounter_reg[10]_0 [5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    vga_raddr_i_21
       (.I0(hcount[2]),
        .I1(hcount[0]),
        .I2(hcount[1]),
        .I3(hcount[3]),
        .I4(hcount[4]),
        .O(\hcounter_reg[10]_0 [4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_raddr_i_22
       (.I0(hcount[1]),
        .I1(hcount[0]),
        .I2(hcount[2]),
        .I3(hcount[3]),
        .O(\hcounter_reg[10]_0 [3]));
  LUT3 #(
    .INIT(8'h78)) 
    vga_raddr_i_23
       (.I0(hcount[0]),
        .I1(hcount[1]),
        .I2(hcount[2]),
        .O(\hcounter_reg[10]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    vga_raddr_i_24
       (.I0(hcount[0]),
        .I1(hcount[1]),
        .O(\hcounter_reg[10]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    vga_raddr_i_25
       (.I0(hcount[0]),
        .O(\hcounter_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    vga_raddr_i_26
       (.I0(hcount[5]),
        .I1(hcount[8]),
        .I2(hcount[9]),
        .I3(hcount[2]),
        .I4(hcount[0]),
        .I5(hcount[1]),
        .O(vga_raddr_i_26_n_0));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    vga_raddr_i_27
       (.I0(vga_raddr_i_30_n_0),
        .I1(vcount[0]),
        .I2(E),
        .I3(vcount[2]),
        .I4(vcount[3]),
        .O(vga_raddr_i_27_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    vga_raddr_i_28
       (.I0(vcount[5]),
        .I1(vcount[3]),
        .I2(vcount[1]),
        .I3(vcount[0]),
        .I4(vcount[2]),
        .I5(vcount[4]),
        .O(vga_raddr_i_28_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    vga_raddr_i_29
       (.I0(hcount[5]),
        .I1(hcount[3]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(hcount[4]),
        .O(vga_raddr_i_29_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    vga_raddr_i_3
       (.I0(reset),
        .I1(E),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFEF)) 
    vga_raddr_i_30
       (.I0(vcount[5]),
        .I1(vcount[6]),
        .I2(vcount[9]),
        .I3(vcount[4]),
        .O(vga_raddr_i_30_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    vga_raddr_i_4
       (.I0(vcount[8]),
        .I1(vcount[6]),
        .I2(vga_raddr_i_28_n_0),
        .I3(vcount[7]),
        .I4(vcount[9]),
        .I5(vcount[10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    vga_raddr_i_5
       (.I0(vcount[7]),
        .I1(vga_raddr_i_28_n_0),
        .I2(vcount[6]),
        .I3(vcount[8]),
        .I4(vcount[9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_raddr_i_6
       (.I0(vcount[6]),
        .I1(vga_raddr_i_28_n_0),
        .I2(vcount[7]),
        .I3(vcount[8]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h78)) 
    vga_raddr_i_7
       (.I0(vga_raddr_i_28_n_0),
        .I1(vcount[6]),
        .I2(vcount[7]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h6)) 
    vga_raddr_i_8
       (.I0(vga_raddr_i_28_n_0),
        .I1(vcount[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    vga_raddr_i_9
       (.I0(vcount[3]),
        .I1(vcount[1]),
        .I2(vcount[0]),
        .I3(vcount[2]),
        .I4(vcount[4]),
        .I5(vcount[5]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [12:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  design_1_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    addra);
  output [12:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  design_1_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_blk_mem_gen_generic_cstr__parameterized1
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [599:0]douta_array;
  wire [7:0]doutb;
  wire [599:0]doutb_array;
  wire ena;
  wire enb;
  wire \ramloop[51].ram.r_n_16 ;
  wire \ramloop[51].ram.r_n_17 ;
  wire \ramloop[56].ram.r_n_16 ;
  wire \ramloop[56].ram.r_n_17 ;
  wire \ramloop[57].ram.r_n_16 ;
  wire \ramloop[57].ram.r_n_17 ;
  wire \ramloop[60].ram.r_n_16 ;
  wire \ramloop[60].ram.r_n_17 ;
  wire \ramloop[61].ram.r_n_16 ;
  wire \ramloop[61].ram.r_n_17 ;
  wire \ramloop[63].ram.r_n_16 ;
  wire \ramloop[63].ram.r_n_17 ;
  wire \ramloop[70].ram.r_n_16 ;
  wire \ramloop[70].ram.r_n_17 ;
  wire \ramloop[74].ram.r_n_16 ;
  wire \ramloop[74].ram.r_n_17 ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_mux \has_mux_a.A 
       (.addra(addra[18:12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  design_1_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.addrb(addrb[18:12]),
        .clkb(clkb),
        .doutb(doutb),
        .doutb_array(doutb_array),
        .enb(enb));
  design_1_blk_mem_gen_prim_width__parameterized1 \ramloop[0].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[7:0]),
        .doutb_array(doutb_array[7:0]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[56].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[56].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized11 \ramloop[10].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[87:80]),
        .doutb_array(doutb_array[87:80]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[74].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[74].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized12 \ramloop[11].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[95:88]),
        .doutb_array(doutb_array[95:88]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized13 \ramloop[12].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[103:96]),
        .doutb_array(doutb_array[103:96]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[60].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[60].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized14 \ramloop[13].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[111:104]),
        .doutb_array(doutb_array[111:104]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[61].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[61].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized15 \ramloop[14].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[119:112]),
        .doutb_array(doutb_array[119:112]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[70].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[70].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized16 \ramloop[15].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[127:120]),
        .doutb_array(doutb_array[127:120]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[63].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[63].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized17 \ramloop[16].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[135:128]),
        .doutb_array(doutb_array[135:128]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[56].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[56].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized18 \ramloop[17].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[143:136]),
        .doutb_array(doutb_array[143:136]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[57].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[57].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized19 \ramloop[18].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[151:144]),
        .doutb_array(doutb_array[151:144]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[74].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[74].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized20 \ramloop[19].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[159:152]),
        .doutb_array(doutb_array[159:152]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[51].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[51].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized2 \ramloop[1].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[15:8]),
        .doutb_array(doutb_array[15:8]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[57].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[57].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized21 \ramloop[20].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[167:160]),
        .doutb_array(doutb_array[167:160]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[60].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[60].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized22 \ramloop[21].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[175:168]),
        .doutb_array(doutb_array[175:168]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[61].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[61].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized23 \ramloop[22].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[183:176]),
        .doutb_array(doutb_array[183:176]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[70].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[70].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized24 \ramloop[23].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[191:184]),
        .doutb_array(doutb_array[191:184]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[63].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[63].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized25 \ramloop[24].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[199:192]),
        .doutb_array(doutb_array[199:192]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[56].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[56].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized26 \ramloop[25].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[207:200]),
        .doutb_array(doutb_array[207:200]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[57].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[57].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized27 \ramloop[26].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[215:208]),
        .doutb_array(doutb_array[215:208]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[74].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[74].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized28 \ramloop[27].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[223:216]),
        .doutb_array(doutb_array[223:216]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized29 \ramloop[28].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[231:224]),
        .doutb_array(doutb_array[231:224]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[60].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[60].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized30 \ramloop[29].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[239:232]),
        .doutb_array(doutb_array[239:232]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[61].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[61].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized3 \ramloop[2].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[23:16]),
        .doutb_array(doutb_array[23:16]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[74].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[74].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized31 \ramloop[30].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[247:240]),
        .doutb_array(doutb_array[247:240]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[70].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[70].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized32 \ramloop[31].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[255:248]),
        .doutb_array(doutb_array[255:248]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[63].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[63].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized33 \ramloop[32].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[263:256]),
        .doutb_array(doutb_array[263:256]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[56].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[56].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized34 \ramloop[33].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[271:264]),
        .doutb_array(doutb_array[271:264]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[57].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[57].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized35 \ramloop[34].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[279:272]),
        .doutb_array(doutb_array[279:272]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[74].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[74].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized36 \ramloop[35].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[287:280]),
        .doutb_array(doutb_array[287:280]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[51].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[51].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized37 \ramloop[36].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[295:288]),
        .doutb_array(doutb_array[295:288]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[60].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[60].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized38 \ramloop[37].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[303:296]),
        .doutb_array(doutb_array[303:296]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[61].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[61].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized39 \ramloop[38].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[311:304]),
        .doutb_array(doutb_array[311:304]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[70].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[70].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized40 \ramloop[39].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[319:312]),
        .doutb_array(doutb_array[319:312]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[63].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[63].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized4 \ramloop[3].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[31:24]),
        .doutb_array(doutb_array[31:24]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized41 \ramloop[40].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[327:320]),
        .doutb_array(doutb_array[327:320]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[56].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[56].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized42 \ramloop[41].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[335:328]),
        .doutb_array(doutb_array[335:328]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[57].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[57].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized43 \ramloop[42].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[343:336]),
        .doutb_array(doutb_array[343:336]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[74].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[74].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized44 \ramloop[43].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[351:344]),
        .doutb_array(doutb_array[351:344]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized45 \ramloop[44].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[359:352]),
        .doutb_array(doutb_array[359:352]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[60].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[60].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized46 \ramloop[45].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[367:360]),
        .doutb_array(doutb_array[367:360]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[61].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[61].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized47 \ramloop[46].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[375:368]),
        .doutb_array(doutb_array[375:368]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[70].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[70].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized48 \ramloop[47].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[383:376]),
        .doutb_array(doutb_array[383:376]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[63].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[63].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized49 \ramloop[48].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[391:384]),
        .doutb_array(doutb_array[391:384]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[56].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[56].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized50 \ramloop[49].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[399:392]),
        .doutb_array(doutb_array[399:392]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[57].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[57].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized5 \ramloop[4].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[39:32]),
        .doutb_array(doutb_array[39:32]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[60].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[60].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized51 \ramloop[50].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[407:400]),
        .doutb_array(doutb_array[407:400]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[74].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[74].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized52 \ramloop[51].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\ramloop[51].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\ramloop[51].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[415:408]),
        .doutb_array(doutb_array[415:408]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized53 \ramloop[52].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[423:416]),
        .doutb_array(doutb_array[423:416]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[60].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[60].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized54 \ramloop[53].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[431:424]),
        .doutb_array(doutb_array[431:424]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[61].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[61].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized55 \ramloop[54].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[439:432]),
        .doutb_array(doutb_array[439:432]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[70].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[70].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized56 \ramloop[55].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[447:440]),
        .doutb_array(doutb_array[447:440]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[63].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[63].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized57 \ramloop[56].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\ramloop[56].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\ramloop[56].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[455:448]),
        .doutb_array(doutb_array[455:448]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized58 \ramloop[57].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\ramloop[57].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\ramloop[57].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[463:456]),
        .doutb_array(doutb_array[463:456]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized59 \ramloop[58].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[471:464]),
        .doutb_array(doutb_array[471:464]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[74].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[74].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized60 \ramloop[59].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[479:472]),
        .doutb_array(doutb_array[479:472]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized6 \ramloop[5].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[47:40]),
        .doutb_array(doutb_array[47:40]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[61].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[61].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized61 \ramloop[60].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\ramloop[60].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\ramloop[60].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[487:480]),
        .doutb_array(doutb_array[487:480]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized62 \ramloop[61].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\ramloop[61].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\ramloop[61].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[495:488]),
        .doutb_array(doutb_array[495:488]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized63 \ramloop[62].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[503:496]),
        .doutb_array(doutb_array[503:496]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[70].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[70].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized64 \ramloop[63].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\ramloop[63].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\ramloop[63].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[511:504]),
        .doutb_array(doutb_array[511:504]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized65 \ramloop[64].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[519:512]),
        .doutb_array(doutb_array[519:512]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[56].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[56].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized66 \ramloop[65].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[527:520]),
        .doutb_array(doutb_array[527:520]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[57].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[57].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized67 \ramloop[66].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[535:528]),
        .doutb_array(doutb_array[535:528]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[74].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[74].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized68 \ramloop[67].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[543:536]),
        .doutb_array(doutb_array[543:536]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized69 \ramloop[68].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[551:544]),
        .doutb_array(doutb_array[551:544]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[60].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[60].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized70 \ramloop[69].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[559:552]),
        .doutb_array(doutb_array[559:552]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[61].ram.r_n_17 ),
        .\vga_waddr_reg[13] (\ramloop[61].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized7 \ramloop[6].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[55:48]),
        .doutb_array(doutb_array[55:48]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[70].ram.r_n_17 ),
        .\vga_waddr_reg[12] (\ramloop[70].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized71 \ramloop[70].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\ramloop[70].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\ramloop[70].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[567:560]),
        .doutb_array(doutb_array[567:560]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized72 \ramloop[71].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[575:568]),
        .doutb_array(doutb_array[575:568]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[63].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[63].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized73 \ramloop[72].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[583:576]),
        .doutb_array(doutb_array[583:576]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[56].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[56].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized74 \ramloop[73].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[591:584]),
        .doutb_array(doutb_array[591:584]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[57].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[57].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized75 \ramloop[74].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\ramloop[74].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\ramloop[74].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[599:592]),
        .doutb_array(doutb_array[599:592]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized8 \ramloop[7].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[63:56]),
        .doutb_array(doutb_array[63:56]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[63].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[63].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized9 \ramloop[8].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[71:64]),
        .doutb_array(doutb_array[71:64]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[56].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[56].ram.r_n_16 ),
        .wea(wea),
        .web(web));
  design_1_blk_mem_gen_prim_width__parameterized10 \ramloop[9].ram.r 
       (.addra({addra[18:15],addra[11:0]}),
        .addrb({addrb[18:15],addrb[11:0]}),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[79:72]),
        .doutb_array(doutb_array[79:72]),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(\ramloop[57].ram.r_n_17 ),
        .\vga_waddr_reg[14] (\ramloop[57].ram.r_n_16 ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module design_1_blk_mem_gen_mux
   (douta,
    douta_array,
    ena,
    addra,
    clka);
  output [7:0]douta;
  input [599:0]douta_array;
  input ena;
  input [6:0]addra;
  input clka;

  wire [6:0]addra;
  wire clka;
  wire [7:0]douta;
  wire \douta[0]_INST_0_i_10_n_0 ;
  wire \douta[0]_INST_0_i_11_n_0 ;
  wire \douta[0]_INST_0_i_12_n_0 ;
  wire \douta[0]_INST_0_i_13_n_0 ;
  wire \douta[0]_INST_0_i_14_n_0 ;
  wire \douta[0]_INST_0_i_15_n_0 ;
  wire \douta[0]_INST_0_i_16_n_0 ;
  wire \douta[0]_INST_0_i_17_n_0 ;
  wire \douta[0]_INST_0_i_18_n_0 ;
  wire \douta[0]_INST_0_i_19_n_0 ;
  wire \douta[0]_INST_0_i_1_n_0 ;
  wire \douta[0]_INST_0_i_20_n_0 ;
  wire \douta[0]_INST_0_i_21_n_0 ;
  wire \douta[0]_INST_0_i_22_n_0 ;
  wire \douta[0]_INST_0_i_23_n_0 ;
  wire \douta[0]_INST_0_i_24_n_0 ;
  wire \douta[0]_INST_0_i_25_n_0 ;
  wire \douta[0]_INST_0_i_26_n_0 ;
  wire \douta[0]_INST_0_i_27_n_0 ;
  wire \douta[0]_INST_0_i_28_n_0 ;
  wire \douta[0]_INST_0_i_29_n_0 ;
  wire \douta[0]_INST_0_i_2_n_0 ;
  wire \douta[0]_INST_0_i_30_n_0 ;
  wire \douta[0]_INST_0_i_31_n_0 ;
  wire \douta[0]_INST_0_i_32_n_0 ;
  wire \douta[0]_INST_0_i_33_n_0 ;
  wire \douta[0]_INST_0_i_34_n_0 ;
  wire \douta[0]_INST_0_i_3_n_0 ;
  wire \douta[0]_INST_0_i_4_n_0 ;
  wire \douta[0]_INST_0_i_5_n_0 ;
  wire \douta[0]_INST_0_i_6_n_0 ;
  wire \douta[0]_INST_0_i_7_n_0 ;
  wire \douta[0]_INST_0_i_8_n_0 ;
  wire \douta[0]_INST_0_i_9_n_0 ;
  wire \douta[1]_INST_0_i_10_n_0 ;
  wire \douta[1]_INST_0_i_11_n_0 ;
  wire \douta[1]_INST_0_i_12_n_0 ;
  wire \douta[1]_INST_0_i_13_n_0 ;
  wire \douta[1]_INST_0_i_14_n_0 ;
  wire \douta[1]_INST_0_i_15_n_0 ;
  wire \douta[1]_INST_0_i_16_n_0 ;
  wire \douta[1]_INST_0_i_17_n_0 ;
  wire \douta[1]_INST_0_i_18_n_0 ;
  wire \douta[1]_INST_0_i_19_n_0 ;
  wire \douta[1]_INST_0_i_1_n_0 ;
  wire \douta[1]_INST_0_i_20_n_0 ;
  wire \douta[1]_INST_0_i_21_n_0 ;
  wire \douta[1]_INST_0_i_22_n_0 ;
  wire \douta[1]_INST_0_i_23_n_0 ;
  wire \douta[1]_INST_0_i_24_n_0 ;
  wire \douta[1]_INST_0_i_25_n_0 ;
  wire \douta[1]_INST_0_i_26_n_0 ;
  wire \douta[1]_INST_0_i_27_n_0 ;
  wire \douta[1]_INST_0_i_28_n_0 ;
  wire \douta[1]_INST_0_i_29_n_0 ;
  wire \douta[1]_INST_0_i_2_n_0 ;
  wire \douta[1]_INST_0_i_30_n_0 ;
  wire \douta[1]_INST_0_i_31_n_0 ;
  wire \douta[1]_INST_0_i_32_n_0 ;
  wire \douta[1]_INST_0_i_33_n_0 ;
  wire \douta[1]_INST_0_i_34_n_0 ;
  wire \douta[1]_INST_0_i_3_n_0 ;
  wire \douta[1]_INST_0_i_4_n_0 ;
  wire \douta[1]_INST_0_i_5_n_0 ;
  wire \douta[1]_INST_0_i_6_n_0 ;
  wire \douta[1]_INST_0_i_7_n_0 ;
  wire \douta[1]_INST_0_i_8_n_0 ;
  wire \douta[1]_INST_0_i_9_n_0 ;
  wire \douta[2]_INST_0_i_10_n_0 ;
  wire \douta[2]_INST_0_i_11_n_0 ;
  wire \douta[2]_INST_0_i_12_n_0 ;
  wire \douta[2]_INST_0_i_13_n_0 ;
  wire \douta[2]_INST_0_i_14_n_0 ;
  wire \douta[2]_INST_0_i_15_n_0 ;
  wire \douta[2]_INST_0_i_16_n_0 ;
  wire \douta[2]_INST_0_i_17_n_0 ;
  wire \douta[2]_INST_0_i_18_n_0 ;
  wire \douta[2]_INST_0_i_19_n_0 ;
  wire \douta[2]_INST_0_i_1_n_0 ;
  wire \douta[2]_INST_0_i_20_n_0 ;
  wire \douta[2]_INST_0_i_21_n_0 ;
  wire \douta[2]_INST_0_i_22_n_0 ;
  wire \douta[2]_INST_0_i_23_n_0 ;
  wire \douta[2]_INST_0_i_24_n_0 ;
  wire \douta[2]_INST_0_i_25_n_0 ;
  wire \douta[2]_INST_0_i_26_n_0 ;
  wire \douta[2]_INST_0_i_27_n_0 ;
  wire \douta[2]_INST_0_i_28_n_0 ;
  wire \douta[2]_INST_0_i_29_n_0 ;
  wire \douta[2]_INST_0_i_2_n_0 ;
  wire \douta[2]_INST_0_i_30_n_0 ;
  wire \douta[2]_INST_0_i_31_n_0 ;
  wire \douta[2]_INST_0_i_32_n_0 ;
  wire \douta[2]_INST_0_i_33_n_0 ;
  wire \douta[2]_INST_0_i_34_n_0 ;
  wire \douta[2]_INST_0_i_3_n_0 ;
  wire \douta[2]_INST_0_i_4_n_0 ;
  wire \douta[2]_INST_0_i_5_n_0 ;
  wire \douta[2]_INST_0_i_6_n_0 ;
  wire \douta[2]_INST_0_i_7_n_0 ;
  wire \douta[2]_INST_0_i_8_n_0 ;
  wire \douta[2]_INST_0_i_9_n_0 ;
  wire \douta[3]_INST_0_i_10_n_0 ;
  wire \douta[3]_INST_0_i_11_n_0 ;
  wire \douta[3]_INST_0_i_12_n_0 ;
  wire \douta[3]_INST_0_i_13_n_0 ;
  wire \douta[3]_INST_0_i_14_n_0 ;
  wire \douta[3]_INST_0_i_15_n_0 ;
  wire \douta[3]_INST_0_i_16_n_0 ;
  wire \douta[3]_INST_0_i_17_n_0 ;
  wire \douta[3]_INST_0_i_18_n_0 ;
  wire \douta[3]_INST_0_i_19_n_0 ;
  wire \douta[3]_INST_0_i_1_n_0 ;
  wire \douta[3]_INST_0_i_20_n_0 ;
  wire \douta[3]_INST_0_i_21_n_0 ;
  wire \douta[3]_INST_0_i_22_n_0 ;
  wire \douta[3]_INST_0_i_23_n_0 ;
  wire \douta[3]_INST_0_i_24_n_0 ;
  wire \douta[3]_INST_0_i_25_n_0 ;
  wire \douta[3]_INST_0_i_26_n_0 ;
  wire \douta[3]_INST_0_i_27_n_0 ;
  wire \douta[3]_INST_0_i_28_n_0 ;
  wire \douta[3]_INST_0_i_29_n_0 ;
  wire \douta[3]_INST_0_i_2_n_0 ;
  wire \douta[3]_INST_0_i_30_n_0 ;
  wire \douta[3]_INST_0_i_31_n_0 ;
  wire \douta[3]_INST_0_i_32_n_0 ;
  wire \douta[3]_INST_0_i_33_n_0 ;
  wire \douta[3]_INST_0_i_34_n_0 ;
  wire \douta[3]_INST_0_i_3_n_0 ;
  wire \douta[3]_INST_0_i_4_n_0 ;
  wire \douta[3]_INST_0_i_5_n_0 ;
  wire \douta[3]_INST_0_i_6_n_0 ;
  wire \douta[3]_INST_0_i_7_n_0 ;
  wire \douta[3]_INST_0_i_8_n_0 ;
  wire \douta[3]_INST_0_i_9_n_0 ;
  wire \douta[4]_INST_0_i_10_n_0 ;
  wire \douta[4]_INST_0_i_11_n_0 ;
  wire \douta[4]_INST_0_i_12_n_0 ;
  wire \douta[4]_INST_0_i_13_n_0 ;
  wire \douta[4]_INST_0_i_14_n_0 ;
  wire \douta[4]_INST_0_i_15_n_0 ;
  wire \douta[4]_INST_0_i_16_n_0 ;
  wire \douta[4]_INST_0_i_17_n_0 ;
  wire \douta[4]_INST_0_i_18_n_0 ;
  wire \douta[4]_INST_0_i_19_n_0 ;
  wire \douta[4]_INST_0_i_1_n_0 ;
  wire \douta[4]_INST_0_i_20_n_0 ;
  wire \douta[4]_INST_0_i_21_n_0 ;
  wire \douta[4]_INST_0_i_22_n_0 ;
  wire \douta[4]_INST_0_i_23_n_0 ;
  wire \douta[4]_INST_0_i_24_n_0 ;
  wire \douta[4]_INST_0_i_25_n_0 ;
  wire \douta[4]_INST_0_i_26_n_0 ;
  wire \douta[4]_INST_0_i_27_n_0 ;
  wire \douta[4]_INST_0_i_28_n_0 ;
  wire \douta[4]_INST_0_i_29_n_0 ;
  wire \douta[4]_INST_0_i_2_n_0 ;
  wire \douta[4]_INST_0_i_30_n_0 ;
  wire \douta[4]_INST_0_i_31_n_0 ;
  wire \douta[4]_INST_0_i_32_n_0 ;
  wire \douta[4]_INST_0_i_33_n_0 ;
  wire \douta[4]_INST_0_i_34_n_0 ;
  wire \douta[4]_INST_0_i_3_n_0 ;
  wire \douta[4]_INST_0_i_4_n_0 ;
  wire \douta[4]_INST_0_i_5_n_0 ;
  wire \douta[4]_INST_0_i_6_n_0 ;
  wire \douta[4]_INST_0_i_7_n_0 ;
  wire \douta[4]_INST_0_i_8_n_0 ;
  wire \douta[4]_INST_0_i_9_n_0 ;
  wire \douta[5]_INST_0_i_10_n_0 ;
  wire \douta[5]_INST_0_i_11_n_0 ;
  wire \douta[5]_INST_0_i_12_n_0 ;
  wire \douta[5]_INST_0_i_13_n_0 ;
  wire \douta[5]_INST_0_i_14_n_0 ;
  wire \douta[5]_INST_0_i_15_n_0 ;
  wire \douta[5]_INST_0_i_16_n_0 ;
  wire \douta[5]_INST_0_i_17_n_0 ;
  wire \douta[5]_INST_0_i_18_n_0 ;
  wire \douta[5]_INST_0_i_19_n_0 ;
  wire \douta[5]_INST_0_i_1_n_0 ;
  wire \douta[5]_INST_0_i_20_n_0 ;
  wire \douta[5]_INST_0_i_21_n_0 ;
  wire \douta[5]_INST_0_i_22_n_0 ;
  wire \douta[5]_INST_0_i_23_n_0 ;
  wire \douta[5]_INST_0_i_24_n_0 ;
  wire \douta[5]_INST_0_i_25_n_0 ;
  wire \douta[5]_INST_0_i_26_n_0 ;
  wire \douta[5]_INST_0_i_27_n_0 ;
  wire \douta[5]_INST_0_i_28_n_0 ;
  wire \douta[5]_INST_0_i_29_n_0 ;
  wire \douta[5]_INST_0_i_2_n_0 ;
  wire \douta[5]_INST_0_i_30_n_0 ;
  wire \douta[5]_INST_0_i_31_n_0 ;
  wire \douta[5]_INST_0_i_32_n_0 ;
  wire \douta[5]_INST_0_i_33_n_0 ;
  wire \douta[5]_INST_0_i_34_n_0 ;
  wire \douta[5]_INST_0_i_3_n_0 ;
  wire \douta[5]_INST_0_i_4_n_0 ;
  wire \douta[5]_INST_0_i_5_n_0 ;
  wire \douta[5]_INST_0_i_6_n_0 ;
  wire \douta[5]_INST_0_i_7_n_0 ;
  wire \douta[5]_INST_0_i_8_n_0 ;
  wire \douta[5]_INST_0_i_9_n_0 ;
  wire \douta[6]_INST_0_i_10_n_0 ;
  wire \douta[6]_INST_0_i_11_n_0 ;
  wire \douta[6]_INST_0_i_12_n_0 ;
  wire \douta[6]_INST_0_i_13_n_0 ;
  wire \douta[6]_INST_0_i_14_n_0 ;
  wire \douta[6]_INST_0_i_15_n_0 ;
  wire \douta[6]_INST_0_i_16_n_0 ;
  wire \douta[6]_INST_0_i_17_n_0 ;
  wire \douta[6]_INST_0_i_18_n_0 ;
  wire \douta[6]_INST_0_i_19_n_0 ;
  wire \douta[6]_INST_0_i_1_n_0 ;
  wire \douta[6]_INST_0_i_20_n_0 ;
  wire \douta[6]_INST_0_i_21_n_0 ;
  wire \douta[6]_INST_0_i_22_n_0 ;
  wire \douta[6]_INST_0_i_23_n_0 ;
  wire \douta[6]_INST_0_i_24_n_0 ;
  wire \douta[6]_INST_0_i_25_n_0 ;
  wire \douta[6]_INST_0_i_26_n_0 ;
  wire \douta[6]_INST_0_i_27_n_0 ;
  wire \douta[6]_INST_0_i_28_n_0 ;
  wire \douta[6]_INST_0_i_29_n_0 ;
  wire \douta[6]_INST_0_i_2_n_0 ;
  wire \douta[6]_INST_0_i_30_n_0 ;
  wire \douta[6]_INST_0_i_31_n_0 ;
  wire \douta[6]_INST_0_i_32_n_0 ;
  wire \douta[6]_INST_0_i_33_n_0 ;
  wire \douta[6]_INST_0_i_34_n_0 ;
  wire \douta[6]_INST_0_i_3_n_0 ;
  wire \douta[6]_INST_0_i_4_n_0 ;
  wire \douta[6]_INST_0_i_5_n_0 ;
  wire \douta[6]_INST_0_i_6_n_0 ;
  wire \douta[6]_INST_0_i_7_n_0 ;
  wire \douta[6]_INST_0_i_8_n_0 ;
  wire \douta[6]_INST_0_i_9_n_0 ;
  wire \douta[7]_INST_0_i_10_n_0 ;
  wire \douta[7]_INST_0_i_11_n_0 ;
  wire \douta[7]_INST_0_i_12_n_0 ;
  wire \douta[7]_INST_0_i_13_n_0 ;
  wire \douta[7]_INST_0_i_14_n_0 ;
  wire \douta[7]_INST_0_i_15_n_0 ;
  wire \douta[7]_INST_0_i_16_n_0 ;
  wire \douta[7]_INST_0_i_17_n_0 ;
  wire \douta[7]_INST_0_i_18_n_0 ;
  wire \douta[7]_INST_0_i_19_n_0 ;
  wire \douta[7]_INST_0_i_1_n_0 ;
  wire \douta[7]_INST_0_i_20_n_0 ;
  wire \douta[7]_INST_0_i_21_n_0 ;
  wire \douta[7]_INST_0_i_22_n_0 ;
  wire \douta[7]_INST_0_i_23_n_0 ;
  wire \douta[7]_INST_0_i_24_n_0 ;
  wire \douta[7]_INST_0_i_25_n_0 ;
  wire \douta[7]_INST_0_i_26_n_0 ;
  wire \douta[7]_INST_0_i_27_n_0 ;
  wire \douta[7]_INST_0_i_28_n_0 ;
  wire \douta[7]_INST_0_i_29_n_0 ;
  wire \douta[7]_INST_0_i_2_n_0 ;
  wire \douta[7]_INST_0_i_30_n_0 ;
  wire \douta[7]_INST_0_i_31_n_0 ;
  wire \douta[7]_INST_0_i_32_n_0 ;
  wire \douta[7]_INST_0_i_33_n_0 ;
  wire \douta[7]_INST_0_i_34_n_0 ;
  wire \douta[7]_INST_0_i_3_n_0 ;
  wire \douta[7]_INST_0_i_4_n_0 ;
  wire \douta[7]_INST_0_i_5_n_0 ;
  wire \douta[7]_INST_0_i_6_n_0 ;
  wire \douta[7]_INST_0_i_7_n_0 ;
  wire \douta[7]_INST_0_i_8_n_0 ;
  wire \douta[7]_INST_0_i_9_n_0 ;
  wire [599:0]douta_array;
  wire ena;
  wire [6:0]sel_pipe;
  wire [6:0]sel_pipe_d1;

  MUXF7 \douta[0]_INST_0 
       (.I0(\douta[0]_INST_0_i_1_n_0 ),
        .I1(\douta[0]_INST_0_i_2_n_0 ),
        .O(douta[0]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_1 
       (.I0(\douta[0]_INST_0_i_3_n_0 ),
        .I1(\douta[0]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\douta[0]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\douta[0]_INST_0_i_6_n_0 ),
        .O(\douta[0]_INST_0_i_1_n_0 ));
  MUXF7 \douta[0]_INST_0_i_10 
       (.I0(\douta[0]_INST_0_i_21_n_0 ),
        .I1(\douta[0]_INST_0_i_22_n_0 ),
        .O(\douta[0]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[0]_INST_0_i_11 
       (.I0(\douta[0]_INST_0_i_23_n_0 ),
        .I1(\douta[0]_INST_0_i_24_n_0 ),
        .O(\douta[0]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[0]_INST_0_i_12 
       (.I0(\douta[0]_INST_0_i_25_n_0 ),
        .I1(\douta[0]_INST_0_i_26_n_0 ),
        .O(\douta[0]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[0]_INST_0_i_13 
       (.I0(\douta[0]_INST_0_i_27_n_0 ),
        .I1(\douta[0]_INST_0_i_28_n_0 ),
        .O(\douta[0]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[0]_INST_0_i_14 
       (.I0(\douta[0]_INST_0_i_29_n_0 ),
        .I1(\douta[0]_INST_0_i_30_n_0 ),
        .O(\douta[0]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[0]_INST_0_i_15 
       (.I0(\douta[0]_INST_0_i_31_n_0 ),
        .I1(\douta[0]_INST_0_i_32_n_0 ),
        .O(\douta[0]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[0]_INST_0_i_16 
       (.I0(\douta[0]_INST_0_i_33_n_0 ),
        .I1(\douta[0]_INST_0_i_34_n_0 ),
        .O(\douta[0]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_17 
       (.I0(douta_array[536]),
        .I1(douta_array[528]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[520]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[512]),
        .O(\douta[0]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_18 
       (.I0(douta_array[568]),
        .I1(douta_array[560]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[552]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[544]),
        .O(\douta[0]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_19 
       (.I0(douta_array[408]),
        .I1(douta_array[400]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[392]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[384]),
        .O(\douta[0]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \douta[0]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\douta[0]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\douta[0]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\douta[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_20 
       (.I0(douta_array[440]),
        .I1(douta_array[432]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[424]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[416]),
        .O(\douta[0]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_21 
       (.I0(douta_array[472]),
        .I1(douta_array[464]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[456]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[448]),
        .O(\douta[0]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_22 
       (.I0(douta_array[504]),
        .I1(douta_array[496]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[488]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[480]),
        .O(\douta[0]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_23 
       (.I0(douta_array[280]),
        .I1(douta_array[272]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[264]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[256]),
        .O(\douta[0]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_24 
       (.I0(douta_array[312]),
        .I1(douta_array[304]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[296]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[288]),
        .O(\douta[0]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_25 
       (.I0(douta_array[344]),
        .I1(douta_array[336]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[328]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[320]),
        .O(\douta[0]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_26 
       (.I0(douta_array[376]),
        .I1(douta_array[368]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[360]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[352]),
        .O(\douta[0]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_27 
       (.I0(douta_array[152]),
        .I1(douta_array[144]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[136]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[128]),
        .O(\douta[0]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_28 
       (.I0(douta_array[184]),
        .I1(douta_array[176]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[168]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[160]),
        .O(\douta[0]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_29 
       (.I0(douta_array[216]),
        .I1(douta_array[208]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[200]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[192]),
        .O(\douta[0]_INST_0_i_29_n_0 ));
  MUXF8 \douta[0]_INST_0_i_3 
       (.I0(\douta[0]_INST_0_i_9_n_0 ),
        .I1(\douta[0]_INST_0_i_10_n_0 ),
        .O(\douta[0]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_30 
       (.I0(douta_array[248]),
        .I1(douta_array[240]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[232]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[224]),
        .O(\douta[0]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_31 
       (.I0(douta_array[24]),
        .I1(douta_array[16]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[8]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[0]),
        .O(\douta[0]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_32 
       (.I0(douta_array[56]),
        .I1(douta_array[48]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[40]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[32]),
        .O(\douta[0]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_33 
       (.I0(douta_array[88]),
        .I1(douta_array[80]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[72]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[64]),
        .O(\douta[0]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_34 
       (.I0(douta_array[120]),
        .I1(douta_array[112]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[104]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[96]),
        .O(\douta[0]_INST_0_i_34_n_0 ));
  MUXF8 \douta[0]_INST_0_i_4 
       (.I0(\douta[0]_INST_0_i_11_n_0 ),
        .I1(\douta[0]_INST_0_i_12_n_0 ),
        .O(\douta[0]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[0]_INST_0_i_5 
       (.I0(\douta[0]_INST_0_i_13_n_0 ),
        .I1(\douta[0]_INST_0_i_14_n_0 ),
        .O(\douta[0]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[0]_INST_0_i_6 
       (.I0(\douta[0]_INST_0_i_15_n_0 ),
        .I1(\douta[0]_INST_0_i_16_n_0 ),
        .O(\douta[0]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[0]_INST_0_i_7 
       (.I0(douta_array[576]),
        .I1(sel_pipe_d1[0]),
        .I2(douta_array[584]),
        .I3(sel_pipe_d1[1]),
        .I4(douta_array[592]),
        .I5(sel_pipe_d1[2]),
        .O(\douta[0]_INST_0_i_7_n_0 ));
  MUXF7 \douta[0]_INST_0_i_8 
       (.I0(\douta[0]_INST_0_i_17_n_0 ),
        .I1(\douta[0]_INST_0_i_18_n_0 ),
        .O(\douta[0]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[0]_INST_0_i_9 
       (.I0(\douta[0]_INST_0_i_19_n_0 ),
        .I1(\douta[0]_INST_0_i_20_n_0 ),
        .O(\douta[0]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[1]_INST_0 
       (.I0(\douta[1]_INST_0_i_1_n_0 ),
        .I1(\douta[1]_INST_0_i_2_n_0 ),
        .O(douta[1]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_1 
       (.I0(\douta[1]_INST_0_i_3_n_0 ),
        .I1(\douta[1]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\douta[1]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\douta[1]_INST_0_i_6_n_0 ),
        .O(\douta[1]_INST_0_i_1_n_0 ));
  MUXF7 \douta[1]_INST_0_i_10 
       (.I0(\douta[1]_INST_0_i_21_n_0 ),
        .I1(\douta[1]_INST_0_i_22_n_0 ),
        .O(\douta[1]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[1]_INST_0_i_11 
       (.I0(\douta[1]_INST_0_i_23_n_0 ),
        .I1(\douta[1]_INST_0_i_24_n_0 ),
        .O(\douta[1]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[1]_INST_0_i_12 
       (.I0(\douta[1]_INST_0_i_25_n_0 ),
        .I1(\douta[1]_INST_0_i_26_n_0 ),
        .O(\douta[1]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[1]_INST_0_i_13 
       (.I0(\douta[1]_INST_0_i_27_n_0 ),
        .I1(\douta[1]_INST_0_i_28_n_0 ),
        .O(\douta[1]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[1]_INST_0_i_14 
       (.I0(\douta[1]_INST_0_i_29_n_0 ),
        .I1(\douta[1]_INST_0_i_30_n_0 ),
        .O(\douta[1]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[1]_INST_0_i_15 
       (.I0(\douta[1]_INST_0_i_31_n_0 ),
        .I1(\douta[1]_INST_0_i_32_n_0 ),
        .O(\douta[1]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[1]_INST_0_i_16 
       (.I0(\douta[1]_INST_0_i_33_n_0 ),
        .I1(\douta[1]_INST_0_i_34_n_0 ),
        .O(\douta[1]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_17 
       (.I0(douta_array[537]),
        .I1(douta_array[529]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[521]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[513]),
        .O(\douta[1]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_18 
       (.I0(douta_array[569]),
        .I1(douta_array[561]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[553]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[545]),
        .O(\douta[1]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_19 
       (.I0(douta_array[409]),
        .I1(douta_array[401]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[393]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[385]),
        .O(\douta[1]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \douta[1]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\douta[1]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\douta[1]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\douta[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_20 
       (.I0(douta_array[441]),
        .I1(douta_array[433]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[425]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[417]),
        .O(\douta[1]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_21 
       (.I0(douta_array[473]),
        .I1(douta_array[465]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[457]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[449]),
        .O(\douta[1]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_22 
       (.I0(douta_array[505]),
        .I1(douta_array[497]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[489]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[481]),
        .O(\douta[1]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_23 
       (.I0(douta_array[281]),
        .I1(douta_array[273]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[265]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[257]),
        .O(\douta[1]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_24 
       (.I0(douta_array[313]),
        .I1(douta_array[305]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[297]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[289]),
        .O(\douta[1]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_25 
       (.I0(douta_array[345]),
        .I1(douta_array[337]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[329]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[321]),
        .O(\douta[1]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_26 
       (.I0(douta_array[377]),
        .I1(douta_array[369]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[361]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[353]),
        .O(\douta[1]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_27 
       (.I0(douta_array[153]),
        .I1(douta_array[145]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[137]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[129]),
        .O(\douta[1]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_28 
       (.I0(douta_array[185]),
        .I1(douta_array[177]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[169]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[161]),
        .O(\douta[1]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_29 
       (.I0(douta_array[217]),
        .I1(douta_array[209]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[201]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[193]),
        .O(\douta[1]_INST_0_i_29_n_0 ));
  MUXF8 \douta[1]_INST_0_i_3 
       (.I0(\douta[1]_INST_0_i_9_n_0 ),
        .I1(\douta[1]_INST_0_i_10_n_0 ),
        .O(\douta[1]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_30 
       (.I0(douta_array[249]),
        .I1(douta_array[241]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[233]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[225]),
        .O(\douta[1]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_31 
       (.I0(douta_array[25]),
        .I1(douta_array[17]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[9]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[1]),
        .O(\douta[1]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_32 
       (.I0(douta_array[57]),
        .I1(douta_array[49]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[41]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[33]),
        .O(\douta[1]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_33 
       (.I0(douta_array[89]),
        .I1(douta_array[81]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[73]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[65]),
        .O(\douta[1]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_34 
       (.I0(douta_array[121]),
        .I1(douta_array[113]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[105]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[97]),
        .O(\douta[1]_INST_0_i_34_n_0 ));
  MUXF8 \douta[1]_INST_0_i_4 
       (.I0(\douta[1]_INST_0_i_11_n_0 ),
        .I1(\douta[1]_INST_0_i_12_n_0 ),
        .O(\douta[1]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[1]_INST_0_i_5 
       (.I0(\douta[1]_INST_0_i_13_n_0 ),
        .I1(\douta[1]_INST_0_i_14_n_0 ),
        .O(\douta[1]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[1]_INST_0_i_6 
       (.I0(\douta[1]_INST_0_i_15_n_0 ),
        .I1(\douta[1]_INST_0_i_16_n_0 ),
        .O(\douta[1]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[1]_INST_0_i_7 
       (.I0(douta_array[577]),
        .I1(sel_pipe_d1[0]),
        .I2(douta_array[585]),
        .I3(sel_pipe_d1[1]),
        .I4(douta_array[593]),
        .I5(sel_pipe_d1[2]),
        .O(\douta[1]_INST_0_i_7_n_0 ));
  MUXF7 \douta[1]_INST_0_i_8 
       (.I0(\douta[1]_INST_0_i_17_n_0 ),
        .I1(\douta[1]_INST_0_i_18_n_0 ),
        .O(\douta[1]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[1]_INST_0_i_9 
       (.I0(\douta[1]_INST_0_i_19_n_0 ),
        .I1(\douta[1]_INST_0_i_20_n_0 ),
        .O(\douta[1]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[2]_INST_0 
       (.I0(\douta[2]_INST_0_i_1_n_0 ),
        .I1(\douta[2]_INST_0_i_2_n_0 ),
        .O(douta[2]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_1 
       (.I0(\douta[2]_INST_0_i_3_n_0 ),
        .I1(\douta[2]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\douta[2]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\douta[2]_INST_0_i_6_n_0 ),
        .O(\douta[2]_INST_0_i_1_n_0 ));
  MUXF7 \douta[2]_INST_0_i_10 
       (.I0(\douta[2]_INST_0_i_21_n_0 ),
        .I1(\douta[2]_INST_0_i_22_n_0 ),
        .O(\douta[2]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[2]_INST_0_i_11 
       (.I0(\douta[2]_INST_0_i_23_n_0 ),
        .I1(\douta[2]_INST_0_i_24_n_0 ),
        .O(\douta[2]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[2]_INST_0_i_12 
       (.I0(\douta[2]_INST_0_i_25_n_0 ),
        .I1(\douta[2]_INST_0_i_26_n_0 ),
        .O(\douta[2]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[2]_INST_0_i_13 
       (.I0(\douta[2]_INST_0_i_27_n_0 ),
        .I1(\douta[2]_INST_0_i_28_n_0 ),
        .O(\douta[2]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[2]_INST_0_i_14 
       (.I0(\douta[2]_INST_0_i_29_n_0 ),
        .I1(\douta[2]_INST_0_i_30_n_0 ),
        .O(\douta[2]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[2]_INST_0_i_15 
       (.I0(\douta[2]_INST_0_i_31_n_0 ),
        .I1(\douta[2]_INST_0_i_32_n_0 ),
        .O(\douta[2]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[2]_INST_0_i_16 
       (.I0(\douta[2]_INST_0_i_33_n_0 ),
        .I1(\douta[2]_INST_0_i_34_n_0 ),
        .O(\douta[2]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_17 
       (.I0(douta_array[538]),
        .I1(douta_array[530]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[522]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[514]),
        .O(\douta[2]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_18 
       (.I0(douta_array[570]),
        .I1(douta_array[562]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[554]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[546]),
        .O(\douta[2]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_19 
       (.I0(douta_array[410]),
        .I1(douta_array[402]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[394]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[386]),
        .O(\douta[2]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \douta[2]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\douta[2]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\douta[2]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\douta[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_20 
       (.I0(douta_array[442]),
        .I1(douta_array[434]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[426]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[418]),
        .O(\douta[2]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_21 
       (.I0(douta_array[474]),
        .I1(douta_array[466]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[458]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[450]),
        .O(\douta[2]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_22 
       (.I0(douta_array[506]),
        .I1(douta_array[498]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[490]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[482]),
        .O(\douta[2]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_23 
       (.I0(douta_array[282]),
        .I1(douta_array[274]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[266]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[258]),
        .O(\douta[2]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_24 
       (.I0(douta_array[314]),
        .I1(douta_array[306]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[298]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[290]),
        .O(\douta[2]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_25 
       (.I0(douta_array[346]),
        .I1(douta_array[338]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[330]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[322]),
        .O(\douta[2]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_26 
       (.I0(douta_array[378]),
        .I1(douta_array[370]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[362]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[354]),
        .O(\douta[2]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_27 
       (.I0(douta_array[154]),
        .I1(douta_array[146]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[138]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[130]),
        .O(\douta[2]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_28 
       (.I0(douta_array[186]),
        .I1(douta_array[178]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[170]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[162]),
        .O(\douta[2]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_29 
       (.I0(douta_array[218]),
        .I1(douta_array[210]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[202]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[194]),
        .O(\douta[2]_INST_0_i_29_n_0 ));
  MUXF8 \douta[2]_INST_0_i_3 
       (.I0(\douta[2]_INST_0_i_9_n_0 ),
        .I1(\douta[2]_INST_0_i_10_n_0 ),
        .O(\douta[2]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_30 
       (.I0(douta_array[250]),
        .I1(douta_array[242]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[234]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[226]),
        .O(\douta[2]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_31 
       (.I0(douta_array[26]),
        .I1(douta_array[18]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[10]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[2]),
        .O(\douta[2]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_32 
       (.I0(douta_array[58]),
        .I1(douta_array[50]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[42]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[34]),
        .O(\douta[2]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_33 
       (.I0(douta_array[90]),
        .I1(douta_array[82]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[74]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[66]),
        .O(\douta[2]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_34 
       (.I0(douta_array[122]),
        .I1(douta_array[114]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[106]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[98]),
        .O(\douta[2]_INST_0_i_34_n_0 ));
  MUXF8 \douta[2]_INST_0_i_4 
       (.I0(\douta[2]_INST_0_i_11_n_0 ),
        .I1(\douta[2]_INST_0_i_12_n_0 ),
        .O(\douta[2]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[2]_INST_0_i_5 
       (.I0(\douta[2]_INST_0_i_13_n_0 ),
        .I1(\douta[2]_INST_0_i_14_n_0 ),
        .O(\douta[2]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[2]_INST_0_i_6 
       (.I0(\douta[2]_INST_0_i_15_n_0 ),
        .I1(\douta[2]_INST_0_i_16_n_0 ),
        .O(\douta[2]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[2]_INST_0_i_7 
       (.I0(douta_array[578]),
        .I1(sel_pipe_d1[0]),
        .I2(douta_array[586]),
        .I3(sel_pipe_d1[1]),
        .I4(douta_array[594]),
        .I5(sel_pipe_d1[2]),
        .O(\douta[2]_INST_0_i_7_n_0 ));
  MUXF7 \douta[2]_INST_0_i_8 
       (.I0(\douta[2]_INST_0_i_17_n_0 ),
        .I1(\douta[2]_INST_0_i_18_n_0 ),
        .O(\douta[2]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[2]_INST_0_i_9 
       (.I0(\douta[2]_INST_0_i_19_n_0 ),
        .I1(\douta[2]_INST_0_i_20_n_0 ),
        .O(\douta[2]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[3]_INST_0 
       (.I0(\douta[3]_INST_0_i_1_n_0 ),
        .I1(\douta[3]_INST_0_i_2_n_0 ),
        .O(douta[3]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_1 
       (.I0(\douta[3]_INST_0_i_3_n_0 ),
        .I1(\douta[3]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\douta[3]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\douta[3]_INST_0_i_6_n_0 ),
        .O(\douta[3]_INST_0_i_1_n_0 ));
  MUXF7 \douta[3]_INST_0_i_10 
       (.I0(\douta[3]_INST_0_i_21_n_0 ),
        .I1(\douta[3]_INST_0_i_22_n_0 ),
        .O(\douta[3]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[3]_INST_0_i_11 
       (.I0(\douta[3]_INST_0_i_23_n_0 ),
        .I1(\douta[3]_INST_0_i_24_n_0 ),
        .O(\douta[3]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[3]_INST_0_i_12 
       (.I0(\douta[3]_INST_0_i_25_n_0 ),
        .I1(\douta[3]_INST_0_i_26_n_0 ),
        .O(\douta[3]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[3]_INST_0_i_13 
       (.I0(\douta[3]_INST_0_i_27_n_0 ),
        .I1(\douta[3]_INST_0_i_28_n_0 ),
        .O(\douta[3]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[3]_INST_0_i_14 
       (.I0(\douta[3]_INST_0_i_29_n_0 ),
        .I1(\douta[3]_INST_0_i_30_n_0 ),
        .O(\douta[3]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[3]_INST_0_i_15 
       (.I0(\douta[3]_INST_0_i_31_n_0 ),
        .I1(\douta[3]_INST_0_i_32_n_0 ),
        .O(\douta[3]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[3]_INST_0_i_16 
       (.I0(\douta[3]_INST_0_i_33_n_0 ),
        .I1(\douta[3]_INST_0_i_34_n_0 ),
        .O(\douta[3]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_17 
       (.I0(douta_array[539]),
        .I1(douta_array[531]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[523]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[515]),
        .O(\douta[3]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_18 
       (.I0(douta_array[571]),
        .I1(douta_array[563]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[555]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[547]),
        .O(\douta[3]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_19 
       (.I0(douta_array[411]),
        .I1(douta_array[403]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[395]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[387]),
        .O(\douta[3]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \douta[3]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\douta[3]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\douta[3]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\douta[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_20 
       (.I0(douta_array[443]),
        .I1(douta_array[435]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[427]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[419]),
        .O(\douta[3]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_21 
       (.I0(douta_array[475]),
        .I1(douta_array[467]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[459]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[451]),
        .O(\douta[3]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_22 
       (.I0(douta_array[507]),
        .I1(douta_array[499]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[491]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[483]),
        .O(\douta[3]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_23 
       (.I0(douta_array[283]),
        .I1(douta_array[275]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[267]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[259]),
        .O(\douta[3]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_24 
       (.I0(douta_array[315]),
        .I1(douta_array[307]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[299]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[291]),
        .O(\douta[3]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_25 
       (.I0(douta_array[347]),
        .I1(douta_array[339]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[331]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[323]),
        .O(\douta[3]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_26 
       (.I0(douta_array[379]),
        .I1(douta_array[371]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[363]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[355]),
        .O(\douta[3]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_27 
       (.I0(douta_array[155]),
        .I1(douta_array[147]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[139]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[131]),
        .O(\douta[3]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_28 
       (.I0(douta_array[187]),
        .I1(douta_array[179]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[171]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[163]),
        .O(\douta[3]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_29 
       (.I0(douta_array[219]),
        .I1(douta_array[211]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[203]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[195]),
        .O(\douta[3]_INST_0_i_29_n_0 ));
  MUXF8 \douta[3]_INST_0_i_3 
       (.I0(\douta[3]_INST_0_i_9_n_0 ),
        .I1(\douta[3]_INST_0_i_10_n_0 ),
        .O(\douta[3]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_30 
       (.I0(douta_array[251]),
        .I1(douta_array[243]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[235]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[227]),
        .O(\douta[3]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_31 
       (.I0(douta_array[27]),
        .I1(douta_array[19]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[11]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[3]),
        .O(\douta[3]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_32 
       (.I0(douta_array[59]),
        .I1(douta_array[51]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[43]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[35]),
        .O(\douta[3]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_33 
       (.I0(douta_array[91]),
        .I1(douta_array[83]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[75]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[67]),
        .O(\douta[3]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_34 
       (.I0(douta_array[123]),
        .I1(douta_array[115]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[107]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[99]),
        .O(\douta[3]_INST_0_i_34_n_0 ));
  MUXF8 \douta[3]_INST_0_i_4 
       (.I0(\douta[3]_INST_0_i_11_n_0 ),
        .I1(\douta[3]_INST_0_i_12_n_0 ),
        .O(\douta[3]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[3]_INST_0_i_5 
       (.I0(\douta[3]_INST_0_i_13_n_0 ),
        .I1(\douta[3]_INST_0_i_14_n_0 ),
        .O(\douta[3]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[3]_INST_0_i_6 
       (.I0(\douta[3]_INST_0_i_15_n_0 ),
        .I1(\douta[3]_INST_0_i_16_n_0 ),
        .O(\douta[3]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[3]_INST_0_i_7 
       (.I0(douta_array[579]),
        .I1(sel_pipe_d1[0]),
        .I2(douta_array[587]),
        .I3(sel_pipe_d1[1]),
        .I4(douta_array[595]),
        .I5(sel_pipe_d1[2]),
        .O(\douta[3]_INST_0_i_7_n_0 ));
  MUXF7 \douta[3]_INST_0_i_8 
       (.I0(\douta[3]_INST_0_i_17_n_0 ),
        .I1(\douta[3]_INST_0_i_18_n_0 ),
        .O(\douta[3]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[3]_INST_0_i_9 
       (.I0(\douta[3]_INST_0_i_19_n_0 ),
        .I1(\douta[3]_INST_0_i_20_n_0 ),
        .O(\douta[3]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[4]_INST_0 
       (.I0(\douta[4]_INST_0_i_1_n_0 ),
        .I1(\douta[4]_INST_0_i_2_n_0 ),
        .O(douta[4]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_1 
       (.I0(\douta[4]_INST_0_i_3_n_0 ),
        .I1(\douta[4]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\douta[4]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\douta[4]_INST_0_i_6_n_0 ),
        .O(\douta[4]_INST_0_i_1_n_0 ));
  MUXF7 \douta[4]_INST_0_i_10 
       (.I0(\douta[4]_INST_0_i_21_n_0 ),
        .I1(\douta[4]_INST_0_i_22_n_0 ),
        .O(\douta[4]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[4]_INST_0_i_11 
       (.I0(\douta[4]_INST_0_i_23_n_0 ),
        .I1(\douta[4]_INST_0_i_24_n_0 ),
        .O(\douta[4]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[4]_INST_0_i_12 
       (.I0(\douta[4]_INST_0_i_25_n_0 ),
        .I1(\douta[4]_INST_0_i_26_n_0 ),
        .O(\douta[4]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[4]_INST_0_i_13 
       (.I0(\douta[4]_INST_0_i_27_n_0 ),
        .I1(\douta[4]_INST_0_i_28_n_0 ),
        .O(\douta[4]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[4]_INST_0_i_14 
       (.I0(\douta[4]_INST_0_i_29_n_0 ),
        .I1(\douta[4]_INST_0_i_30_n_0 ),
        .O(\douta[4]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[4]_INST_0_i_15 
       (.I0(\douta[4]_INST_0_i_31_n_0 ),
        .I1(\douta[4]_INST_0_i_32_n_0 ),
        .O(\douta[4]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[4]_INST_0_i_16 
       (.I0(\douta[4]_INST_0_i_33_n_0 ),
        .I1(\douta[4]_INST_0_i_34_n_0 ),
        .O(\douta[4]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_17 
       (.I0(douta_array[540]),
        .I1(douta_array[532]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[524]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[516]),
        .O(\douta[4]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_18 
       (.I0(douta_array[572]),
        .I1(douta_array[564]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[556]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[548]),
        .O(\douta[4]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_19 
       (.I0(douta_array[412]),
        .I1(douta_array[404]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[396]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[388]),
        .O(\douta[4]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \douta[4]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\douta[4]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\douta[4]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\douta[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_20 
       (.I0(douta_array[444]),
        .I1(douta_array[436]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[428]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[420]),
        .O(\douta[4]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_21 
       (.I0(douta_array[476]),
        .I1(douta_array[468]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[460]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[452]),
        .O(\douta[4]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_22 
       (.I0(douta_array[508]),
        .I1(douta_array[500]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[492]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[484]),
        .O(\douta[4]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_23 
       (.I0(douta_array[284]),
        .I1(douta_array[276]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[268]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[260]),
        .O(\douta[4]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_24 
       (.I0(douta_array[316]),
        .I1(douta_array[308]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[300]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[292]),
        .O(\douta[4]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_25 
       (.I0(douta_array[348]),
        .I1(douta_array[340]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[332]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[324]),
        .O(\douta[4]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_26 
       (.I0(douta_array[380]),
        .I1(douta_array[372]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[364]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[356]),
        .O(\douta[4]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_27 
       (.I0(douta_array[156]),
        .I1(douta_array[148]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[140]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[132]),
        .O(\douta[4]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_28 
       (.I0(douta_array[188]),
        .I1(douta_array[180]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[172]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[164]),
        .O(\douta[4]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_29 
       (.I0(douta_array[220]),
        .I1(douta_array[212]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[204]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[196]),
        .O(\douta[4]_INST_0_i_29_n_0 ));
  MUXF8 \douta[4]_INST_0_i_3 
       (.I0(\douta[4]_INST_0_i_9_n_0 ),
        .I1(\douta[4]_INST_0_i_10_n_0 ),
        .O(\douta[4]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_30 
       (.I0(douta_array[252]),
        .I1(douta_array[244]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[236]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[228]),
        .O(\douta[4]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_31 
       (.I0(douta_array[28]),
        .I1(douta_array[20]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[12]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[4]),
        .O(\douta[4]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_32 
       (.I0(douta_array[60]),
        .I1(douta_array[52]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[44]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[36]),
        .O(\douta[4]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_33 
       (.I0(douta_array[92]),
        .I1(douta_array[84]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[76]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[68]),
        .O(\douta[4]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_34 
       (.I0(douta_array[124]),
        .I1(douta_array[116]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[108]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[100]),
        .O(\douta[4]_INST_0_i_34_n_0 ));
  MUXF8 \douta[4]_INST_0_i_4 
       (.I0(\douta[4]_INST_0_i_11_n_0 ),
        .I1(\douta[4]_INST_0_i_12_n_0 ),
        .O(\douta[4]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[4]_INST_0_i_5 
       (.I0(\douta[4]_INST_0_i_13_n_0 ),
        .I1(\douta[4]_INST_0_i_14_n_0 ),
        .O(\douta[4]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[4]_INST_0_i_6 
       (.I0(\douta[4]_INST_0_i_15_n_0 ),
        .I1(\douta[4]_INST_0_i_16_n_0 ),
        .O(\douta[4]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[4]_INST_0_i_7 
       (.I0(douta_array[580]),
        .I1(sel_pipe_d1[0]),
        .I2(douta_array[588]),
        .I3(sel_pipe_d1[1]),
        .I4(douta_array[596]),
        .I5(sel_pipe_d1[2]),
        .O(\douta[4]_INST_0_i_7_n_0 ));
  MUXF7 \douta[4]_INST_0_i_8 
       (.I0(\douta[4]_INST_0_i_17_n_0 ),
        .I1(\douta[4]_INST_0_i_18_n_0 ),
        .O(\douta[4]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[4]_INST_0_i_9 
       (.I0(\douta[4]_INST_0_i_19_n_0 ),
        .I1(\douta[4]_INST_0_i_20_n_0 ),
        .O(\douta[4]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[5]_INST_0 
       (.I0(\douta[5]_INST_0_i_1_n_0 ),
        .I1(\douta[5]_INST_0_i_2_n_0 ),
        .O(douta[5]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_1 
       (.I0(\douta[5]_INST_0_i_3_n_0 ),
        .I1(\douta[5]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\douta[5]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\douta[5]_INST_0_i_6_n_0 ),
        .O(\douta[5]_INST_0_i_1_n_0 ));
  MUXF7 \douta[5]_INST_0_i_10 
       (.I0(\douta[5]_INST_0_i_21_n_0 ),
        .I1(\douta[5]_INST_0_i_22_n_0 ),
        .O(\douta[5]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[5]_INST_0_i_11 
       (.I0(\douta[5]_INST_0_i_23_n_0 ),
        .I1(\douta[5]_INST_0_i_24_n_0 ),
        .O(\douta[5]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[5]_INST_0_i_12 
       (.I0(\douta[5]_INST_0_i_25_n_0 ),
        .I1(\douta[5]_INST_0_i_26_n_0 ),
        .O(\douta[5]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[5]_INST_0_i_13 
       (.I0(\douta[5]_INST_0_i_27_n_0 ),
        .I1(\douta[5]_INST_0_i_28_n_0 ),
        .O(\douta[5]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[5]_INST_0_i_14 
       (.I0(\douta[5]_INST_0_i_29_n_0 ),
        .I1(\douta[5]_INST_0_i_30_n_0 ),
        .O(\douta[5]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[5]_INST_0_i_15 
       (.I0(\douta[5]_INST_0_i_31_n_0 ),
        .I1(\douta[5]_INST_0_i_32_n_0 ),
        .O(\douta[5]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[5]_INST_0_i_16 
       (.I0(\douta[5]_INST_0_i_33_n_0 ),
        .I1(\douta[5]_INST_0_i_34_n_0 ),
        .O(\douta[5]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_17 
       (.I0(douta_array[541]),
        .I1(douta_array[533]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[525]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[517]),
        .O(\douta[5]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_18 
       (.I0(douta_array[573]),
        .I1(douta_array[565]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[557]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[549]),
        .O(\douta[5]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_19 
       (.I0(douta_array[413]),
        .I1(douta_array[405]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[397]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[389]),
        .O(\douta[5]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \douta[5]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\douta[5]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\douta[5]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\douta[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_20 
       (.I0(douta_array[445]),
        .I1(douta_array[437]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[429]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[421]),
        .O(\douta[5]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_21 
       (.I0(douta_array[477]),
        .I1(douta_array[469]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[461]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[453]),
        .O(\douta[5]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_22 
       (.I0(douta_array[509]),
        .I1(douta_array[501]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[493]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[485]),
        .O(\douta[5]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_23 
       (.I0(douta_array[285]),
        .I1(douta_array[277]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[269]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[261]),
        .O(\douta[5]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_24 
       (.I0(douta_array[317]),
        .I1(douta_array[309]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[301]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[293]),
        .O(\douta[5]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_25 
       (.I0(douta_array[349]),
        .I1(douta_array[341]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[333]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[325]),
        .O(\douta[5]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_26 
       (.I0(douta_array[381]),
        .I1(douta_array[373]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[365]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[357]),
        .O(\douta[5]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_27 
       (.I0(douta_array[157]),
        .I1(douta_array[149]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[141]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[133]),
        .O(\douta[5]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_28 
       (.I0(douta_array[189]),
        .I1(douta_array[181]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[173]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[165]),
        .O(\douta[5]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_29 
       (.I0(douta_array[221]),
        .I1(douta_array[213]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[205]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[197]),
        .O(\douta[5]_INST_0_i_29_n_0 ));
  MUXF8 \douta[5]_INST_0_i_3 
       (.I0(\douta[5]_INST_0_i_9_n_0 ),
        .I1(\douta[5]_INST_0_i_10_n_0 ),
        .O(\douta[5]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_30 
       (.I0(douta_array[253]),
        .I1(douta_array[245]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[237]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[229]),
        .O(\douta[5]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_31 
       (.I0(douta_array[29]),
        .I1(douta_array[21]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[13]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[5]),
        .O(\douta[5]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_32 
       (.I0(douta_array[61]),
        .I1(douta_array[53]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[45]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[37]),
        .O(\douta[5]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_33 
       (.I0(douta_array[93]),
        .I1(douta_array[85]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[77]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[69]),
        .O(\douta[5]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_34 
       (.I0(douta_array[125]),
        .I1(douta_array[117]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[109]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[101]),
        .O(\douta[5]_INST_0_i_34_n_0 ));
  MUXF8 \douta[5]_INST_0_i_4 
       (.I0(\douta[5]_INST_0_i_11_n_0 ),
        .I1(\douta[5]_INST_0_i_12_n_0 ),
        .O(\douta[5]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[5]_INST_0_i_5 
       (.I0(\douta[5]_INST_0_i_13_n_0 ),
        .I1(\douta[5]_INST_0_i_14_n_0 ),
        .O(\douta[5]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[5]_INST_0_i_6 
       (.I0(\douta[5]_INST_0_i_15_n_0 ),
        .I1(\douta[5]_INST_0_i_16_n_0 ),
        .O(\douta[5]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[5]_INST_0_i_7 
       (.I0(douta_array[581]),
        .I1(sel_pipe_d1[0]),
        .I2(douta_array[589]),
        .I3(sel_pipe_d1[1]),
        .I4(douta_array[597]),
        .I5(sel_pipe_d1[2]),
        .O(\douta[5]_INST_0_i_7_n_0 ));
  MUXF7 \douta[5]_INST_0_i_8 
       (.I0(\douta[5]_INST_0_i_17_n_0 ),
        .I1(\douta[5]_INST_0_i_18_n_0 ),
        .O(\douta[5]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[5]_INST_0_i_9 
       (.I0(\douta[5]_INST_0_i_19_n_0 ),
        .I1(\douta[5]_INST_0_i_20_n_0 ),
        .O(\douta[5]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[6]_INST_0 
       (.I0(\douta[6]_INST_0_i_1_n_0 ),
        .I1(\douta[6]_INST_0_i_2_n_0 ),
        .O(douta[6]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_1 
       (.I0(\douta[6]_INST_0_i_3_n_0 ),
        .I1(\douta[6]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\douta[6]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\douta[6]_INST_0_i_6_n_0 ),
        .O(\douta[6]_INST_0_i_1_n_0 ));
  MUXF7 \douta[6]_INST_0_i_10 
       (.I0(\douta[6]_INST_0_i_21_n_0 ),
        .I1(\douta[6]_INST_0_i_22_n_0 ),
        .O(\douta[6]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[6]_INST_0_i_11 
       (.I0(\douta[6]_INST_0_i_23_n_0 ),
        .I1(\douta[6]_INST_0_i_24_n_0 ),
        .O(\douta[6]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[6]_INST_0_i_12 
       (.I0(\douta[6]_INST_0_i_25_n_0 ),
        .I1(\douta[6]_INST_0_i_26_n_0 ),
        .O(\douta[6]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[6]_INST_0_i_13 
       (.I0(\douta[6]_INST_0_i_27_n_0 ),
        .I1(\douta[6]_INST_0_i_28_n_0 ),
        .O(\douta[6]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[6]_INST_0_i_14 
       (.I0(\douta[6]_INST_0_i_29_n_0 ),
        .I1(\douta[6]_INST_0_i_30_n_0 ),
        .O(\douta[6]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[6]_INST_0_i_15 
       (.I0(\douta[6]_INST_0_i_31_n_0 ),
        .I1(\douta[6]_INST_0_i_32_n_0 ),
        .O(\douta[6]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[6]_INST_0_i_16 
       (.I0(\douta[6]_INST_0_i_33_n_0 ),
        .I1(\douta[6]_INST_0_i_34_n_0 ),
        .O(\douta[6]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_17 
       (.I0(douta_array[542]),
        .I1(douta_array[534]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[526]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[518]),
        .O(\douta[6]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_18 
       (.I0(douta_array[574]),
        .I1(douta_array[566]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[558]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[550]),
        .O(\douta[6]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_19 
       (.I0(douta_array[414]),
        .I1(douta_array[406]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[398]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[390]),
        .O(\douta[6]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \douta[6]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\douta[6]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\douta[6]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\douta[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_20 
       (.I0(douta_array[446]),
        .I1(douta_array[438]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[430]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[422]),
        .O(\douta[6]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_21 
       (.I0(douta_array[478]),
        .I1(douta_array[470]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[462]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[454]),
        .O(\douta[6]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_22 
       (.I0(douta_array[510]),
        .I1(douta_array[502]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[494]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[486]),
        .O(\douta[6]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_23 
       (.I0(douta_array[286]),
        .I1(douta_array[278]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[270]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[262]),
        .O(\douta[6]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_24 
       (.I0(douta_array[318]),
        .I1(douta_array[310]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[302]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[294]),
        .O(\douta[6]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_25 
       (.I0(douta_array[350]),
        .I1(douta_array[342]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[334]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[326]),
        .O(\douta[6]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_26 
       (.I0(douta_array[382]),
        .I1(douta_array[374]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[366]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[358]),
        .O(\douta[6]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_27 
       (.I0(douta_array[158]),
        .I1(douta_array[150]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[142]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[134]),
        .O(\douta[6]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_28 
       (.I0(douta_array[190]),
        .I1(douta_array[182]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[174]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[166]),
        .O(\douta[6]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_29 
       (.I0(douta_array[222]),
        .I1(douta_array[214]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[206]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[198]),
        .O(\douta[6]_INST_0_i_29_n_0 ));
  MUXF8 \douta[6]_INST_0_i_3 
       (.I0(\douta[6]_INST_0_i_9_n_0 ),
        .I1(\douta[6]_INST_0_i_10_n_0 ),
        .O(\douta[6]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_30 
       (.I0(douta_array[254]),
        .I1(douta_array[246]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[238]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[230]),
        .O(\douta[6]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_31 
       (.I0(douta_array[30]),
        .I1(douta_array[22]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[14]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[6]),
        .O(\douta[6]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_32 
       (.I0(douta_array[62]),
        .I1(douta_array[54]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[46]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[38]),
        .O(\douta[6]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_33 
       (.I0(douta_array[94]),
        .I1(douta_array[86]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[78]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[70]),
        .O(\douta[6]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_34 
       (.I0(douta_array[126]),
        .I1(douta_array[118]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[110]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[102]),
        .O(\douta[6]_INST_0_i_34_n_0 ));
  MUXF8 \douta[6]_INST_0_i_4 
       (.I0(\douta[6]_INST_0_i_11_n_0 ),
        .I1(\douta[6]_INST_0_i_12_n_0 ),
        .O(\douta[6]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[6]_INST_0_i_5 
       (.I0(\douta[6]_INST_0_i_13_n_0 ),
        .I1(\douta[6]_INST_0_i_14_n_0 ),
        .O(\douta[6]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[6]_INST_0_i_6 
       (.I0(\douta[6]_INST_0_i_15_n_0 ),
        .I1(\douta[6]_INST_0_i_16_n_0 ),
        .O(\douta[6]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[6]_INST_0_i_7 
       (.I0(douta_array[582]),
        .I1(sel_pipe_d1[0]),
        .I2(douta_array[590]),
        .I3(sel_pipe_d1[1]),
        .I4(douta_array[598]),
        .I5(sel_pipe_d1[2]),
        .O(\douta[6]_INST_0_i_7_n_0 ));
  MUXF7 \douta[6]_INST_0_i_8 
       (.I0(\douta[6]_INST_0_i_17_n_0 ),
        .I1(\douta[6]_INST_0_i_18_n_0 ),
        .O(\douta[6]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[6]_INST_0_i_9 
       (.I0(\douta[6]_INST_0_i_19_n_0 ),
        .I1(\douta[6]_INST_0_i_20_n_0 ),
        .O(\douta[6]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[7]_INST_0 
       (.I0(\douta[7]_INST_0_i_1_n_0 ),
        .I1(\douta[7]_INST_0_i_2_n_0 ),
        .O(douta[7]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_1 
       (.I0(\douta[7]_INST_0_i_3_n_0 ),
        .I1(\douta[7]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\douta[7]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\douta[7]_INST_0_i_6_n_0 ),
        .O(\douta[7]_INST_0_i_1_n_0 ));
  MUXF7 \douta[7]_INST_0_i_10 
       (.I0(\douta[7]_INST_0_i_21_n_0 ),
        .I1(\douta[7]_INST_0_i_22_n_0 ),
        .O(\douta[7]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[7]_INST_0_i_11 
       (.I0(\douta[7]_INST_0_i_23_n_0 ),
        .I1(\douta[7]_INST_0_i_24_n_0 ),
        .O(\douta[7]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[7]_INST_0_i_12 
       (.I0(\douta[7]_INST_0_i_25_n_0 ),
        .I1(\douta[7]_INST_0_i_26_n_0 ),
        .O(\douta[7]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[7]_INST_0_i_13 
       (.I0(\douta[7]_INST_0_i_27_n_0 ),
        .I1(\douta[7]_INST_0_i_28_n_0 ),
        .O(\douta[7]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[7]_INST_0_i_14 
       (.I0(\douta[7]_INST_0_i_29_n_0 ),
        .I1(\douta[7]_INST_0_i_30_n_0 ),
        .O(\douta[7]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[7]_INST_0_i_15 
       (.I0(\douta[7]_INST_0_i_31_n_0 ),
        .I1(\douta[7]_INST_0_i_32_n_0 ),
        .O(\douta[7]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[7]_INST_0_i_16 
       (.I0(\douta[7]_INST_0_i_33_n_0 ),
        .I1(\douta[7]_INST_0_i_34_n_0 ),
        .O(\douta[7]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_17 
       (.I0(douta_array[543]),
        .I1(douta_array[535]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[527]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[519]),
        .O(\douta[7]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_18 
       (.I0(douta_array[575]),
        .I1(douta_array[567]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[559]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[551]),
        .O(\douta[7]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_19 
       (.I0(douta_array[415]),
        .I1(douta_array[407]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[399]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[391]),
        .O(\douta[7]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \douta[7]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\douta[7]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\douta[7]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\douta[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_20 
       (.I0(douta_array[447]),
        .I1(douta_array[439]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[431]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[423]),
        .O(\douta[7]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_21 
       (.I0(douta_array[479]),
        .I1(douta_array[471]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[463]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[455]),
        .O(\douta[7]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_22 
       (.I0(douta_array[511]),
        .I1(douta_array[503]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[495]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[487]),
        .O(\douta[7]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_23 
       (.I0(douta_array[287]),
        .I1(douta_array[279]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[271]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[263]),
        .O(\douta[7]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_24 
       (.I0(douta_array[319]),
        .I1(douta_array[311]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[303]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[295]),
        .O(\douta[7]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_25 
       (.I0(douta_array[351]),
        .I1(douta_array[343]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[335]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[327]),
        .O(\douta[7]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_26 
       (.I0(douta_array[383]),
        .I1(douta_array[375]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[367]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[359]),
        .O(\douta[7]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_27 
       (.I0(douta_array[159]),
        .I1(douta_array[151]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[143]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[135]),
        .O(\douta[7]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_28 
       (.I0(douta_array[191]),
        .I1(douta_array[183]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[175]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[167]),
        .O(\douta[7]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_29 
       (.I0(douta_array[223]),
        .I1(douta_array[215]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[207]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[199]),
        .O(\douta[7]_INST_0_i_29_n_0 ));
  MUXF8 \douta[7]_INST_0_i_3 
       (.I0(\douta[7]_INST_0_i_9_n_0 ),
        .I1(\douta[7]_INST_0_i_10_n_0 ),
        .O(\douta[7]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_30 
       (.I0(douta_array[255]),
        .I1(douta_array[247]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[239]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[231]),
        .O(\douta[7]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_31 
       (.I0(douta_array[31]),
        .I1(douta_array[23]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[15]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[7]),
        .O(\douta[7]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_32 
       (.I0(douta_array[63]),
        .I1(douta_array[55]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[47]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[39]),
        .O(\douta[7]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_33 
       (.I0(douta_array[95]),
        .I1(douta_array[87]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[79]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[71]),
        .O(\douta[7]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_34 
       (.I0(douta_array[127]),
        .I1(douta_array[119]),
        .I2(sel_pipe_d1[1]),
        .I3(douta_array[111]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[103]),
        .O(\douta[7]_INST_0_i_34_n_0 ));
  MUXF8 \douta[7]_INST_0_i_4 
       (.I0(\douta[7]_INST_0_i_11_n_0 ),
        .I1(\douta[7]_INST_0_i_12_n_0 ),
        .O(\douta[7]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[7]_INST_0_i_5 
       (.I0(\douta[7]_INST_0_i_13_n_0 ),
        .I1(\douta[7]_INST_0_i_14_n_0 ),
        .O(\douta[7]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \douta[7]_INST_0_i_6 
       (.I0(\douta[7]_INST_0_i_15_n_0 ),
        .I1(\douta[7]_INST_0_i_16_n_0 ),
        .O(\douta[7]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[7]_INST_0_i_7 
       (.I0(douta_array[583]),
        .I1(sel_pipe_d1[0]),
        .I2(douta_array[591]),
        .I3(sel_pipe_d1[1]),
        .I4(douta_array[599]),
        .I5(sel_pipe_d1[2]),
        .O(\douta[7]_INST_0_i_7_n_0 ));
  MUXF7 \douta[7]_INST_0_i_8 
       (.I0(\douta[7]_INST_0_i_17_n_0 ),
        .I1(\douta[7]_INST_0_i_18_n_0 ),
        .O(\douta[7]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \douta[7]_INST_0_i_9 
       (.I0(\douta[7]_INST_0_i_19_n_0 ),
        .I1(\douta[7]_INST_0_i_20_n_0 ),
        .O(\douta[7]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(sel_pipe[0]),
        .Q(sel_pipe_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2] 
       (.C(clka),
        .CE(ena),
        .D(sel_pipe[2]),
        .Q(sel_pipe_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3] 
       (.C(clka),
        .CE(ena),
        .D(sel_pipe[3]),
        .Q(sel_pipe_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4] 
       (.C(clka),
        .CE(ena),
        .D(sel_pipe[4]),
        .Q(sel_pipe_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5] 
       (.C(clka),
        .CE(ena),
        .D(sel_pipe[5]),
        .Q(sel_pipe_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] 
       (.C(clka),
        .CE(ena),
        .D(sel_pipe[6]),
        .Q(sel_pipe_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(ena),
        .D(addra[2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(clka),
        .CE(ena),
        .D(addra[3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(clka),
        .CE(ena),
        .D(addra[4]),
        .Q(sel_pipe[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[5] 
       (.C(clka),
        .CE(ena),
        .D(addra[5]),
        .Q(sel_pipe[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[6] 
       (.C(clka),
        .CE(ena),
        .D(addra[6]),
        .Q(sel_pipe[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module design_1_blk_mem_gen_mux__parameterized0
   (doutb,
    doutb_array,
    enb,
    addrb,
    clkb);
  output [7:0]doutb;
  input [599:0]doutb_array;
  input enb;
  input [6:0]addrb;
  input clkb;

  wire [6:0]addrb;
  wire clkb;
  wire [7:0]doutb;
  wire \doutb[0]_INST_0_i_10_n_0 ;
  wire \doutb[0]_INST_0_i_11_n_0 ;
  wire \doutb[0]_INST_0_i_12_n_0 ;
  wire \doutb[0]_INST_0_i_13_n_0 ;
  wire \doutb[0]_INST_0_i_14_n_0 ;
  wire \doutb[0]_INST_0_i_15_n_0 ;
  wire \doutb[0]_INST_0_i_16_n_0 ;
  wire \doutb[0]_INST_0_i_17_n_0 ;
  wire \doutb[0]_INST_0_i_18_n_0 ;
  wire \doutb[0]_INST_0_i_19_n_0 ;
  wire \doutb[0]_INST_0_i_1_n_0 ;
  wire \doutb[0]_INST_0_i_20_n_0 ;
  wire \doutb[0]_INST_0_i_21_n_0 ;
  wire \doutb[0]_INST_0_i_22_n_0 ;
  wire \doutb[0]_INST_0_i_23_n_0 ;
  wire \doutb[0]_INST_0_i_24_n_0 ;
  wire \doutb[0]_INST_0_i_25_n_0 ;
  wire \doutb[0]_INST_0_i_26_n_0 ;
  wire \doutb[0]_INST_0_i_27_n_0 ;
  wire \doutb[0]_INST_0_i_28_n_0 ;
  wire \doutb[0]_INST_0_i_29_n_0 ;
  wire \doutb[0]_INST_0_i_2_n_0 ;
  wire \doutb[0]_INST_0_i_30_n_0 ;
  wire \doutb[0]_INST_0_i_31_n_0 ;
  wire \doutb[0]_INST_0_i_32_n_0 ;
  wire \doutb[0]_INST_0_i_33_n_0 ;
  wire \doutb[0]_INST_0_i_34_n_0 ;
  wire \doutb[0]_INST_0_i_3_n_0 ;
  wire \doutb[0]_INST_0_i_4_n_0 ;
  wire \doutb[0]_INST_0_i_5_n_0 ;
  wire \doutb[0]_INST_0_i_6_n_0 ;
  wire \doutb[0]_INST_0_i_7_n_0 ;
  wire \doutb[0]_INST_0_i_8_n_0 ;
  wire \doutb[0]_INST_0_i_9_n_0 ;
  wire \doutb[1]_INST_0_i_10_n_0 ;
  wire \doutb[1]_INST_0_i_11_n_0 ;
  wire \doutb[1]_INST_0_i_12_n_0 ;
  wire \doutb[1]_INST_0_i_13_n_0 ;
  wire \doutb[1]_INST_0_i_14_n_0 ;
  wire \doutb[1]_INST_0_i_15_n_0 ;
  wire \doutb[1]_INST_0_i_16_n_0 ;
  wire \doutb[1]_INST_0_i_17_n_0 ;
  wire \doutb[1]_INST_0_i_18_n_0 ;
  wire \doutb[1]_INST_0_i_19_n_0 ;
  wire \doutb[1]_INST_0_i_1_n_0 ;
  wire \doutb[1]_INST_0_i_20_n_0 ;
  wire \doutb[1]_INST_0_i_21_n_0 ;
  wire \doutb[1]_INST_0_i_22_n_0 ;
  wire \doutb[1]_INST_0_i_23_n_0 ;
  wire \doutb[1]_INST_0_i_24_n_0 ;
  wire \doutb[1]_INST_0_i_25_n_0 ;
  wire \doutb[1]_INST_0_i_26_n_0 ;
  wire \doutb[1]_INST_0_i_27_n_0 ;
  wire \doutb[1]_INST_0_i_28_n_0 ;
  wire \doutb[1]_INST_0_i_29_n_0 ;
  wire \doutb[1]_INST_0_i_2_n_0 ;
  wire \doutb[1]_INST_0_i_30_n_0 ;
  wire \doutb[1]_INST_0_i_31_n_0 ;
  wire \doutb[1]_INST_0_i_32_n_0 ;
  wire \doutb[1]_INST_0_i_33_n_0 ;
  wire \doutb[1]_INST_0_i_34_n_0 ;
  wire \doutb[1]_INST_0_i_3_n_0 ;
  wire \doutb[1]_INST_0_i_4_n_0 ;
  wire \doutb[1]_INST_0_i_5_n_0 ;
  wire \doutb[1]_INST_0_i_6_n_0 ;
  wire \doutb[1]_INST_0_i_7_n_0 ;
  wire \doutb[1]_INST_0_i_8_n_0 ;
  wire \doutb[1]_INST_0_i_9_n_0 ;
  wire \doutb[2]_INST_0_i_10_n_0 ;
  wire \doutb[2]_INST_0_i_11_n_0 ;
  wire \doutb[2]_INST_0_i_12_n_0 ;
  wire \doutb[2]_INST_0_i_13_n_0 ;
  wire \doutb[2]_INST_0_i_14_n_0 ;
  wire \doutb[2]_INST_0_i_15_n_0 ;
  wire \doutb[2]_INST_0_i_16_n_0 ;
  wire \doutb[2]_INST_0_i_17_n_0 ;
  wire \doutb[2]_INST_0_i_18_n_0 ;
  wire \doutb[2]_INST_0_i_19_n_0 ;
  wire \doutb[2]_INST_0_i_1_n_0 ;
  wire \doutb[2]_INST_0_i_20_n_0 ;
  wire \doutb[2]_INST_0_i_21_n_0 ;
  wire \doutb[2]_INST_0_i_22_n_0 ;
  wire \doutb[2]_INST_0_i_23_n_0 ;
  wire \doutb[2]_INST_0_i_24_n_0 ;
  wire \doutb[2]_INST_0_i_25_n_0 ;
  wire \doutb[2]_INST_0_i_26_n_0 ;
  wire \doutb[2]_INST_0_i_27_n_0 ;
  wire \doutb[2]_INST_0_i_28_n_0 ;
  wire \doutb[2]_INST_0_i_29_n_0 ;
  wire \doutb[2]_INST_0_i_2_n_0 ;
  wire \doutb[2]_INST_0_i_30_n_0 ;
  wire \doutb[2]_INST_0_i_31_n_0 ;
  wire \doutb[2]_INST_0_i_32_n_0 ;
  wire \doutb[2]_INST_0_i_33_n_0 ;
  wire \doutb[2]_INST_0_i_34_n_0 ;
  wire \doutb[2]_INST_0_i_3_n_0 ;
  wire \doutb[2]_INST_0_i_4_n_0 ;
  wire \doutb[2]_INST_0_i_5_n_0 ;
  wire \doutb[2]_INST_0_i_6_n_0 ;
  wire \doutb[2]_INST_0_i_7_n_0 ;
  wire \doutb[2]_INST_0_i_8_n_0 ;
  wire \doutb[2]_INST_0_i_9_n_0 ;
  wire \doutb[3]_INST_0_i_10_n_0 ;
  wire \doutb[3]_INST_0_i_11_n_0 ;
  wire \doutb[3]_INST_0_i_12_n_0 ;
  wire \doutb[3]_INST_0_i_13_n_0 ;
  wire \doutb[3]_INST_0_i_14_n_0 ;
  wire \doutb[3]_INST_0_i_15_n_0 ;
  wire \doutb[3]_INST_0_i_16_n_0 ;
  wire \doutb[3]_INST_0_i_17_n_0 ;
  wire \doutb[3]_INST_0_i_18_n_0 ;
  wire \doutb[3]_INST_0_i_19_n_0 ;
  wire \doutb[3]_INST_0_i_1_n_0 ;
  wire \doutb[3]_INST_0_i_20_n_0 ;
  wire \doutb[3]_INST_0_i_21_n_0 ;
  wire \doutb[3]_INST_0_i_22_n_0 ;
  wire \doutb[3]_INST_0_i_23_n_0 ;
  wire \doutb[3]_INST_0_i_24_n_0 ;
  wire \doutb[3]_INST_0_i_25_n_0 ;
  wire \doutb[3]_INST_0_i_26_n_0 ;
  wire \doutb[3]_INST_0_i_27_n_0 ;
  wire \doutb[3]_INST_0_i_28_n_0 ;
  wire \doutb[3]_INST_0_i_29_n_0 ;
  wire \doutb[3]_INST_0_i_2_n_0 ;
  wire \doutb[3]_INST_0_i_30_n_0 ;
  wire \doutb[3]_INST_0_i_31_n_0 ;
  wire \doutb[3]_INST_0_i_32_n_0 ;
  wire \doutb[3]_INST_0_i_33_n_0 ;
  wire \doutb[3]_INST_0_i_34_n_0 ;
  wire \doutb[3]_INST_0_i_3_n_0 ;
  wire \doutb[3]_INST_0_i_4_n_0 ;
  wire \doutb[3]_INST_0_i_5_n_0 ;
  wire \doutb[3]_INST_0_i_6_n_0 ;
  wire \doutb[3]_INST_0_i_7_n_0 ;
  wire \doutb[3]_INST_0_i_8_n_0 ;
  wire \doutb[3]_INST_0_i_9_n_0 ;
  wire \doutb[4]_INST_0_i_10_n_0 ;
  wire \doutb[4]_INST_0_i_11_n_0 ;
  wire \doutb[4]_INST_0_i_12_n_0 ;
  wire \doutb[4]_INST_0_i_13_n_0 ;
  wire \doutb[4]_INST_0_i_14_n_0 ;
  wire \doutb[4]_INST_0_i_15_n_0 ;
  wire \doutb[4]_INST_0_i_16_n_0 ;
  wire \doutb[4]_INST_0_i_17_n_0 ;
  wire \doutb[4]_INST_0_i_18_n_0 ;
  wire \doutb[4]_INST_0_i_19_n_0 ;
  wire \doutb[4]_INST_0_i_1_n_0 ;
  wire \doutb[4]_INST_0_i_20_n_0 ;
  wire \doutb[4]_INST_0_i_21_n_0 ;
  wire \doutb[4]_INST_0_i_22_n_0 ;
  wire \doutb[4]_INST_0_i_23_n_0 ;
  wire \doutb[4]_INST_0_i_24_n_0 ;
  wire \doutb[4]_INST_0_i_25_n_0 ;
  wire \doutb[4]_INST_0_i_26_n_0 ;
  wire \doutb[4]_INST_0_i_27_n_0 ;
  wire \doutb[4]_INST_0_i_28_n_0 ;
  wire \doutb[4]_INST_0_i_29_n_0 ;
  wire \doutb[4]_INST_0_i_2_n_0 ;
  wire \doutb[4]_INST_0_i_30_n_0 ;
  wire \doutb[4]_INST_0_i_31_n_0 ;
  wire \doutb[4]_INST_0_i_32_n_0 ;
  wire \doutb[4]_INST_0_i_33_n_0 ;
  wire \doutb[4]_INST_0_i_34_n_0 ;
  wire \doutb[4]_INST_0_i_3_n_0 ;
  wire \doutb[4]_INST_0_i_4_n_0 ;
  wire \doutb[4]_INST_0_i_5_n_0 ;
  wire \doutb[4]_INST_0_i_6_n_0 ;
  wire \doutb[4]_INST_0_i_7_n_0 ;
  wire \doutb[4]_INST_0_i_8_n_0 ;
  wire \doutb[4]_INST_0_i_9_n_0 ;
  wire \doutb[5]_INST_0_i_10_n_0 ;
  wire \doutb[5]_INST_0_i_11_n_0 ;
  wire \doutb[5]_INST_0_i_12_n_0 ;
  wire \doutb[5]_INST_0_i_13_n_0 ;
  wire \doutb[5]_INST_0_i_14_n_0 ;
  wire \doutb[5]_INST_0_i_15_n_0 ;
  wire \doutb[5]_INST_0_i_16_n_0 ;
  wire \doutb[5]_INST_0_i_17_n_0 ;
  wire \doutb[5]_INST_0_i_18_n_0 ;
  wire \doutb[5]_INST_0_i_19_n_0 ;
  wire \doutb[5]_INST_0_i_1_n_0 ;
  wire \doutb[5]_INST_0_i_20_n_0 ;
  wire \doutb[5]_INST_0_i_21_n_0 ;
  wire \doutb[5]_INST_0_i_22_n_0 ;
  wire \doutb[5]_INST_0_i_23_n_0 ;
  wire \doutb[5]_INST_0_i_24_n_0 ;
  wire \doutb[5]_INST_0_i_25_n_0 ;
  wire \doutb[5]_INST_0_i_26_n_0 ;
  wire \doutb[5]_INST_0_i_27_n_0 ;
  wire \doutb[5]_INST_0_i_28_n_0 ;
  wire \doutb[5]_INST_0_i_29_n_0 ;
  wire \doutb[5]_INST_0_i_2_n_0 ;
  wire \doutb[5]_INST_0_i_30_n_0 ;
  wire \doutb[5]_INST_0_i_31_n_0 ;
  wire \doutb[5]_INST_0_i_32_n_0 ;
  wire \doutb[5]_INST_0_i_33_n_0 ;
  wire \doutb[5]_INST_0_i_34_n_0 ;
  wire \doutb[5]_INST_0_i_3_n_0 ;
  wire \doutb[5]_INST_0_i_4_n_0 ;
  wire \doutb[5]_INST_0_i_5_n_0 ;
  wire \doutb[5]_INST_0_i_6_n_0 ;
  wire \doutb[5]_INST_0_i_7_n_0 ;
  wire \doutb[5]_INST_0_i_8_n_0 ;
  wire \doutb[5]_INST_0_i_9_n_0 ;
  wire \doutb[6]_INST_0_i_10_n_0 ;
  wire \doutb[6]_INST_0_i_11_n_0 ;
  wire \doutb[6]_INST_0_i_12_n_0 ;
  wire \doutb[6]_INST_0_i_13_n_0 ;
  wire \doutb[6]_INST_0_i_14_n_0 ;
  wire \doutb[6]_INST_0_i_15_n_0 ;
  wire \doutb[6]_INST_0_i_16_n_0 ;
  wire \doutb[6]_INST_0_i_17_n_0 ;
  wire \doutb[6]_INST_0_i_18_n_0 ;
  wire \doutb[6]_INST_0_i_19_n_0 ;
  wire \doutb[6]_INST_0_i_1_n_0 ;
  wire \doutb[6]_INST_0_i_20_n_0 ;
  wire \doutb[6]_INST_0_i_21_n_0 ;
  wire \doutb[6]_INST_0_i_22_n_0 ;
  wire \doutb[6]_INST_0_i_23_n_0 ;
  wire \doutb[6]_INST_0_i_24_n_0 ;
  wire \doutb[6]_INST_0_i_25_n_0 ;
  wire \doutb[6]_INST_0_i_26_n_0 ;
  wire \doutb[6]_INST_0_i_27_n_0 ;
  wire \doutb[6]_INST_0_i_28_n_0 ;
  wire \doutb[6]_INST_0_i_29_n_0 ;
  wire \doutb[6]_INST_0_i_2_n_0 ;
  wire \doutb[6]_INST_0_i_30_n_0 ;
  wire \doutb[6]_INST_0_i_31_n_0 ;
  wire \doutb[6]_INST_0_i_32_n_0 ;
  wire \doutb[6]_INST_0_i_33_n_0 ;
  wire \doutb[6]_INST_0_i_34_n_0 ;
  wire \doutb[6]_INST_0_i_3_n_0 ;
  wire \doutb[6]_INST_0_i_4_n_0 ;
  wire \doutb[6]_INST_0_i_5_n_0 ;
  wire \doutb[6]_INST_0_i_6_n_0 ;
  wire \doutb[6]_INST_0_i_7_n_0 ;
  wire \doutb[6]_INST_0_i_8_n_0 ;
  wire \doutb[6]_INST_0_i_9_n_0 ;
  wire \doutb[7]_INST_0_i_10_n_0 ;
  wire \doutb[7]_INST_0_i_11_n_0 ;
  wire \doutb[7]_INST_0_i_12_n_0 ;
  wire \doutb[7]_INST_0_i_13_n_0 ;
  wire \doutb[7]_INST_0_i_14_n_0 ;
  wire \doutb[7]_INST_0_i_15_n_0 ;
  wire \doutb[7]_INST_0_i_16_n_0 ;
  wire \doutb[7]_INST_0_i_17_n_0 ;
  wire \doutb[7]_INST_0_i_18_n_0 ;
  wire \doutb[7]_INST_0_i_19_n_0 ;
  wire \doutb[7]_INST_0_i_1_n_0 ;
  wire \doutb[7]_INST_0_i_20_n_0 ;
  wire \doutb[7]_INST_0_i_21_n_0 ;
  wire \doutb[7]_INST_0_i_22_n_0 ;
  wire \doutb[7]_INST_0_i_23_n_0 ;
  wire \doutb[7]_INST_0_i_24_n_0 ;
  wire \doutb[7]_INST_0_i_25_n_0 ;
  wire \doutb[7]_INST_0_i_26_n_0 ;
  wire \doutb[7]_INST_0_i_27_n_0 ;
  wire \doutb[7]_INST_0_i_28_n_0 ;
  wire \doutb[7]_INST_0_i_29_n_0 ;
  wire \doutb[7]_INST_0_i_2_n_0 ;
  wire \doutb[7]_INST_0_i_30_n_0 ;
  wire \doutb[7]_INST_0_i_31_n_0 ;
  wire \doutb[7]_INST_0_i_32_n_0 ;
  wire \doutb[7]_INST_0_i_33_n_0 ;
  wire \doutb[7]_INST_0_i_34_n_0 ;
  wire \doutb[7]_INST_0_i_3_n_0 ;
  wire \doutb[7]_INST_0_i_4_n_0 ;
  wire \doutb[7]_INST_0_i_5_n_0 ;
  wire \doutb[7]_INST_0_i_6_n_0 ;
  wire \doutb[7]_INST_0_i_7_n_0 ;
  wire \doutb[7]_INST_0_i_8_n_0 ;
  wire \doutb[7]_INST_0_i_9_n_0 ;
  wire [599:0]doutb_array;
  wire enb;
  wire [6:0]sel_pipe;
  wire [6:0]sel_pipe_d1;

  MUXF7 \doutb[0]_INST_0 
       (.I0(\doutb[0]_INST_0_i_1_n_0 ),
        .I1(\doutb[0]_INST_0_i_2_n_0 ),
        .O(doutb[0]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_1 
       (.I0(\doutb[0]_INST_0_i_3_n_0 ),
        .I1(\doutb[0]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\doutb[0]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\doutb[0]_INST_0_i_6_n_0 ),
        .O(\doutb[0]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[0]_INST_0_i_10 
       (.I0(\doutb[0]_INST_0_i_21_n_0 ),
        .I1(\doutb[0]_INST_0_i_22_n_0 ),
        .O(\doutb[0]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[0]_INST_0_i_11 
       (.I0(\doutb[0]_INST_0_i_23_n_0 ),
        .I1(\doutb[0]_INST_0_i_24_n_0 ),
        .O(\doutb[0]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[0]_INST_0_i_12 
       (.I0(\doutb[0]_INST_0_i_25_n_0 ),
        .I1(\doutb[0]_INST_0_i_26_n_0 ),
        .O(\doutb[0]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[0]_INST_0_i_13 
       (.I0(\doutb[0]_INST_0_i_27_n_0 ),
        .I1(\doutb[0]_INST_0_i_28_n_0 ),
        .O(\doutb[0]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[0]_INST_0_i_14 
       (.I0(\doutb[0]_INST_0_i_29_n_0 ),
        .I1(\doutb[0]_INST_0_i_30_n_0 ),
        .O(\doutb[0]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[0]_INST_0_i_15 
       (.I0(\doutb[0]_INST_0_i_31_n_0 ),
        .I1(\doutb[0]_INST_0_i_32_n_0 ),
        .O(\doutb[0]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[0]_INST_0_i_16 
       (.I0(\doutb[0]_INST_0_i_33_n_0 ),
        .I1(\doutb[0]_INST_0_i_34_n_0 ),
        .O(\doutb[0]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_17 
       (.I0(doutb_array[536]),
        .I1(doutb_array[528]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[520]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[512]),
        .O(\doutb[0]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_18 
       (.I0(doutb_array[568]),
        .I1(doutb_array[560]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[552]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[544]),
        .O(\doutb[0]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_19 
       (.I0(doutb_array[408]),
        .I1(doutb_array[400]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[392]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[384]),
        .O(\doutb[0]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \doutb[0]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\doutb[0]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\doutb[0]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\doutb[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_20 
       (.I0(doutb_array[440]),
        .I1(doutb_array[432]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[424]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[416]),
        .O(\doutb[0]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_21 
       (.I0(doutb_array[472]),
        .I1(doutb_array[464]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[456]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[448]),
        .O(\doutb[0]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_22 
       (.I0(doutb_array[504]),
        .I1(doutb_array[496]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[488]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[480]),
        .O(\doutb[0]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_23 
       (.I0(doutb_array[280]),
        .I1(doutb_array[272]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[264]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[256]),
        .O(\doutb[0]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_24 
       (.I0(doutb_array[312]),
        .I1(doutb_array[304]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[296]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[288]),
        .O(\doutb[0]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_25 
       (.I0(doutb_array[344]),
        .I1(doutb_array[336]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[328]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[320]),
        .O(\doutb[0]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_26 
       (.I0(doutb_array[376]),
        .I1(doutb_array[368]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[360]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[352]),
        .O(\doutb[0]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_27 
       (.I0(doutb_array[152]),
        .I1(doutb_array[144]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[136]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[128]),
        .O(\doutb[0]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_28 
       (.I0(doutb_array[184]),
        .I1(doutb_array[176]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[168]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[160]),
        .O(\doutb[0]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_29 
       (.I0(doutb_array[216]),
        .I1(doutb_array[208]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[200]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[192]),
        .O(\doutb[0]_INST_0_i_29_n_0 ));
  MUXF8 \doutb[0]_INST_0_i_3 
       (.I0(\doutb[0]_INST_0_i_9_n_0 ),
        .I1(\doutb[0]_INST_0_i_10_n_0 ),
        .O(\doutb[0]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_30 
       (.I0(doutb_array[248]),
        .I1(doutb_array[240]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[232]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[224]),
        .O(\doutb[0]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_31 
       (.I0(doutb_array[24]),
        .I1(doutb_array[16]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[8]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[0]),
        .O(\doutb[0]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_32 
       (.I0(doutb_array[56]),
        .I1(doutb_array[48]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[40]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[32]),
        .O(\doutb[0]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_33 
       (.I0(doutb_array[88]),
        .I1(doutb_array[80]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[72]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[64]),
        .O(\doutb[0]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_34 
       (.I0(doutb_array[120]),
        .I1(doutb_array[112]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[104]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[96]),
        .O(\doutb[0]_INST_0_i_34_n_0 ));
  MUXF8 \doutb[0]_INST_0_i_4 
       (.I0(\doutb[0]_INST_0_i_11_n_0 ),
        .I1(\doutb[0]_INST_0_i_12_n_0 ),
        .O(\doutb[0]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[0]_INST_0_i_5 
       (.I0(\doutb[0]_INST_0_i_13_n_0 ),
        .I1(\doutb[0]_INST_0_i_14_n_0 ),
        .O(\doutb[0]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[0]_INST_0_i_6 
       (.I0(\doutb[0]_INST_0_i_15_n_0 ),
        .I1(\doutb[0]_INST_0_i_16_n_0 ),
        .O(\doutb[0]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[0]_INST_0_i_7 
       (.I0(doutb_array[576]),
        .I1(sel_pipe_d1[0]),
        .I2(doutb_array[584]),
        .I3(sel_pipe_d1[1]),
        .I4(doutb_array[592]),
        .I5(sel_pipe_d1[2]),
        .O(\doutb[0]_INST_0_i_7_n_0 ));
  MUXF7 \doutb[0]_INST_0_i_8 
       (.I0(\doutb[0]_INST_0_i_17_n_0 ),
        .I1(\doutb[0]_INST_0_i_18_n_0 ),
        .O(\doutb[0]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[0]_INST_0_i_9 
       (.I0(\doutb[0]_INST_0_i_19_n_0 ),
        .I1(\doutb[0]_INST_0_i_20_n_0 ),
        .O(\doutb[0]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[1]_INST_0 
       (.I0(\doutb[1]_INST_0_i_1_n_0 ),
        .I1(\doutb[1]_INST_0_i_2_n_0 ),
        .O(doutb[1]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_1 
       (.I0(\doutb[1]_INST_0_i_3_n_0 ),
        .I1(\doutb[1]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\doutb[1]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\doutb[1]_INST_0_i_6_n_0 ),
        .O(\doutb[1]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[1]_INST_0_i_10 
       (.I0(\doutb[1]_INST_0_i_21_n_0 ),
        .I1(\doutb[1]_INST_0_i_22_n_0 ),
        .O(\doutb[1]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[1]_INST_0_i_11 
       (.I0(\doutb[1]_INST_0_i_23_n_0 ),
        .I1(\doutb[1]_INST_0_i_24_n_0 ),
        .O(\doutb[1]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[1]_INST_0_i_12 
       (.I0(\doutb[1]_INST_0_i_25_n_0 ),
        .I1(\doutb[1]_INST_0_i_26_n_0 ),
        .O(\doutb[1]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[1]_INST_0_i_13 
       (.I0(\doutb[1]_INST_0_i_27_n_0 ),
        .I1(\doutb[1]_INST_0_i_28_n_0 ),
        .O(\doutb[1]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[1]_INST_0_i_14 
       (.I0(\doutb[1]_INST_0_i_29_n_0 ),
        .I1(\doutb[1]_INST_0_i_30_n_0 ),
        .O(\doutb[1]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[1]_INST_0_i_15 
       (.I0(\doutb[1]_INST_0_i_31_n_0 ),
        .I1(\doutb[1]_INST_0_i_32_n_0 ),
        .O(\doutb[1]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[1]_INST_0_i_16 
       (.I0(\doutb[1]_INST_0_i_33_n_0 ),
        .I1(\doutb[1]_INST_0_i_34_n_0 ),
        .O(\doutb[1]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_17 
       (.I0(doutb_array[537]),
        .I1(doutb_array[529]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[521]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[513]),
        .O(\doutb[1]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_18 
       (.I0(doutb_array[569]),
        .I1(doutb_array[561]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[553]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[545]),
        .O(\doutb[1]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_19 
       (.I0(doutb_array[409]),
        .I1(doutb_array[401]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[393]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[385]),
        .O(\doutb[1]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \doutb[1]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\doutb[1]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\doutb[1]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\doutb[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_20 
       (.I0(doutb_array[441]),
        .I1(doutb_array[433]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[425]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[417]),
        .O(\doutb[1]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_21 
       (.I0(doutb_array[473]),
        .I1(doutb_array[465]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[457]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[449]),
        .O(\doutb[1]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_22 
       (.I0(doutb_array[505]),
        .I1(doutb_array[497]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[489]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[481]),
        .O(\doutb[1]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_23 
       (.I0(doutb_array[281]),
        .I1(doutb_array[273]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[265]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[257]),
        .O(\doutb[1]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_24 
       (.I0(doutb_array[313]),
        .I1(doutb_array[305]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[297]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[289]),
        .O(\doutb[1]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_25 
       (.I0(doutb_array[345]),
        .I1(doutb_array[337]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[329]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[321]),
        .O(\doutb[1]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_26 
       (.I0(doutb_array[377]),
        .I1(doutb_array[369]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[361]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[353]),
        .O(\doutb[1]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_27 
       (.I0(doutb_array[153]),
        .I1(doutb_array[145]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[137]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[129]),
        .O(\doutb[1]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_28 
       (.I0(doutb_array[185]),
        .I1(doutb_array[177]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[169]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[161]),
        .O(\doutb[1]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_29 
       (.I0(doutb_array[217]),
        .I1(doutb_array[209]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[201]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[193]),
        .O(\doutb[1]_INST_0_i_29_n_0 ));
  MUXF8 \doutb[1]_INST_0_i_3 
       (.I0(\doutb[1]_INST_0_i_9_n_0 ),
        .I1(\doutb[1]_INST_0_i_10_n_0 ),
        .O(\doutb[1]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_30 
       (.I0(doutb_array[249]),
        .I1(doutb_array[241]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[233]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[225]),
        .O(\doutb[1]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_31 
       (.I0(doutb_array[25]),
        .I1(doutb_array[17]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[9]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[1]),
        .O(\doutb[1]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_32 
       (.I0(doutb_array[57]),
        .I1(doutb_array[49]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[41]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[33]),
        .O(\doutb[1]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_33 
       (.I0(doutb_array[89]),
        .I1(doutb_array[81]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[73]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[65]),
        .O(\doutb[1]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_34 
       (.I0(doutb_array[121]),
        .I1(doutb_array[113]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[105]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[97]),
        .O(\doutb[1]_INST_0_i_34_n_0 ));
  MUXF8 \doutb[1]_INST_0_i_4 
       (.I0(\doutb[1]_INST_0_i_11_n_0 ),
        .I1(\doutb[1]_INST_0_i_12_n_0 ),
        .O(\doutb[1]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[1]_INST_0_i_5 
       (.I0(\doutb[1]_INST_0_i_13_n_0 ),
        .I1(\doutb[1]_INST_0_i_14_n_0 ),
        .O(\doutb[1]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[1]_INST_0_i_6 
       (.I0(\doutb[1]_INST_0_i_15_n_0 ),
        .I1(\doutb[1]_INST_0_i_16_n_0 ),
        .O(\doutb[1]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[1]_INST_0_i_7 
       (.I0(doutb_array[577]),
        .I1(sel_pipe_d1[0]),
        .I2(doutb_array[585]),
        .I3(sel_pipe_d1[1]),
        .I4(doutb_array[593]),
        .I5(sel_pipe_d1[2]),
        .O(\doutb[1]_INST_0_i_7_n_0 ));
  MUXF7 \doutb[1]_INST_0_i_8 
       (.I0(\doutb[1]_INST_0_i_17_n_0 ),
        .I1(\doutb[1]_INST_0_i_18_n_0 ),
        .O(\doutb[1]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[1]_INST_0_i_9 
       (.I0(\doutb[1]_INST_0_i_19_n_0 ),
        .I1(\doutb[1]_INST_0_i_20_n_0 ),
        .O(\doutb[1]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[2]_INST_0 
       (.I0(\doutb[2]_INST_0_i_1_n_0 ),
        .I1(\doutb[2]_INST_0_i_2_n_0 ),
        .O(doutb[2]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_1 
       (.I0(\doutb[2]_INST_0_i_3_n_0 ),
        .I1(\doutb[2]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\doutb[2]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\doutb[2]_INST_0_i_6_n_0 ),
        .O(\doutb[2]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[2]_INST_0_i_10 
       (.I0(\doutb[2]_INST_0_i_21_n_0 ),
        .I1(\doutb[2]_INST_0_i_22_n_0 ),
        .O(\doutb[2]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[2]_INST_0_i_11 
       (.I0(\doutb[2]_INST_0_i_23_n_0 ),
        .I1(\doutb[2]_INST_0_i_24_n_0 ),
        .O(\doutb[2]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[2]_INST_0_i_12 
       (.I0(\doutb[2]_INST_0_i_25_n_0 ),
        .I1(\doutb[2]_INST_0_i_26_n_0 ),
        .O(\doutb[2]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[2]_INST_0_i_13 
       (.I0(\doutb[2]_INST_0_i_27_n_0 ),
        .I1(\doutb[2]_INST_0_i_28_n_0 ),
        .O(\doutb[2]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[2]_INST_0_i_14 
       (.I0(\doutb[2]_INST_0_i_29_n_0 ),
        .I1(\doutb[2]_INST_0_i_30_n_0 ),
        .O(\doutb[2]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[2]_INST_0_i_15 
       (.I0(\doutb[2]_INST_0_i_31_n_0 ),
        .I1(\doutb[2]_INST_0_i_32_n_0 ),
        .O(\doutb[2]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[2]_INST_0_i_16 
       (.I0(\doutb[2]_INST_0_i_33_n_0 ),
        .I1(\doutb[2]_INST_0_i_34_n_0 ),
        .O(\doutb[2]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_17 
       (.I0(doutb_array[538]),
        .I1(doutb_array[530]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[522]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[514]),
        .O(\doutb[2]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_18 
       (.I0(doutb_array[570]),
        .I1(doutb_array[562]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[554]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[546]),
        .O(\doutb[2]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_19 
       (.I0(doutb_array[410]),
        .I1(doutb_array[402]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[394]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[386]),
        .O(\doutb[2]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \doutb[2]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\doutb[2]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\doutb[2]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\doutb[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_20 
       (.I0(doutb_array[442]),
        .I1(doutb_array[434]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[426]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[418]),
        .O(\doutb[2]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_21 
       (.I0(doutb_array[474]),
        .I1(doutb_array[466]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[458]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[450]),
        .O(\doutb[2]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_22 
       (.I0(doutb_array[506]),
        .I1(doutb_array[498]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[490]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[482]),
        .O(\doutb[2]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_23 
       (.I0(doutb_array[282]),
        .I1(doutb_array[274]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[266]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[258]),
        .O(\doutb[2]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_24 
       (.I0(doutb_array[314]),
        .I1(doutb_array[306]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[298]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[290]),
        .O(\doutb[2]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_25 
       (.I0(doutb_array[346]),
        .I1(doutb_array[338]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[330]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[322]),
        .O(\doutb[2]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_26 
       (.I0(doutb_array[378]),
        .I1(doutb_array[370]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[362]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[354]),
        .O(\doutb[2]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_27 
       (.I0(doutb_array[154]),
        .I1(doutb_array[146]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[138]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[130]),
        .O(\doutb[2]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_28 
       (.I0(doutb_array[186]),
        .I1(doutb_array[178]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[170]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[162]),
        .O(\doutb[2]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_29 
       (.I0(doutb_array[218]),
        .I1(doutb_array[210]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[202]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[194]),
        .O(\doutb[2]_INST_0_i_29_n_0 ));
  MUXF8 \doutb[2]_INST_0_i_3 
       (.I0(\doutb[2]_INST_0_i_9_n_0 ),
        .I1(\doutb[2]_INST_0_i_10_n_0 ),
        .O(\doutb[2]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_30 
       (.I0(doutb_array[250]),
        .I1(doutb_array[242]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[234]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[226]),
        .O(\doutb[2]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_31 
       (.I0(doutb_array[26]),
        .I1(doutb_array[18]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[10]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[2]),
        .O(\doutb[2]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_32 
       (.I0(doutb_array[58]),
        .I1(doutb_array[50]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[42]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[34]),
        .O(\doutb[2]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_33 
       (.I0(doutb_array[90]),
        .I1(doutb_array[82]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[74]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[66]),
        .O(\doutb[2]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_34 
       (.I0(doutb_array[122]),
        .I1(doutb_array[114]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[106]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[98]),
        .O(\doutb[2]_INST_0_i_34_n_0 ));
  MUXF8 \doutb[2]_INST_0_i_4 
       (.I0(\doutb[2]_INST_0_i_11_n_0 ),
        .I1(\doutb[2]_INST_0_i_12_n_0 ),
        .O(\doutb[2]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[2]_INST_0_i_5 
       (.I0(\doutb[2]_INST_0_i_13_n_0 ),
        .I1(\doutb[2]_INST_0_i_14_n_0 ),
        .O(\doutb[2]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[2]_INST_0_i_6 
       (.I0(\doutb[2]_INST_0_i_15_n_0 ),
        .I1(\doutb[2]_INST_0_i_16_n_0 ),
        .O(\doutb[2]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[2]_INST_0_i_7 
       (.I0(doutb_array[578]),
        .I1(sel_pipe_d1[0]),
        .I2(doutb_array[586]),
        .I3(sel_pipe_d1[1]),
        .I4(doutb_array[594]),
        .I5(sel_pipe_d1[2]),
        .O(\doutb[2]_INST_0_i_7_n_0 ));
  MUXF7 \doutb[2]_INST_0_i_8 
       (.I0(\doutb[2]_INST_0_i_17_n_0 ),
        .I1(\doutb[2]_INST_0_i_18_n_0 ),
        .O(\doutb[2]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[2]_INST_0_i_9 
       (.I0(\doutb[2]_INST_0_i_19_n_0 ),
        .I1(\doutb[2]_INST_0_i_20_n_0 ),
        .O(\doutb[2]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[3]_INST_0 
       (.I0(\doutb[3]_INST_0_i_1_n_0 ),
        .I1(\doutb[3]_INST_0_i_2_n_0 ),
        .O(doutb[3]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_1 
       (.I0(\doutb[3]_INST_0_i_3_n_0 ),
        .I1(\doutb[3]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\doutb[3]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\doutb[3]_INST_0_i_6_n_0 ),
        .O(\doutb[3]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[3]_INST_0_i_10 
       (.I0(\doutb[3]_INST_0_i_21_n_0 ),
        .I1(\doutb[3]_INST_0_i_22_n_0 ),
        .O(\doutb[3]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[3]_INST_0_i_11 
       (.I0(\doutb[3]_INST_0_i_23_n_0 ),
        .I1(\doutb[3]_INST_0_i_24_n_0 ),
        .O(\doutb[3]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[3]_INST_0_i_12 
       (.I0(\doutb[3]_INST_0_i_25_n_0 ),
        .I1(\doutb[3]_INST_0_i_26_n_0 ),
        .O(\doutb[3]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[3]_INST_0_i_13 
       (.I0(\doutb[3]_INST_0_i_27_n_0 ),
        .I1(\doutb[3]_INST_0_i_28_n_0 ),
        .O(\doutb[3]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[3]_INST_0_i_14 
       (.I0(\doutb[3]_INST_0_i_29_n_0 ),
        .I1(\doutb[3]_INST_0_i_30_n_0 ),
        .O(\doutb[3]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[3]_INST_0_i_15 
       (.I0(\doutb[3]_INST_0_i_31_n_0 ),
        .I1(\doutb[3]_INST_0_i_32_n_0 ),
        .O(\doutb[3]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[3]_INST_0_i_16 
       (.I0(\doutb[3]_INST_0_i_33_n_0 ),
        .I1(\doutb[3]_INST_0_i_34_n_0 ),
        .O(\doutb[3]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_17 
       (.I0(doutb_array[539]),
        .I1(doutb_array[531]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[523]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[515]),
        .O(\doutb[3]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_18 
       (.I0(doutb_array[571]),
        .I1(doutb_array[563]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[555]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[547]),
        .O(\doutb[3]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_19 
       (.I0(doutb_array[411]),
        .I1(doutb_array[403]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[395]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[387]),
        .O(\doutb[3]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \doutb[3]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\doutb[3]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\doutb[3]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\doutb[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_20 
       (.I0(doutb_array[443]),
        .I1(doutb_array[435]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[427]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[419]),
        .O(\doutb[3]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_21 
       (.I0(doutb_array[475]),
        .I1(doutb_array[467]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[459]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[451]),
        .O(\doutb[3]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_22 
       (.I0(doutb_array[507]),
        .I1(doutb_array[499]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[491]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[483]),
        .O(\doutb[3]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_23 
       (.I0(doutb_array[283]),
        .I1(doutb_array[275]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[267]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[259]),
        .O(\doutb[3]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_24 
       (.I0(doutb_array[315]),
        .I1(doutb_array[307]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[299]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[291]),
        .O(\doutb[3]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_25 
       (.I0(doutb_array[347]),
        .I1(doutb_array[339]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[331]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[323]),
        .O(\doutb[3]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_26 
       (.I0(doutb_array[379]),
        .I1(doutb_array[371]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[363]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[355]),
        .O(\doutb[3]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_27 
       (.I0(doutb_array[155]),
        .I1(doutb_array[147]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[139]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[131]),
        .O(\doutb[3]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_28 
       (.I0(doutb_array[187]),
        .I1(doutb_array[179]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[171]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[163]),
        .O(\doutb[3]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_29 
       (.I0(doutb_array[219]),
        .I1(doutb_array[211]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[203]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[195]),
        .O(\doutb[3]_INST_0_i_29_n_0 ));
  MUXF8 \doutb[3]_INST_0_i_3 
       (.I0(\doutb[3]_INST_0_i_9_n_0 ),
        .I1(\doutb[3]_INST_0_i_10_n_0 ),
        .O(\doutb[3]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_30 
       (.I0(doutb_array[251]),
        .I1(doutb_array[243]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[235]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[227]),
        .O(\doutb[3]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_31 
       (.I0(doutb_array[27]),
        .I1(doutb_array[19]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[11]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[3]),
        .O(\doutb[3]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_32 
       (.I0(doutb_array[59]),
        .I1(doutb_array[51]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[43]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[35]),
        .O(\doutb[3]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_33 
       (.I0(doutb_array[91]),
        .I1(doutb_array[83]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[75]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[67]),
        .O(\doutb[3]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_34 
       (.I0(doutb_array[123]),
        .I1(doutb_array[115]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[107]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[99]),
        .O(\doutb[3]_INST_0_i_34_n_0 ));
  MUXF8 \doutb[3]_INST_0_i_4 
       (.I0(\doutb[3]_INST_0_i_11_n_0 ),
        .I1(\doutb[3]_INST_0_i_12_n_0 ),
        .O(\doutb[3]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[3]_INST_0_i_5 
       (.I0(\doutb[3]_INST_0_i_13_n_0 ),
        .I1(\doutb[3]_INST_0_i_14_n_0 ),
        .O(\doutb[3]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[3]_INST_0_i_6 
       (.I0(\doutb[3]_INST_0_i_15_n_0 ),
        .I1(\doutb[3]_INST_0_i_16_n_0 ),
        .O(\doutb[3]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[3]_INST_0_i_7 
       (.I0(doutb_array[579]),
        .I1(sel_pipe_d1[0]),
        .I2(doutb_array[587]),
        .I3(sel_pipe_d1[1]),
        .I4(doutb_array[595]),
        .I5(sel_pipe_d1[2]),
        .O(\doutb[3]_INST_0_i_7_n_0 ));
  MUXF7 \doutb[3]_INST_0_i_8 
       (.I0(\doutb[3]_INST_0_i_17_n_0 ),
        .I1(\doutb[3]_INST_0_i_18_n_0 ),
        .O(\doutb[3]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[3]_INST_0_i_9 
       (.I0(\doutb[3]_INST_0_i_19_n_0 ),
        .I1(\doutb[3]_INST_0_i_20_n_0 ),
        .O(\doutb[3]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[4]_INST_0 
       (.I0(\doutb[4]_INST_0_i_1_n_0 ),
        .I1(\doutb[4]_INST_0_i_2_n_0 ),
        .O(doutb[4]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_1 
       (.I0(\doutb[4]_INST_0_i_3_n_0 ),
        .I1(\doutb[4]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\doutb[4]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\doutb[4]_INST_0_i_6_n_0 ),
        .O(\doutb[4]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[4]_INST_0_i_10 
       (.I0(\doutb[4]_INST_0_i_21_n_0 ),
        .I1(\doutb[4]_INST_0_i_22_n_0 ),
        .O(\doutb[4]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[4]_INST_0_i_11 
       (.I0(\doutb[4]_INST_0_i_23_n_0 ),
        .I1(\doutb[4]_INST_0_i_24_n_0 ),
        .O(\doutb[4]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[4]_INST_0_i_12 
       (.I0(\doutb[4]_INST_0_i_25_n_0 ),
        .I1(\doutb[4]_INST_0_i_26_n_0 ),
        .O(\doutb[4]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[4]_INST_0_i_13 
       (.I0(\doutb[4]_INST_0_i_27_n_0 ),
        .I1(\doutb[4]_INST_0_i_28_n_0 ),
        .O(\doutb[4]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[4]_INST_0_i_14 
       (.I0(\doutb[4]_INST_0_i_29_n_0 ),
        .I1(\doutb[4]_INST_0_i_30_n_0 ),
        .O(\doutb[4]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[4]_INST_0_i_15 
       (.I0(\doutb[4]_INST_0_i_31_n_0 ),
        .I1(\doutb[4]_INST_0_i_32_n_0 ),
        .O(\doutb[4]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[4]_INST_0_i_16 
       (.I0(\doutb[4]_INST_0_i_33_n_0 ),
        .I1(\doutb[4]_INST_0_i_34_n_0 ),
        .O(\doutb[4]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_17 
       (.I0(doutb_array[540]),
        .I1(doutb_array[532]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[524]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[516]),
        .O(\doutb[4]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_18 
       (.I0(doutb_array[572]),
        .I1(doutb_array[564]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[556]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[548]),
        .O(\doutb[4]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_19 
       (.I0(doutb_array[412]),
        .I1(doutb_array[404]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[396]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[388]),
        .O(\doutb[4]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \doutb[4]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\doutb[4]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\doutb[4]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\doutb[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_20 
       (.I0(doutb_array[444]),
        .I1(doutb_array[436]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[428]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[420]),
        .O(\doutb[4]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_21 
       (.I0(doutb_array[476]),
        .I1(doutb_array[468]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[460]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[452]),
        .O(\doutb[4]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_22 
       (.I0(doutb_array[508]),
        .I1(doutb_array[500]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[492]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[484]),
        .O(\doutb[4]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_23 
       (.I0(doutb_array[284]),
        .I1(doutb_array[276]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[268]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[260]),
        .O(\doutb[4]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_24 
       (.I0(doutb_array[316]),
        .I1(doutb_array[308]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[300]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[292]),
        .O(\doutb[4]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_25 
       (.I0(doutb_array[348]),
        .I1(doutb_array[340]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[332]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[324]),
        .O(\doutb[4]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_26 
       (.I0(doutb_array[380]),
        .I1(doutb_array[372]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[364]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[356]),
        .O(\doutb[4]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_27 
       (.I0(doutb_array[156]),
        .I1(doutb_array[148]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[140]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[132]),
        .O(\doutb[4]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_28 
       (.I0(doutb_array[188]),
        .I1(doutb_array[180]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[172]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[164]),
        .O(\doutb[4]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_29 
       (.I0(doutb_array[220]),
        .I1(doutb_array[212]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[204]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[196]),
        .O(\doutb[4]_INST_0_i_29_n_0 ));
  MUXF8 \doutb[4]_INST_0_i_3 
       (.I0(\doutb[4]_INST_0_i_9_n_0 ),
        .I1(\doutb[4]_INST_0_i_10_n_0 ),
        .O(\doutb[4]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_30 
       (.I0(doutb_array[252]),
        .I1(doutb_array[244]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[236]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[228]),
        .O(\doutb[4]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_31 
       (.I0(doutb_array[28]),
        .I1(doutb_array[20]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[12]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[4]),
        .O(\doutb[4]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_32 
       (.I0(doutb_array[60]),
        .I1(doutb_array[52]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[44]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[36]),
        .O(\doutb[4]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_33 
       (.I0(doutb_array[92]),
        .I1(doutb_array[84]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[76]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[68]),
        .O(\doutb[4]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_34 
       (.I0(doutb_array[124]),
        .I1(doutb_array[116]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[108]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[100]),
        .O(\doutb[4]_INST_0_i_34_n_0 ));
  MUXF8 \doutb[4]_INST_0_i_4 
       (.I0(\doutb[4]_INST_0_i_11_n_0 ),
        .I1(\doutb[4]_INST_0_i_12_n_0 ),
        .O(\doutb[4]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[4]_INST_0_i_5 
       (.I0(\doutb[4]_INST_0_i_13_n_0 ),
        .I1(\doutb[4]_INST_0_i_14_n_0 ),
        .O(\doutb[4]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[4]_INST_0_i_6 
       (.I0(\doutb[4]_INST_0_i_15_n_0 ),
        .I1(\doutb[4]_INST_0_i_16_n_0 ),
        .O(\doutb[4]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[4]_INST_0_i_7 
       (.I0(doutb_array[580]),
        .I1(sel_pipe_d1[0]),
        .I2(doutb_array[588]),
        .I3(sel_pipe_d1[1]),
        .I4(doutb_array[596]),
        .I5(sel_pipe_d1[2]),
        .O(\doutb[4]_INST_0_i_7_n_0 ));
  MUXF7 \doutb[4]_INST_0_i_8 
       (.I0(\doutb[4]_INST_0_i_17_n_0 ),
        .I1(\doutb[4]_INST_0_i_18_n_0 ),
        .O(\doutb[4]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[4]_INST_0_i_9 
       (.I0(\doutb[4]_INST_0_i_19_n_0 ),
        .I1(\doutb[4]_INST_0_i_20_n_0 ),
        .O(\doutb[4]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[5]_INST_0 
       (.I0(\doutb[5]_INST_0_i_1_n_0 ),
        .I1(\doutb[5]_INST_0_i_2_n_0 ),
        .O(doutb[5]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_1 
       (.I0(\doutb[5]_INST_0_i_3_n_0 ),
        .I1(\doutb[5]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\doutb[5]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\doutb[5]_INST_0_i_6_n_0 ),
        .O(\doutb[5]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[5]_INST_0_i_10 
       (.I0(\doutb[5]_INST_0_i_21_n_0 ),
        .I1(\doutb[5]_INST_0_i_22_n_0 ),
        .O(\doutb[5]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[5]_INST_0_i_11 
       (.I0(\doutb[5]_INST_0_i_23_n_0 ),
        .I1(\doutb[5]_INST_0_i_24_n_0 ),
        .O(\doutb[5]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[5]_INST_0_i_12 
       (.I0(\doutb[5]_INST_0_i_25_n_0 ),
        .I1(\doutb[5]_INST_0_i_26_n_0 ),
        .O(\doutb[5]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[5]_INST_0_i_13 
       (.I0(\doutb[5]_INST_0_i_27_n_0 ),
        .I1(\doutb[5]_INST_0_i_28_n_0 ),
        .O(\doutb[5]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[5]_INST_0_i_14 
       (.I0(\doutb[5]_INST_0_i_29_n_0 ),
        .I1(\doutb[5]_INST_0_i_30_n_0 ),
        .O(\doutb[5]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[5]_INST_0_i_15 
       (.I0(\doutb[5]_INST_0_i_31_n_0 ),
        .I1(\doutb[5]_INST_0_i_32_n_0 ),
        .O(\doutb[5]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[5]_INST_0_i_16 
       (.I0(\doutb[5]_INST_0_i_33_n_0 ),
        .I1(\doutb[5]_INST_0_i_34_n_0 ),
        .O(\doutb[5]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_17 
       (.I0(doutb_array[541]),
        .I1(doutb_array[533]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[525]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[517]),
        .O(\doutb[5]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_18 
       (.I0(doutb_array[573]),
        .I1(doutb_array[565]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[557]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[549]),
        .O(\doutb[5]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_19 
       (.I0(doutb_array[413]),
        .I1(doutb_array[405]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[397]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[389]),
        .O(\doutb[5]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \doutb[5]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\doutb[5]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\doutb[5]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\doutb[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_20 
       (.I0(doutb_array[445]),
        .I1(doutb_array[437]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[429]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[421]),
        .O(\doutb[5]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_21 
       (.I0(doutb_array[477]),
        .I1(doutb_array[469]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[461]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[453]),
        .O(\doutb[5]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_22 
       (.I0(doutb_array[509]),
        .I1(doutb_array[501]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[493]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[485]),
        .O(\doutb[5]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_23 
       (.I0(doutb_array[285]),
        .I1(doutb_array[277]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[269]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[261]),
        .O(\doutb[5]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_24 
       (.I0(doutb_array[317]),
        .I1(doutb_array[309]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[301]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[293]),
        .O(\doutb[5]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_25 
       (.I0(doutb_array[349]),
        .I1(doutb_array[341]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[333]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[325]),
        .O(\doutb[5]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_26 
       (.I0(doutb_array[381]),
        .I1(doutb_array[373]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[365]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[357]),
        .O(\doutb[5]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_27 
       (.I0(doutb_array[157]),
        .I1(doutb_array[149]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[141]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[133]),
        .O(\doutb[5]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_28 
       (.I0(doutb_array[189]),
        .I1(doutb_array[181]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[173]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[165]),
        .O(\doutb[5]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_29 
       (.I0(doutb_array[221]),
        .I1(doutb_array[213]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[205]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[197]),
        .O(\doutb[5]_INST_0_i_29_n_0 ));
  MUXF8 \doutb[5]_INST_0_i_3 
       (.I0(\doutb[5]_INST_0_i_9_n_0 ),
        .I1(\doutb[5]_INST_0_i_10_n_0 ),
        .O(\doutb[5]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_30 
       (.I0(doutb_array[253]),
        .I1(doutb_array[245]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[237]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[229]),
        .O(\doutb[5]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_31 
       (.I0(doutb_array[29]),
        .I1(doutb_array[21]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[13]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[5]),
        .O(\doutb[5]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_32 
       (.I0(doutb_array[61]),
        .I1(doutb_array[53]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[45]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[37]),
        .O(\doutb[5]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_33 
       (.I0(doutb_array[93]),
        .I1(doutb_array[85]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[77]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[69]),
        .O(\doutb[5]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_34 
       (.I0(doutb_array[125]),
        .I1(doutb_array[117]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[109]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[101]),
        .O(\doutb[5]_INST_0_i_34_n_0 ));
  MUXF8 \doutb[5]_INST_0_i_4 
       (.I0(\doutb[5]_INST_0_i_11_n_0 ),
        .I1(\doutb[5]_INST_0_i_12_n_0 ),
        .O(\doutb[5]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[5]_INST_0_i_5 
       (.I0(\doutb[5]_INST_0_i_13_n_0 ),
        .I1(\doutb[5]_INST_0_i_14_n_0 ),
        .O(\doutb[5]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[5]_INST_0_i_6 
       (.I0(\doutb[5]_INST_0_i_15_n_0 ),
        .I1(\doutb[5]_INST_0_i_16_n_0 ),
        .O(\doutb[5]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[5]_INST_0_i_7 
       (.I0(doutb_array[581]),
        .I1(sel_pipe_d1[0]),
        .I2(doutb_array[589]),
        .I3(sel_pipe_d1[1]),
        .I4(doutb_array[597]),
        .I5(sel_pipe_d1[2]),
        .O(\doutb[5]_INST_0_i_7_n_0 ));
  MUXF7 \doutb[5]_INST_0_i_8 
       (.I0(\doutb[5]_INST_0_i_17_n_0 ),
        .I1(\doutb[5]_INST_0_i_18_n_0 ),
        .O(\doutb[5]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[5]_INST_0_i_9 
       (.I0(\doutb[5]_INST_0_i_19_n_0 ),
        .I1(\doutb[5]_INST_0_i_20_n_0 ),
        .O(\doutb[5]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[6]_INST_0 
       (.I0(\doutb[6]_INST_0_i_1_n_0 ),
        .I1(\doutb[6]_INST_0_i_2_n_0 ),
        .O(doutb[6]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_1 
       (.I0(\doutb[6]_INST_0_i_3_n_0 ),
        .I1(\doutb[6]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\doutb[6]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\doutb[6]_INST_0_i_6_n_0 ),
        .O(\doutb[6]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[6]_INST_0_i_10 
       (.I0(\doutb[6]_INST_0_i_21_n_0 ),
        .I1(\doutb[6]_INST_0_i_22_n_0 ),
        .O(\doutb[6]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[6]_INST_0_i_11 
       (.I0(\doutb[6]_INST_0_i_23_n_0 ),
        .I1(\doutb[6]_INST_0_i_24_n_0 ),
        .O(\doutb[6]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[6]_INST_0_i_12 
       (.I0(\doutb[6]_INST_0_i_25_n_0 ),
        .I1(\doutb[6]_INST_0_i_26_n_0 ),
        .O(\doutb[6]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[6]_INST_0_i_13 
       (.I0(\doutb[6]_INST_0_i_27_n_0 ),
        .I1(\doutb[6]_INST_0_i_28_n_0 ),
        .O(\doutb[6]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[6]_INST_0_i_14 
       (.I0(\doutb[6]_INST_0_i_29_n_0 ),
        .I1(\doutb[6]_INST_0_i_30_n_0 ),
        .O(\doutb[6]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[6]_INST_0_i_15 
       (.I0(\doutb[6]_INST_0_i_31_n_0 ),
        .I1(\doutb[6]_INST_0_i_32_n_0 ),
        .O(\doutb[6]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[6]_INST_0_i_16 
       (.I0(\doutb[6]_INST_0_i_33_n_0 ),
        .I1(\doutb[6]_INST_0_i_34_n_0 ),
        .O(\doutb[6]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_17 
       (.I0(doutb_array[542]),
        .I1(doutb_array[534]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[526]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[518]),
        .O(\doutb[6]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_18 
       (.I0(doutb_array[574]),
        .I1(doutb_array[566]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[558]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[550]),
        .O(\doutb[6]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_19 
       (.I0(doutb_array[414]),
        .I1(doutb_array[406]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[398]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[390]),
        .O(\doutb[6]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \doutb[6]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\doutb[6]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\doutb[6]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\doutb[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_20 
       (.I0(doutb_array[446]),
        .I1(doutb_array[438]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[430]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[422]),
        .O(\doutb[6]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_21 
       (.I0(doutb_array[478]),
        .I1(doutb_array[470]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[462]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[454]),
        .O(\doutb[6]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_22 
       (.I0(doutb_array[510]),
        .I1(doutb_array[502]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[494]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[486]),
        .O(\doutb[6]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_23 
       (.I0(doutb_array[286]),
        .I1(doutb_array[278]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[270]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[262]),
        .O(\doutb[6]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_24 
       (.I0(doutb_array[318]),
        .I1(doutb_array[310]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[302]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[294]),
        .O(\doutb[6]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_25 
       (.I0(doutb_array[350]),
        .I1(doutb_array[342]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[334]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[326]),
        .O(\doutb[6]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_26 
       (.I0(doutb_array[382]),
        .I1(doutb_array[374]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[366]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[358]),
        .O(\doutb[6]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_27 
       (.I0(doutb_array[158]),
        .I1(doutb_array[150]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[142]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[134]),
        .O(\doutb[6]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_28 
       (.I0(doutb_array[190]),
        .I1(doutb_array[182]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[174]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[166]),
        .O(\doutb[6]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_29 
       (.I0(doutb_array[222]),
        .I1(doutb_array[214]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[206]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[198]),
        .O(\doutb[6]_INST_0_i_29_n_0 ));
  MUXF8 \doutb[6]_INST_0_i_3 
       (.I0(\doutb[6]_INST_0_i_9_n_0 ),
        .I1(\doutb[6]_INST_0_i_10_n_0 ),
        .O(\doutb[6]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_30 
       (.I0(doutb_array[254]),
        .I1(doutb_array[246]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[238]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[230]),
        .O(\doutb[6]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_31 
       (.I0(doutb_array[30]),
        .I1(doutb_array[22]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[14]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[6]),
        .O(\doutb[6]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_32 
       (.I0(doutb_array[62]),
        .I1(doutb_array[54]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[46]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[38]),
        .O(\doutb[6]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_33 
       (.I0(doutb_array[94]),
        .I1(doutb_array[86]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[78]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[70]),
        .O(\doutb[6]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_34 
       (.I0(doutb_array[126]),
        .I1(doutb_array[118]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[110]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[102]),
        .O(\doutb[6]_INST_0_i_34_n_0 ));
  MUXF8 \doutb[6]_INST_0_i_4 
       (.I0(\doutb[6]_INST_0_i_11_n_0 ),
        .I1(\doutb[6]_INST_0_i_12_n_0 ),
        .O(\doutb[6]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[6]_INST_0_i_5 
       (.I0(\doutb[6]_INST_0_i_13_n_0 ),
        .I1(\doutb[6]_INST_0_i_14_n_0 ),
        .O(\doutb[6]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[6]_INST_0_i_6 
       (.I0(\doutb[6]_INST_0_i_15_n_0 ),
        .I1(\doutb[6]_INST_0_i_16_n_0 ),
        .O(\doutb[6]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[6]_INST_0_i_7 
       (.I0(doutb_array[582]),
        .I1(sel_pipe_d1[0]),
        .I2(doutb_array[590]),
        .I3(sel_pipe_d1[1]),
        .I4(doutb_array[598]),
        .I5(sel_pipe_d1[2]),
        .O(\doutb[6]_INST_0_i_7_n_0 ));
  MUXF7 \doutb[6]_INST_0_i_8 
       (.I0(\doutb[6]_INST_0_i_17_n_0 ),
        .I1(\doutb[6]_INST_0_i_18_n_0 ),
        .O(\doutb[6]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[6]_INST_0_i_9 
       (.I0(\doutb[6]_INST_0_i_19_n_0 ),
        .I1(\doutb[6]_INST_0_i_20_n_0 ),
        .O(\doutb[6]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[7]_INST_0 
       (.I0(\doutb[7]_INST_0_i_1_n_0 ),
        .I1(\doutb[7]_INST_0_i_2_n_0 ),
        .O(doutb[7]),
        .S(sel_pipe_d1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_1 
       (.I0(\doutb[7]_INST_0_i_3_n_0 ),
        .I1(\doutb[7]_INST_0_i_4_n_0 ),
        .I2(sel_pipe_d1[5]),
        .I3(\doutb[7]_INST_0_i_5_n_0 ),
        .I4(sel_pipe_d1[4]),
        .I5(\doutb[7]_INST_0_i_6_n_0 ),
        .O(\doutb[7]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[7]_INST_0_i_10 
       (.I0(\doutb[7]_INST_0_i_21_n_0 ),
        .I1(\doutb[7]_INST_0_i_22_n_0 ),
        .O(\doutb[7]_INST_0_i_10_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[7]_INST_0_i_11 
       (.I0(\doutb[7]_INST_0_i_23_n_0 ),
        .I1(\doutb[7]_INST_0_i_24_n_0 ),
        .O(\doutb[7]_INST_0_i_11_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[7]_INST_0_i_12 
       (.I0(\doutb[7]_INST_0_i_25_n_0 ),
        .I1(\doutb[7]_INST_0_i_26_n_0 ),
        .O(\doutb[7]_INST_0_i_12_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[7]_INST_0_i_13 
       (.I0(\doutb[7]_INST_0_i_27_n_0 ),
        .I1(\doutb[7]_INST_0_i_28_n_0 ),
        .O(\doutb[7]_INST_0_i_13_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[7]_INST_0_i_14 
       (.I0(\doutb[7]_INST_0_i_29_n_0 ),
        .I1(\doutb[7]_INST_0_i_30_n_0 ),
        .O(\doutb[7]_INST_0_i_14_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[7]_INST_0_i_15 
       (.I0(\doutb[7]_INST_0_i_31_n_0 ),
        .I1(\doutb[7]_INST_0_i_32_n_0 ),
        .O(\doutb[7]_INST_0_i_15_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[7]_INST_0_i_16 
       (.I0(\doutb[7]_INST_0_i_33_n_0 ),
        .I1(\doutb[7]_INST_0_i_34_n_0 ),
        .O(\doutb[7]_INST_0_i_16_n_0 ),
        .S(sel_pipe_d1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_17 
       (.I0(doutb_array[543]),
        .I1(doutb_array[535]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[527]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[519]),
        .O(\doutb[7]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_18 
       (.I0(doutb_array[575]),
        .I1(doutb_array[567]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[559]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[551]),
        .O(\doutb[7]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_19 
       (.I0(doutb_array[415]),
        .I1(doutb_array[407]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[399]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[391]),
        .O(\doutb[7]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \doutb[7]_INST_0_i_2 
       (.I0(sel_pipe_d1[4]),
        .I1(\doutb[7]_INST_0_i_7_n_0 ),
        .I2(sel_pipe_d1[3]),
        .I3(\doutb[7]_INST_0_i_8_n_0 ),
        .I4(sel_pipe_d1[5]),
        .O(\doutb[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_20 
       (.I0(doutb_array[447]),
        .I1(doutb_array[439]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[431]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[423]),
        .O(\doutb[7]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_21 
       (.I0(doutb_array[479]),
        .I1(doutb_array[471]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[463]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[455]),
        .O(\doutb[7]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_22 
       (.I0(doutb_array[511]),
        .I1(doutb_array[503]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[495]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[487]),
        .O(\doutb[7]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_23 
       (.I0(doutb_array[287]),
        .I1(doutb_array[279]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[271]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[263]),
        .O(\doutb[7]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_24 
       (.I0(doutb_array[319]),
        .I1(doutb_array[311]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[303]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[295]),
        .O(\doutb[7]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_25 
       (.I0(doutb_array[351]),
        .I1(doutb_array[343]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[335]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[327]),
        .O(\doutb[7]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_26 
       (.I0(doutb_array[383]),
        .I1(doutb_array[375]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[367]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[359]),
        .O(\doutb[7]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_27 
       (.I0(doutb_array[159]),
        .I1(doutb_array[151]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[143]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[135]),
        .O(\doutb[7]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_28 
       (.I0(doutb_array[191]),
        .I1(doutb_array[183]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[175]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[167]),
        .O(\doutb[7]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_29 
       (.I0(doutb_array[223]),
        .I1(doutb_array[215]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[207]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[199]),
        .O(\doutb[7]_INST_0_i_29_n_0 ));
  MUXF8 \doutb[7]_INST_0_i_3 
       (.I0(\doutb[7]_INST_0_i_9_n_0 ),
        .I1(\doutb[7]_INST_0_i_10_n_0 ),
        .O(\doutb[7]_INST_0_i_3_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_30 
       (.I0(doutb_array[255]),
        .I1(doutb_array[247]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[239]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[231]),
        .O(\doutb[7]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_31 
       (.I0(doutb_array[31]),
        .I1(doutb_array[23]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[15]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[7]),
        .O(\doutb[7]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_32 
       (.I0(doutb_array[63]),
        .I1(doutb_array[55]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[47]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[39]),
        .O(\doutb[7]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_33 
       (.I0(doutb_array[95]),
        .I1(doutb_array[87]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[79]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[71]),
        .O(\doutb[7]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_34 
       (.I0(doutb_array[127]),
        .I1(doutb_array[119]),
        .I2(sel_pipe_d1[1]),
        .I3(doutb_array[111]),
        .I4(sel_pipe_d1[0]),
        .I5(doutb_array[103]),
        .O(\doutb[7]_INST_0_i_34_n_0 ));
  MUXF8 \doutb[7]_INST_0_i_4 
       (.I0(\doutb[7]_INST_0_i_11_n_0 ),
        .I1(\doutb[7]_INST_0_i_12_n_0 ),
        .O(\doutb[7]_INST_0_i_4_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[7]_INST_0_i_5 
       (.I0(\doutb[7]_INST_0_i_13_n_0 ),
        .I1(\doutb[7]_INST_0_i_14_n_0 ),
        .O(\doutb[7]_INST_0_i_5_n_0 ),
        .S(sel_pipe_d1[3]));
  MUXF8 \doutb[7]_INST_0_i_6 
       (.I0(\doutb[7]_INST_0_i_15_n_0 ),
        .I1(\doutb[7]_INST_0_i_16_n_0 ),
        .O(\doutb[7]_INST_0_i_6_n_0 ),
        .S(sel_pipe_d1[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[7]_INST_0_i_7 
       (.I0(doutb_array[583]),
        .I1(sel_pipe_d1[0]),
        .I2(doutb_array[591]),
        .I3(sel_pipe_d1[1]),
        .I4(doutb_array[599]),
        .I5(sel_pipe_d1[2]),
        .O(\doutb[7]_INST_0_i_7_n_0 ));
  MUXF7 \doutb[7]_INST_0_i_8 
       (.I0(\doutb[7]_INST_0_i_17_n_0 ),
        .I1(\doutb[7]_INST_0_i_18_n_0 ),
        .O(\doutb[7]_INST_0_i_8_n_0 ),
        .S(sel_pipe_d1[2]));
  MUXF7 \doutb[7]_INST_0_i_9 
       (.I0(\doutb[7]_INST_0_i_19_n_0 ),
        .I1(\doutb[7]_INST_0_i_20_n_0 ),
        .O(\doutb[7]_INST_0_i_9_n_0 ),
        .S(sel_pipe_d1[2]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(sel_pipe[0]),
        .Q(sel_pipe_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(sel_pipe[2]),
        .Q(sel_pipe_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(sel_pipe[3]),
        .Q(sel_pipe_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(sel_pipe[4]),
        .Q(sel_pipe_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(sel_pipe[5]),
        .Q(sel_pipe_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(sel_pipe[6]),
        .Q(sel_pipe_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[4]),
        .Q(sel_pipe[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[5]),
        .Q(sel_pipe[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[6]),
        .Q(sel_pipe[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width
   (douta,
    clka,
    addra);
  output [12:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  design_1_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [12:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  design_1_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized1
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized10
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized11
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized12
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized13
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized14
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized15
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized16
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized17
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized18
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized19
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized2
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized20
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized21
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized22
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized23
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized24
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized25
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized23 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized26
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized24 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized27
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized25 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized28
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized26 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized29
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized27 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized3
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized30
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized28 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized31
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized29 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized32
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized30 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized33
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized31 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized34
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized32 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized35
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized33 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized36
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized34 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized37
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized35 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized38
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized36 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized39
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized37 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized4
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized40
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized38 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized41
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized39 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized42
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized40 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized43
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized41 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized44
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized42 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized45
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized43 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized46
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized44 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized47
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized45 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized48
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized46 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized49
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized47 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized5
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized50
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized48 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized51
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized49 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized52
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized50 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized53
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized51 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized54
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized52 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized55
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized53 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized56
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized54 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized57
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized55 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized58
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized56 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized59
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized57 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized6
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized60
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized58 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized61
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized59 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized62
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized60 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized63
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized61 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized64
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized62 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized65
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized63 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized66
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized64 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized67
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized65 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized68
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized66 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized69
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized67 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized7
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[12] (\vga_waddr_reg[12] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized70
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized68 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[13] (\vga_waddr_reg[13] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized71
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized69 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized72
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized70 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized73
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized71 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized74
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized72 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized75
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized73 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized8
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_prim_width__parameterized9
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .vga_raddr__0(vga_raddr__0),
        .\vga_waddr_reg[14] (\vga_waddr_reg[14] ),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [0:0]ena_array;
  wire enb;
  wire [0:0]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__27 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__27 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized0
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [1:1]ena_array;
  wire enb;
  wire [1:1]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__28 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__28 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized1
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [2:2]ena_array;
  wire enb;
  wire [2:2]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__8 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__8 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized10
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__3_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__3_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [11:11]ena_array;
  wire enb;
  wire [11:11]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT4 #(
    .INIT(16'h2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__34 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__3_n_0 ),
        .I1(addra[14]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(ena_array));
  LUT4 #(
    .INIT(16'h2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__34 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__3_n_0 ),
        .I1(addrb[14]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(enb_array));
  LUT5 #(
    .INIT(32'h00000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__3 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[18]),
        .I3(addra[17]),
        .I4(addra[16]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__3 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[18]),
        .I3(addrb[17]),
        .I4(addrb[16]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__3_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized11
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [12:12]ena_array;
  wire enb;
  wire [12:12]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__37 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__37 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized12
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [13:13]ena_array;
  wire enb;
  wire [13:13]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__33 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__33 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized13
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [14:14]ena_array;
  wire enb;
  wire [14:14]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized14
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [15:15]ena_array;
  wire enb;
  wire [15:15]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__32 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__32 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized15
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [16:16]ena_array;
  wire enb;
  wire [16:16]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__38 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized16
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [17:17]ena_array;
  wire enb;
  wire [17:17]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__44 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__44 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized17
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [18:18]ena_array;
  wire enb;
  wire [18:18]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__10 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__10 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized18
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [19:19]ena_array;
  wire enb;
  wire [19:19]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__50 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[15]),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__50 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(enb),
        .I3(addrb[15]),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized19
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [20:20]ena_array;
  wire enb;
  wire [20:20]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__62 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__62 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized2
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__2_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [3:3]ena_array;
  wire enb;
  wire [3:3]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT4 #(
    .INIT(16'h0800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__29 
       (.I0(addra[12]),
        .I1(addra[13]),
        .I2(addra[14]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2_n_0 ),
        .O(ena_array));
  LUT4 #(
    .INIT(16'h0800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__29 
       (.I0(addrb[12]),
        .I1(addrb[13]),
        .I2(addrb[14]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__2_n_0 ),
        .O(enb_array));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[18]),
        .I3(addra[17]),
        .I4(addra[16]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__2 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[18]),
        .I3(addrb[17]),
        .I4(addrb[16]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized20
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [21:21]ena_array;
  wire enb;
  wire [21:21]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__68 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[15]),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__68 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(enb),
        .I3(addrb[15]),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized21
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [22:22]ena_array;
  wire enb;
  wire [22:22]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[15]),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(enb),
        .I3(addrb[15]),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized22
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [23:23]ena_array;
  wire enb;
  wire [23:23]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__56 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[15]),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__56 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(enb),
        .I3(addrb[15]),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized23
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [24:24]ena_array;
  wire enb;
  wire [24:24]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__39 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__39 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized24
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [25:25]ena_array;
  wire enb;
  wire [25:25]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__45 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__45 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized25
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [26:26]ena_array;
  wire enb;
  wire [26:26]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__11 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__11 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized26
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__10_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__10_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [27:27]ena_array;
  wire enb;
  wire [27:27]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT4 #(
    .INIT(16'h2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__51 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__10_n_0 ),
        .I1(addra[14]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(ena_array));
  LUT4 #(
    .INIT(16'h2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__51 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__10_n_0 ),
        .I1(addrb[14]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(enb_array));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__10 
       (.I0(addra[17]),
        .I1(addra[16]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[18]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__10_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__10 
       (.I0(addrb[17]),
        .I1(addrb[16]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[18]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__10_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized27
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [28:28]ena_array;
  wire enb;
  wire [28:28]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__63 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__63 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized28
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [29:29]ena_array;
  wire enb;
  wire [29:29]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__69 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__69 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized29
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [30:30]ena_array;
  wire enb;
  wire [30:30]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized3
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [4:4]ena_array;
  wire enb;
  wire [4:4]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__30 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__30 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized30
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [31:31]ena_array;
  wire enb;
  wire [31:31]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__57 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__57 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized31
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [32:32]ena_array;
  wire enb;
  wire [32:32]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__40 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized32
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [33:33]ena_array;
  wire enb;
  wire [33:33]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__46 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__46 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized33
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [34:34]ena_array;
  wire enb;
  wire [34:34]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__12 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__12 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized34
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [35:35]ena_array;
  wire enb;
  wire [35:35]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__52 
       (.I0(addra[14]),
        .I1(addra[13]),
        .I2(\vga_waddr_reg[12] ),
        .I3(addra[12]),
        .I4(addra[15]),
        .I5(ena),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__52 
       (.I0(addrb[14]),
        .I1(addrb[13]),
        .I2(vga_raddr__0),
        .I3(addrb[12]),
        .I4(addrb[15]),
        .I5(enb),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized35
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [36:36]ena_array;
  wire enb;
  wire [36:36]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__64 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__64 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized36
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [37:37]ena_array;
  wire enb;
  wire [37:37]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__70 
       (.I0(addra[14]),
        .I1(addra[13]),
        .I2(\vga_waddr_reg[13] ),
        .I3(addra[12]),
        .I4(addra[15]),
        .I5(ena),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__70 
       (.I0(addrb[14]),
        .I1(addrb[13]),
        .I2(vga_raddr__0),
        .I3(addrb[12]),
        .I4(addrb[15]),
        .I5(enb),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized37
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [38:38]ena_array;
  wire enb;
  wire [38:38]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(addra[14]),
        .I1(addra[13]),
        .I2(\vga_waddr_reg[12] ),
        .I3(addra[12]),
        .I4(addra[15]),
        .I5(ena),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(addrb[14]),
        .I1(addrb[13]),
        .I2(vga_raddr__0),
        .I3(addrb[12]),
        .I4(addrb[15]),
        .I5(enb),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized38
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [39:39]ena_array;
  wire enb;
  wire [39:39]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__58 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__58 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized39
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [40:40]ena_array;
  wire enb;
  wire [40:40]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__41 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__41 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized4
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [5:5]ena_array;
  wire enb;
  wire [5:5]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__31 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__31 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized40
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [41:41]ena_array;
  wire enb;
  wire [41:41]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__47 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__47 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized41
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [42:42]ena_array;
  wire enb;
  wire [42:42]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__13 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized42
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__11_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__11_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [43:43]ena_array;
  wire enb;
  wire [43:43]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT4 #(
    .INIT(16'h2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__53 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__11_n_0 ),
        .I1(addra[14]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(ena_array));
  LUT4 #(
    .INIT(16'h2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__53 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__11_n_0 ),
        .I1(addrb[14]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(enb_array));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__11 
       (.I0(addra[16]),
        .I1(addra[17]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[18]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__11_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__11 
       (.I0(addrb[16]),
        .I1(addrb[17]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[18]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__11_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized43
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [44:44]ena_array;
  wire enb;
  wire [44:44]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__65 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__65 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized44
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [45:45]ena_array;
  wire enb;
  wire [45:45]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__71 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__71 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized45
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [46:46]ena_array;
  wire enb;
  wire [46:46]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized46
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [47:47]ena_array;
  wire enb;
  wire [47:47]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__59 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__59 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized47
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [48:48]ena_array;
  wire enb;
  wire [48:48]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__42 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(\vga_waddr_reg[14] ),
        .I3(addra[12]),
        .I4(ena),
        .I5(addra[15]),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__42 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(vga_raddr__0),
        .I3(addrb[12]),
        .I4(enb),
        .I5(addrb[15]),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized48
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [49:49]ena_array;
  wire enb;
  wire [49:49]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__48 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[15]),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__48 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(enb),
        .I3(addrb[15]),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized49
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [50:50]ena_array;
  wire enb;
  wire [50:50]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__14 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[15]),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__14 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(enb),
        .I3(addrb[15]),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized5
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [6:6]ena_array;
  wire enb;
  wire [6:6]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized50
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [51:51]ena_array;
  wire enb;
  wire [51:51]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__54 
       (.I0(addra[16]),
        .I1(addra[17]),
        .I2(ena),
        .I3(addra[18]),
        .I4(addra[15]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__54 
       (.I0(addrb[16]),
        .I1(addrb[17]),
        .I2(enb),
        .I3(addrb[18]),
        .I4(addrb[15]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .O(enb_array));
  LUT3 #(
    .INIT(8'h08)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__6 
       (.I0(addra[12]),
        .I1(addra[13]),
        .I2(addra[14]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__6 
       (.I0(addrb[12]),
        .I1(addrb[13]),
        .I2(addrb[14]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized51
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [52:52]ena_array;
  wire enb;
  wire [52:52]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__66 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[15]),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__66 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(enb),
        .I3(addrb[15]),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized52
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [53:53]ena_array;
  wire enb;
  wire [53:53]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__72 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[15]),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__72 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(enb),
        .I3(addrb[15]),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized53
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [54:54]ena_array;
  wire enb;
  wire [54:54]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[15]),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(enb),
        .I3(addrb[15]),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized54
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [55:55]ena_array;
  wire enb;
  wire [55:55]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__60 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[15]),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__60 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(enb),
        .I3(addrb[15]),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized55
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [56:56]ena_array;
  wire enb;
  wire [56:56]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__43 
       (.I0(addra[18]),
        .I1(ena),
        .I2(addra[15]),
        .I3(addra[16]),
        .I4(addra[17]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43 
       (.I0(addrb[18]),
        .I1(enb),
        .I2(addrb[15]),
        .I3(addrb[16]),
        .I4(addrb[17]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .O(enb_array));
  LUT3 #(
    .INIT(8'h01)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__4 
       (.I0(addra[14]),
        .I1(addra[13]),
        .I2(addra[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__4 
       (.I0(addrb[14]),
        .I1(addrb[13]),
        .I2(addrb[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized56
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [57:57]ena_array;
  wire enb;
  wire [57:57]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__49 
       (.I0(addra[18]),
        .I1(ena),
        .I2(addra[15]),
        .I3(addra[16]),
        .I4(addra[17]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__49 
       (.I0(addrb[18]),
        .I1(enb),
        .I2(addrb[15]),
        .I3(addrb[16]),
        .I4(addrb[17]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .O(enb_array));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__5 
       (.I0(addra[14]),
        .I1(addra[13]),
        .I2(addra[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__5 
       (.I0(addrb[14]),
        .I1(addrb[13]),
        .I2(addrb[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized57
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [58:58]ena_array;
  wire enb;
  wire [58:58]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__15 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__15 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized58
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__12_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__12_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [59:59]ena_array;
  wire enb;
  wire [59:59]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT4 #(
    .INIT(16'h2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__55 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__12_n_0 ),
        .I1(addra[14]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(ena_array));
  LUT4 #(
    .INIT(16'h2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__55 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__12_n_0 ),
        .I1(addrb[14]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(enb_array));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__12 
       (.I0(addra[17]),
        .I1(addra[16]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[18]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__12_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__12 
       (.I0(addrb[17]),
        .I1(addrb[16]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[18]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__12_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized59
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [60:60]ena_array;
  wire enb;
  wire [60:60]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__67 
       (.I0(addra[18]),
        .I1(ena),
        .I2(addra[15]),
        .I3(addra[16]),
        .I4(addra[17]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__67 
       (.I0(addrb[18]),
        .I1(enb),
        .I2(addrb[15]),
        .I3(addrb[16]),
        .I4(addrb[17]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .O(enb_array));
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__8 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__8 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized6
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [7:7]ena_array;
  wire enb;
  wire [7:7]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__26 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(\vga_waddr_reg[14] ),
        .I3(addra[12]),
        .I4(addra[15]),
        .I5(ena),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__26 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(vga_raddr__0),
        .I3(addrb[12]),
        .I4(addrb[15]),
        .I5(enb),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized60
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [61:61]ena_array;
  wire enb;
  wire [61:61]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__73 
       (.I0(addra[18]),
        .I1(ena),
        .I2(addra[15]),
        .I3(addra[16]),
        .I4(addra[17]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__73 
       (.I0(addrb[18]),
        .I1(enb),
        .I2(addrb[15]),
        .I3(addrb[16]),
        .I4(addrb[17]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .O(enb_array));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__9 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__9 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized61
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [62:62]ena_array;
  wire enb;
  wire [62:62]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[12]),
        .I3(addrb[13]),
        .I4(addrb[14]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized62
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [63:63]ena_array;
  wire enb;
  wire [63:63]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__61 
       (.I0(addra[18]),
        .I1(ena),
        .I2(addra[15]),
        .I3(addra[16]),
        .I4(addra[17]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__61 
       (.I0(addrb[18]),
        .I1(enb),
        .I2(addrb[15]),
        .I3(addrb[16]),
        .I4(addrb[17]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .O(enb_array));
  LUT3 #(
    .INIT(8'h80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__7 
       (.I0(addra[14]),
        .I1(addra[12]),
        .I2(addra[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__7 
       (.I0(addrb[14]),
        .I1(addrb[12]),
        .I2(addrb[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized63
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [64:64]ena_array;
  wire enb;
  wire [64:64]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__21 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__21 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized64
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [65:65]ena_array;
  wire enb;
  wire [65:65]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__22 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__22 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized65
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [66:66]ena_array;
  wire enb;
  wire [66:66]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__16 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__16 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized66
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__1_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [67:67]ena_array;
  wire enb;
  wire [67:67]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT4 #(
    .INIT(16'h2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__20 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1_n_0 ),
        .I1(addra[14]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(ena_array));
  LUT4 #(
    .INIT(16'h2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__20 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__1_n_0 ),
        .I1(addrb[14]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(enb_array));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[18]),
        .I3(addra[17]),
        .I4(addra[16]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__1 
       (.I0(addrb[15]),
        .I1(enb),
        .I2(addrb[18]),
        .I3(addrb[17]),
        .I4(addrb[16]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized67
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [68:68]ena_array;
  wire enb;
  wire [68:68]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__23 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__23 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized68
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[13] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[13] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [69:69]ena_array;
  wire enb;
  wire [69:69]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[13] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__19 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[13] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__19 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized69
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [70:70]ena_array;
  wire enb;
  wire [70:70]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7 
       (.I0(addra[16]),
        .I1(addra[17]),
        .I2(addra[18]),
        .I3(ena),
        .I4(addra[15]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7 
       (.I0(addrb[16]),
        .I1(addrb[17]),
        .I2(addrb[18]),
        .I3(enb),
        .I4(addrb[15]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .O(enb_array));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3 
       (.I0(addra[12]),
        .I1(addra[13]),
        .I2(addra[14]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4 
       (.I0(addrb[12]),
        .I1(addrb[13]),
        .I2(addrb[14]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized7
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [8:8]ena_array;
  wire enb;
  wire [8:8]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__35 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__35 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized70
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [71:71]ena_array;
  wire enb;
  wire [71:71]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__18 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__18 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized71
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [72:72]ena_array;
  wire enb;
  wire [72:72]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__24 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__24 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized72
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [73:73]ena_array;
  wire enb;
  wire [73:73]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__25 
       (.I0(ena),
        .I1(addra[15]),
        .I2(addra[12]),
        .I3(addra[14]),
        .I4(addra[13]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__25 
       (.I0(enb),
        .I1(addrb[15]),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .I4(addrb[13]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized73
   (douta_array,
    doutb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire ram_ena;
  wire ram_enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__17 
       (.I0(ena),
        .I1(addra[18]),
        .I2(addra[15]),
        .I3(addra[17]),
        .I4(addra[16]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .O(ram_ena));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__17 
       (.I0(enb),
        .I1(addrb[18]),
        .I2(addrb[15]),
        .I3(addrb[17]),
        .I4(addrb[16]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .O(ram_enb));
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(addra[12]),
        .I1(addra[13]),
        .I2(addra[14]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__0 
       (.I0(addrb[12]),
        .I1(addrb[13]),
        .I2(addrb[14]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized8
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[14] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[14] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [9:9]ena_array;
  wire enb;
  wire [9:9]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[14] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__36 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[14] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__36 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_prim_wrapper__parameterized9
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    \vga_waddr_reg[12] ,
    vga_raddr__0);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [15:0]addra;
  input [15:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input \vga_waddr_reg[12] ;
  input vga_raddr__0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [10:10]ena_array;
  wire enb;
  wire [10:10]enb_array;
  wire vga_raddr__0;
  wire \vga_waddr_reg[12] ;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(ena),
        .I4(addra[12]),
        .I5(\vga_waddr_reg[12] ),
        .O(ena_array));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__9 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[15]),
        .I3(enb),
        .I4(addrb[12]),
        .I5(vga_raddr__0),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_1_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [12:0]douta;
  input clka;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0307070C0307070D0307070E0307070F0307070F040000000400000004000000),
    .INIT_01(256'h0307060F03070701030707030307070503070707030707080307070A0307070B),
    .INIT_02(256'h030705070307050B0307050E0307060103070604030706070307060A0307060C),
    .INIT_03(256'h030703060307030B0307030F03070404030704080307040C0307050003070504),
    .INIT_04(256'h0307000B03070101030701070307010C03070202030702070307020C03070301),
    .INIT_05(256'h030605070306050E030606050306060C03060702030607090306070F03070005),
    .INIT_06(256'h0306010903060201030602090306030103060309030604010306040803060500),
    .INIT_07(256'h030505020305050B030506040305060E030507070305070F0306000803060101),
    .INIT_08(256'h030500010305000C03050106030502010305020B030503050305030F03050408),
    .INIT_09(256'h03040208030403040304030F0304040B03040506030406010304060C03040707),
    .INIT_0A(256'h03030406030305030303050F0303060C0303070803040004030401000304010C),
    .INIT_0B(256'h0302050C030206090302070703030005030301020303010F0303020C03030309),
    .INIT_0C(256'h030106090301070803020006030201050302020303020302030204000302040E),
    .INIT_0D(256'h0300060E0300070E0301000E0301010D0301020C0301030C0301040B0301050A),
    .INIT_0E(256'h0207060C0207070C0300000D0300010E0300020E0300030E0300040E0300050E),
    .INIT_0F(256'h0206060202060704020700050207010702070208020703090207040A0207050B),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000002060500),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,douta[6:4],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,douta[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,douta[12:10],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[9:7]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_1_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [12:0]douta;
  input clka;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h020505010205060402050706020600080206010B0206020D0206030E02060500),
    .INIT_01(256'h0204030A0204040D020406000204070302050006020501090205020C0205030F),
    .INIT_02(256'h0203010C0203030002030404020305080203060C0203070F0204010302040206),
    .INIT_03(256'h020107080202000D02020202020203070202040B0202050F0202070402030008),
    .INIT_04(256'h0200040F020006050200070A0201000F020102050201030A0201040F02010604),
    .INIT_05(256'h01070201010703070107040D01070603010707090200000E020002040200030A),
    .INIT_06(256'h0105060E010600050106010B01060302010604080106050E010607050107000B),
    .INIT_07(256'h010403070104040E010406050104070C010501030105020A0105040101050507),
    .INIT_08(256'h0102070C010301030103020B010304020103050A01030701010400080104010F),
    .INIT_09(256'h0101030D010105050101060D010200050102010D010203040102040C01020604),
    .INIT_0A(256'h0007070C010001040100020C010004040100050D010007050101000D01010205),
    .INIT_0B(256'h000603080006050000060609000700010007010A000703020007040B00070603),
    .INIT_0C(256'h000407020005000B000502030005030C000505050005060E000600060006010F),
    .INIT_0D(256'h0003020A000304030003050C000307050004000E000402070004040000040509),
    .INIT_0E(256'h000106020001070B000201040002020D000204060002050F0002070800030101),
    .INIT_0F(256'h00000109000003020000040B000006050000070E000101070001030000010409),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,douta[6:4],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,douta[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,douta[12:10],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[9:7]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [12:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  design_1_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    addra);
  output [12:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  design_1_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_blk_mem_gen_top__parameterized1
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.5848 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "NONE" *) 
(* C_INIT_FILE_NAME = "design_1_blk_mem_gen_0_1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "129" *) (* C_READ_DEPTH_B = "129" *) (* C_READ_WIDTH_A = "13" *) 
(* C_READ_WIDTH_B = "13" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "129" *) (* C_WRITE_DEPTH_B = "129" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "13" *) (* C_WRITE_WIDTH_B = "13" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module design_1_blk_mem_gen_v8_3_3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [12:0]dina;
  output [12:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [12:0]dinb;
  output [12:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [12:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [12:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_blk_mem_gen_v8_3_3_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.5848 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "NONE" *) 
(* C_INIT_FILE_NAME = "design_1_blk_mem_gen_1_0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "129" *) (* C_READ_DEPTH_B = "129" *) (* C_READ_WIDTH_A = "13" *) 
(* C_READ_WIDTH_B = "13" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "129" *) (* C_WRITE_DEPTH_B = "129" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "13" *) (* C_WRITE_WIDTH_B = "13" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module design_1_blk_mem_gen_v8_3_3__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [12:0]dina;
  output [12:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [12:0]dinb;
  output [12:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [12:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [12:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_blk_mem_gen_v8_3_3_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "19" *) (* C_ADDRB_WIDTH = "19" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "75" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.0714 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "1" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "NONE" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "307200" *) (* C_READ_DEPTH_B = "307200" *) (* C_READ_WIDTH_A = "8" *) 
(* C_READ_WIDTH_B = "8" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "307200" *) (* C_WRITE_DEPTH_B = "307200" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module design_1_blk_mem_gen_v8_3_3__parameterized3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [18:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [18:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [18:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [18:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[18] = \<const0> ;
  assign rdaddrecc[17] = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[18] = \<const0> ;
  assign s_axi_rdaddrecc[17] = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_blk_mem_gen_v8_3_3_synth__parameterized1 inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_3_synth" *) 
module design_1_blk_mem_gen_v8_3_3_synth
   (douta,
    clka,
    addra);
  output [12:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  design_1_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_3_synth" *) 
module design_1_blk_mem_gen_v8_3_3_synth__parameterized0
   (douta,
    clka,
    addra);
  output [12:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [12:0]douta;

  design_1_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_3_synth" *) 
module design_1_blk_mem_gen_v8_3_3_synth__parameterized1
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [18:0]addra;
  input [18:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [18:0]addra;
  wire [18:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  design_1_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* C_A_TYPE = "1" *) (* C_A_WIDTH = "12" *) (* C_B_TYPE = "1" *) 
(* C_B_VALUE = "10000001" *) (* C_B_WIDTH = "13" *) (* C_CCM_IMP = "0" *) 
(* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_ZERO_DETECT = "0" *) (* C_LATENCY = "4" *) (* C_MODEL_TYPE = "0" *) 
(* C_MULT_TYPE = "0" *) (* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "24" *) 
(* C_OUT_LOW = "0" *) (* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "mult_gen_v12_0_11" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module design_1_mult_gen_v12_0_11
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [11:0]A;
  input [12:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [24:0]P;
  output [47:0]PCASC;

  wire [11:0]A;
  wire [12:0]B;
  wire CE;
  wire CLK;
  wire [24:0]P;
  wire [47:0]PCASC;
  wire SCLR;
  wire [1:0]ZERO_DETECT;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "4" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "0" *) 
  (* C_OUT_HIGH = "24" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_optimize_goal = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_mult_gen_v12_0_11_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(PCASC),
        .SCLR(SCLR),
        .ZERO_DETECT(ZERO_DETECT));
endmodule

(* C_A_TYPE = "1" *) (* C_A_WIDTH = "12" *) (* C_B_TYPE = "1" *) 
(* C_B_VALUE = "10000001" *) (* C_B_WIDTH = "13" *) (* C_CCM_IMP = "0" *) 
(* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_ZERO_DETECT = "0" *) (* C_LATENCY = "4" *) (* C_MODEL_TYPE = "0" *) 
(* C_MULT_TYPE = "0" *) (* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "24" *) 
(* C_OUT_LOW = "0" *) (* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "mult_gen_v12_0_11" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module design_1_mult_gen_v12_0_11__1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [11:0]A;
  input [12:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [24:0]P;
  output [47:0]PCASC;

  wire [11:0]A;
  wire [12:0]B;
  wire CE;
  wire CLK;
  wire [24:0]P;
  wire [47:0]PCASC;
  wire SCLR;
  wire [1:0]ZERO_DETECT;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "4" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "0" *) 
  (* C_OUT_HIGH = "24" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_optimize_goal = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_mult_gen_v12_0_11_viv__1 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(PCASC),
        .SCLR(SCLR),
        .ZERO_DETECT(ZERO_DETECT));
endmodule

(* C_A_TYPE = "1" *) (* C_A_WIDTH = "9" *) (* C_B_TYPE = "1" *) 
(* C_B_VALUE = "1010000000" *) (* C_B_WIDTH = "10" *) (* C_CCM_IMP = "2" *) 
(* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_ZERO_DETECT = "0" *) (* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) 
(* C_MULT_TYPE = "2" *) (* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) 
(* C_OUT_LOW = "0" *) (* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "mult_gen_v12_0_11" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module design_1_mult_gen_v12_0_11__parameterized2
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire [47:0]PCASC;
  wire SCLR;
  wire [1:0]ZERO_DETECT;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "1010000000" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "2" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "2" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_optimize_goal = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_mult_gen_v12_0_11_viv__parameterized1 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(PCASC),
        .SCLR(SCLR),
        .ZERO_DETECT(ZERO_DETECT));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
gD7l84kB+WAh1ATog3H36h0/cMgn9QL5jGe9p9PjvP7N+FJAVvGVlrxcgBw6dZaWDNZqNANQuRFv
ZSE8fsSCFg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
YQUcxim/tlzHeVlJ7otHN7u41KO3Yg5DFb1yF4GCsbXGLtUvWNlkFjY+UPIlgYImR4Zo4dTHJQ+j
3BaUNSUOqAVzT9CfyUelv2YD2ZTfAtzIe1Mboyb3+StKnuzxnZmIhVPiZlowdW5lQ1r7BjDPOsge
ztxOfUTbvYcTUE1ABIE=

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
eu4MFD/NMz3pssr62VCh1XDd9mthYydX9VaOq3lWUwHi5/7e5dl2SAWHtYwTnBgGPY+jCcMycJhy
WSlkhQxVj5BsMm2aAItwXFvH2mSbjlPggtI0/+DNGQ4x8LQSFLTDYnnQbBrHlJymsS+/asMkXACD
SJ2tF8LF5tMhAlMPZZ0=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
rNAzbNlIFUMjdhvgzZ2FokzvR4AuFtV+1AHGDKa9QgeBsZ1e0Fom48uKbJ9iakvqUoUcKKAvRzeY
OBkbx9P7Imx0gvIgzFsgiVw23cBYWOhbhSqVb7mef9aKx8yeF8T48n7gKldUkwBHIPeqaayRI9/Q
HCZO+k2+HCjRZE6L/Gzd+IOdEVUFOg3NtWFPk2JFkfZkxs8X7Vg/xxtvH7uvp+/EbVyiMbnwDT/p
NSqOyA+rJwBJYD3xRIPTFDI83XJLCF+1i4E8hyu7Y0F9MtjKugqEHwAG+JK3jde00nzNNaeLVUQ1
OfFMZJpkk0Cg66d2cvJY/G11oPkmvTq/JZ4+5g==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
apuTRT8aJu0TR7Ciy6ONiGK4AT7TUEiokS4gFf1g+kDg6PdKk9VRun4HKszIadRtahjPQo0of9uS
yvu3GS4EQo+Y+T116wnAIXnZSa8EQaEsDkziOI+rCvXv8IgaPYN8Cq0aRlASFL7IHOWNI49V0c0A
FIG/+5U7ZyNQFCVwuE4gCgK/pA6apm5kY4FGJft/EdZ5YAbR/nCTzK4P53+XsKHrtGfw+/MthFWz
tI0OtloKqc7laKZWKOVFqWq8Qmq7UL6utFODtxEQqzczH+q+Gw4rkUyOosIY+cbB67hX+GlmXXEF
jMwvUcen9t6c+wiH6rmBDcUIiuUHHz6q+jCwJQ==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinx_2016_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
dfDj35aI8y6zqcW/IHFxmCDw2mpyex25qQAUnsL+tIRxivv/85PqpCOrf3b7NWnwUKMrsxtw+JBY
mtlPsVxQKR1gn6VkaHwbEgwxXXxFe71Z+1nWQhfF8Nt55jGvq1joWKMrurSV7Mo+HkvHMSszXj3v
8ElD0S6sN91oml0nObejOhxzHf0ybK+sGag+CFA7aBr4k4rYglf7AzOYrPl3nNoCkyrFDQFa46/w
SXJm/os7zUHbsDI5GGUH3BU+NktHZV6GK3iyhtHTwrMgDtpGk6vKHMKULM1Gjv9g1/jp9Ao4cUhr
bCVOXM1v2e8A3564rmh3if78zTzCKamPRAB5Ig==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="base64", line_length=76, bytes=256)
`pragma protect key_block
SJxOQIQ/AYPNbc/qMwhX36VCn2/ABr9NPSTKkB56sCg3K8n9E16uCIPcEYODMFVxNWBHkz67VTha
31wJIS8j+fGiVnpbzAFgoYA2unsGE4z/iY9juTbySPTAjXpg7xOT8hSQc/tmE5jOkdH5fhX2MNnf
My3jtXi5aj7jXfmGRi9fhr9rWaiCD3iPONzA37ZGcT2Cb/V8dh5lfNGZL+7sHXv54B3pcW89Bo2B
ZbMvYsa6xQLm0GgT71aRFD2v5Zvo8B74jSV9U4v0Cd0UWQVF5rrOd0b2HL/ntxhVwg53A16EmBxy
9OebASM345ULfi684U6z8MEi9lB4/51qGvOUpQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP05_001", key_method="rsa"
`pragma protect encoding = (enctype="base64", line_length=76, bytes=256)
`pragma protect key_block
s+sAiCLs3seBsbcL45zGpTlM21Ysq27BJoAoqsOoubGeuvvCMMPCqgPgns2Wjky241PhP8iAbKtX
FlUr9FUntgNkyOitzLooJTYSeGvhNn9mzakIGAnuHBUUm+Tu6lPBfLAGa4paAOnWSGwK5nyDpLhf
nszLXH1ciErZhdAtMr5XJlifF8oQSDzAzAUBeNLx7stx8gP8c6d3PNO81CvB8Hh7vskIAaGvz/w+
8gm4S3UTal4ylIoQmowxAAujlTsArZ8kfjLKVq4ju07GGUM3COip/XPXVKwXy/53O549BktOv0s0
GpuD7cCOM/NfLEJ+SSI+P8ZMy0BB9SNd9ABrGQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 392304)
`pragma protect data_block
mz/E1NVWe867G+vyGOW6NMIKjkwXyDb/Y8m2qNjG31Xcbo6gEYxasawXtEk+ucZAqUUaufgkH3cr
I1ZCeANK1OE9BWgqoYada4wMdAFpy/npaSduhF6gtQkln8fsKNoypwPK7LqJm/z/7JlP9qUcTnwL
KXzyt2A2IRsPpdetu63FTlPz6jnjkSyjY8epkXcn61XrUiYUSltXE5yU/KxyOt3UDbNB0lRrs+b8
iSZDygbNpRJopB8Scxodgo3dTincfT3gp+uI2e5byVKtPHJ9/AsDbKpTjQjWG0N23BOaRgGDrRik
JzL4R2UFuZGtDAUVdZ0HCpgKcRjsO3PL3o4qSMKspLoYg7efiJMEKe/Gq5ZdeOdTArliJul8WNza
locKqsWVRYmrXGrJLh+MLN3R3qbbbd12y+5uPslSVwoXC3DmhdFpDyj/3uqZesFBLfzWAmguNHMj
SZEAA71hsqIEBVFIu+JmBuO0pqSrA3hQUn40IfqA1Ij4CoNsu5sJk7D7sQ4Pw3253UZXJ61nANXl
E5xwx1YBkn/cVsXtjlYRv96pcRIYDEBCX6rMQfLFawJT9etlgYHfPjXKVKjWY4wYUxpBLYe+/N/L
IbAniT/nUJbNiruHw/ROqacZ8kDv/rv1amuJuNGHZFmSj4mESoSxf6MvWXEFzDYoHU/9yHW2kI+w
NbpFr/vBPDai2dTe004XagQnaDa2nm4FoqB9PBrWzRetjuGO1xU9taSAyRylTmYuQ+ocFyu4oXVG
lTKftMkkAwVW8JGq4uw5+vCJaccyfjW/x2sF0frIQA+h5eNsnyvC7O53yYFHTHjxdEdy1nEmUH3l
4u5aHWo76ShlTyQKrOXeAZ8Wrzyu/7ig0j/XeqONf/pS+t6zaS6unzwSzIJ/rOT8+q0FNZCWmtOm
0sB8eiGNJnv9O++XmgSSi7JEyN5f2rXVLhIoP/qwRd3o0upqWFenZEX6r/Mi7uIt7cTdONBStkz8
co/EPLOkerZ4ih54KbPbkcSPXdSAM0i+FqU3BNjfNK+PRXveknTwMzvAdlcWQgAV+qE5EA7T4NMc
bQ7fyaY5qJnJ7OPZFa2zoDYnuJKYPgpCuJtvT6/jFMPmsssnxXD1jqWhwRBSWTc6v4SdWMDbCvh3
CAni5Illn81bJFp99NzoeU9ttxAnPu+CX0X1BnfllNvT7/fxgQPq2z78PSxxaaZp7rL2P4PYH/v+
plKoM8oAk/bbbUzKumPUSMzRuNm7kRP/acmSeXIVGUVOKmuiyefRnvmRMLqoG34IdJQwVN4O6Zlp
G2T4uiy8UZPNSRkY1jQlp0jkr5H4HyLpCY9mQaLLQ9lqs2VVRaE8oj7ZotZH3coixnAfuwrwpgSe
/WRPawAXxMyXbk2Bg8I0SFta9tGfWermrWAcRPnBEXnCa49s60PQvIrllFas8SqErAQMTMw/h1M8
YbfjKd9OwROLE1x0aq+iV8wvtMOAkQHENeYjUQtBs/BKOhsc4LbZ68+2gfE4D866HoIAgTSo+aaU
mQbsGQatROquxvnzgcD2bB38p5xE6FG/mkN7xSVAzjqBhixwQgLcBoAUVEHNanVuPQiY9NO0Qc17
W4C6umUjcrNojS1biApZvZzSvk+O1XM982hAiUh0BvFXhFg1qoRLwxQEUuQS/JCyx2HrdPNztEBZ
Wj3Gzoo1lOF9DLhkzc7EzwtRkIcxkWrsgy/cY87vOqZwhRQ3boCjKFjF3hOLQjq+O0GlnUU60g9Y
70hkWa4pJF85B62VlRyAXUOoFRJQLhD3CzNlwrugRiWWcP6qyOqokKUT2sPOySUvHRR/+txw1tvh
VwkRnohz1uRWw10DA+BDE9AL7AssJNobkVcvpsVoRobTSS6DrIIkrjNg7gsI8zumscjEp2p7KVke
2zS4Aoa1K/6mHmT/bp9JrjkQGb3XVvQ0HsoSlZuOpPIYbzwe6Rm7LNqyMueH9gq4zS+cgQsn5g+T
1UGXv1lC4dGdwYtWlVgUfPfmv7LsP9bg5ccxxz8oXBCeAKTkPF/fHWL5zR5PEg+1gsqpAIGnDHBT
LJB5p6AHWQMR72FM9w7NljrjR3Qj0mE2IhjPzCX7R51XgS3YES62RbmPBikIL2fq7ImuehZPN/Ab
IJwWkX3nE5HoN39MXtAnKIYVq4n7Yy1yCym4ypOxDv24AZQvMGJ8abj4LJx3y4KZvTVTI7NHVUxZ
Ddn8UZMVJ2fHilQacwQ/9G/TJLlr+u5kYP+UGUR+bPd2yGwfbsQbkIRfFUCH3v7Rge0ZHZRMm3sr
38/Z5UvFGyw+WdEh9mIXy72wTU36roGPR6HErdtdQJ4Asd4M+Dry8zgwOY/xVgAET3uhxx8lEvKx
K+IK0NJG4qF3lai4DZ+A/LdEKZYE2dRG1QjMwU+zk5YviKrRk9mov/qi2Gri+ADm6+pIoR+sKDoh
DE0Ido1dF7QYkRwigV2tEsRe0G52urYjokeVJxKBOITPk+yI9YVnt7UV4kDvt9/cy1glhkdCLoB6
UuZKYAmVnTYu/dInB+gvy75hIfXyzBonNO3OhhXsnkz2QQPog3UB3YKnqEv7tUDzPs0ua/wb0qFS
bRDswFF3TqhomeZoxLDX+LH8TjR5a0d3s1zJDRYYknaQuuUWO5WVai+gEU1ab6YPZnbUlftUgeDb
Cz/lkZnyLanclqky6EpPzg0NiMb56Kk9OOLM1QitCxia23tSAjselh54TgEQB59QzAsnkB0HwvWN
UhdVM3v2oRZIrnvzMitBnXYmHwHtyTSUrc2/giiQJTGnQfCWsOG6JvYY4Jc4vEY0lqGLusmcfwQQ
MxnlF8kghRp3wr1LteTR+vyxcWL5L4nulaITAXl+5J0YHYgI3+MdL6bXNWng5v7iQBlrva3g8rfP
3LK8ybDYylESPr5doF1rSuVsNEuwvDG85lT14BduQ4kYHZ+YPkBmqQg36VWYinz6aWLgYjBVlEag
eANTT+oxHKEf4eeRTCPuhnfDFK7D59/mYIwz5jyUfjJZZ3YonrEowOrywLOESIdQAPaE6kWcTAMt
+BfdnlQ5+9uQlNp7jiBxRA2PGPeuleWz/k1izMo0CdngykfJMsCMlzN1UIRKIX93Tuk5Y+Upt9up
srkD7PELE49Fw57Lutc5j30w3/gB9nXD4nP2fQRzdFobcvWWBknVcs4rGvaZn9pg+vnveej1JGAJ
yv5Ox0nGQFeTCf1C+Ixstcl7hDpDWvyDElYG2FTqyB3fUejImgWHRze6887J34TkYe6/EDTpUnO8
BPlGneJidp0bX2jtn1ROZO98qFhMKVYmIvDX0Bsmzv5BqTeULz6lgmX0X9A8jsKK1+oHBNFClP8k
ZXbw+xPOMcNbpp4tWegzRFMjSUcHfSeP0V86gmPPAP1cYcZMjjcTj/LMxlk64vMMZ6Ec/OtJRFgn
3dE+MXEenmX7pAbKOyomofDI6SKwXyuLpBd/SRsXcz4VOAJz3sPCLKNr5czU/zcawot4URzKPAuM
RMNGUngTj2NxVTYKqW1fWF+9I+1C5RFuW9pKBPv1aHIn4mVz8ZCN4YnGU4DK/Br0J9EW5qJWqSS3
AYK2X6LGr62mlEgIZbjMp/dB+lXVpxFCiPqlDnjghg9tZkOIgm6PDFHuUP8aBlG1GSuV6QH8WgU4
OeVfEJTF4/9x5vI5afBkSPAiRe7fqVyXI3e2E+nfBNreSLw0CSyLUzNDpCUBZfn8+q+ljRqCQj4n
uFfG8LJ7dz7bB+x0xY9bdIyoV/j/gxph/Uoo6cwr77SmOTZdCQdojSA/2iDy33KgijaHDnuj/3vI
s2jrbZxRKgNFAX2pF7ZJkA/GvFw0M5njFtc2Jv+3XTOL/CPg+B/Zb72ou8iA9kDB+gaLjVqxA8WR
bNJJLA7dpZPl3dcu0jgi+i7tNLc21DEyoXhc8rgBZsaAP5P7KEtTSsHq0NuZcKLUYMfPT4C/cNOA
m7b6VCd79k5QqzrHJKupRO+H80tFVv9DX8WjjJdR8ow5oUeeVoeH/E7NZcAVHq7E3r2wuWEB1sEv
7Er3DkKzJAYkKqCCB5Lm49Rs1ybKxogOCscSpceSZNwaVjMPGSlUANTyOHBY1ooZKojq2Yetiker
s36iPlsmiOjH12rFVEcz+1tTgNACPsFRmcwbIHw0ZBLbgFCzyhmwLiZ7v/jrf6JQZD/QtdDLD4W9
dVW7tNAdDp0WJXKhOf3uQhU2Nte5q4XPJyfFuPe1g27WazamED8Rq37dzUf73FhihsOMW5ulWnsn
HV9RxUG9bba8UY1FjdGB0T4HIAnlfxWiIgvdnAYawo5ki8LAVhbn4q5pHiBpvJc61U2lfofphQO3
hqCPUGUHz8PZ2Omcb448yFe6e68BMuyLDu4WAW68+Rbesde+ZjMyoY2YEWbO+Xlq8gV3D1FllCPR
5eloIVRR8a7mzswVNlG/suH7I4TPl6u11c0w9470kydN+wU4eLPqu9dK+DKz9FqC/PNbDdh2QZj7
QSQR0FuGS2G2aX6DoDskcd/2dtj5+JWNmiOU0rLojMNmPbVoI/89NiLo5TQRGjxj7EAwbQlvhMtW
r+YKLZRGXNd66gREYJLvvJur1bSBiR7iL4rsjTrB0ebSUzR14sck50mKaxzCVmMKkf+am5wq9OPo
Pin2WP+WY9qYkHTRIlg8Ziiuqw0E05uIrApm1+VQEb/qApfh0AK3X5+RTje7sAWS317D3DTyGmG5
1o3i+weaqWzxgD+Ti5BKTL8fMEuxz5MJtqLATyGGSQrr+IfbLu7Uudf9yf/v3BypqI8AqrlM7Etk
sarZ4rcDdZQoj0MuyXhnnZf8ziOIeqvyIWlNbL8TbY5JWs5QU7lLDISrk9EO7O0o6mBf+16iL4G9
y0Byccww3/+tsXqIeM3qlJITMCYxmEpEEI+zUSHxniUUqhk+TphJVZJXvW8zfDH4H4o++welpwax
Myze8h9BNXJfzJGXUBTqeBHft9RSiiZfcDzNgGNU0QWckv54qnxWalUaPqY8mZsWAc1qcbj3Xsw0
+ui2C7tIdM9QL06gNZRHtDnnkGhAgKqNSStfebt9rl/65O/yr/prYbuXo8pqtr4QdvJj/yQSfrVt
LILpIPuS/1TpqceMoE6cji6jjYwJgc2SlFXfTN0yBc+or8g4uzdSBY9YBkVv0jtu67DIqRYZS8rU
7esGYufD+ItmBCNZEogdG1V1EQLpxtVgcmzxGJcVZrLvsph79gBoPYfn2bvL+U5L7K8kHc+AbF4W
GofC3haUtascWNp/+CTNIyFcaJHMfRCNoM5DORStBLUwZHQL9GtloZp4dbbgelUnzTKsCYWcLZCm
HONZnB8s707hwyzd4Vqcav89jkdJmIFuC6EDN6L9LqZ3PtZDsb5ES2oVE2nnY9yy/YJlHsCHO6TX
ns7je/7RFFo1D/I3DUM3qnGG17mKBeOGPep0KfH7GRb1zzK+o6DbNNXodYNOwtwK73LEhLcge9DN
eIkrGmlKRo+XbmmeuQD4nAFiQB0ZU19fmZGshtmn3ihq1OolBc6oqZu9napTVKUBw+dQJgrkt+TG
iRJstlm3IFGklXGfeD9F8oFCPZeMaea0F+hY1L6HvIu54X0wQNFJmtflYWm+5k31yMfTA0A73dox
5q3zg6bdBQEOqJBJDpXSWQUG7gssU+vv8taRJX4RBpTYyOeTRD6nOlYRGPKB4C0zNSCbFG899uXS
phF0+70EBExiDM4DERxfDAWChVhOilE+gALaKe1moGjrNVacqT0fRtB0QcQGn53p/pNV4fqMV+P3
WYJPHHiBVjRteza/KwK/+Qeiu6Jx4mnjdTL1eqi0Qx++kPOKC44MUKMzwxi0cFtuLAUPGuWFHSXw
9sW4DHd5ceHf+cuEs0ofUMxRoZFKNVGyF/kJqDog0M2CA4aHdIy1RKkTTUP2DdqxMOQPL3WYtAls
xO9QDe+dcKNYB+NF7NQ0TZy89N+ghNoWlFPpCHg8nk4405Z/8UFpEx2yRMxLUJFkLdHqwxIufSbD
lKp0s6QegA/sjl6Pj/4qO/2KN4RCxloZSXWsebAmjiANwg3L6EORlzgferQKw2WNhrmZglIucD7N
kOzVMtjEm/FhQHC0CFyhzEDRv80MAoJOZkH8ISNW68GuF892LMjdRYtjlP81XBZ/yBB26XpeldBr
sQ5xZ0OXqCVBqiZknmFDAHvKCvSfFrqz5S6InmTtZDnf7yvk6l28gfHpJWQKQV6y/BcpQp2bIC/K
ik0uJ9OGExtVeGh6oh6KdFm0PbIMXff2wsM5+54pOiI5Ht85GFWqT5WEUfItIkSyQ8g7+BGPMNGq
LfnfUQ8JIYUCpI1iWq1Z8WVfue5H0JdSDDoGymvvAx8s+2tUDPUieFUY5c36Ktr0p755GTtKPFgi
ML3asWc0oVDsxD6cp7QPfxTHVxyJUlwlXok+DpCwAOfrlTJC3nBWu8gG0/X+bT8JpaWokJPm1lhO
Wisjk2dwAD3I0eAbyKlwOODGBiGRx3n4lkMiGg6kXyL+meOSoERvr++6oEjL0sTzg6xaaWrGvD9H
AJXBBUfgyIBj8jt11y54zwbUbyrX/Ja/keJzgKEuEJzdf9cPbJfkVIVIlJbzTRnB4wpn0NY3mIUB
MJDp0mAPsvZAsoeOlfiuyM1m9TNHEUJsVPT3Usgdsu4E6wqrwa4uFJ6AMkZZ8GMtmyEi8tFWXNQC
OjwxR77F4Rg9YsweyeF0F2oE6fKg1UBnREsGXVkXFbrsdDk8x7j+I53Nbe5KzWGp5Hwtt+DiSTLN
F+vVzGRdkKrMk16wgFh+WC3AuzShFNA8CsBbkWlhR1h3ywJPwrH3z9LgblUONhf0PR60WE2uhEHN
GxO8FNWrC+D0E9fOnHKGhFi4JUWcJgPyvwxDWPnmiv14Kxa4GNy5Ym3e3frkY1YuaGPHYn0zfe1b
2OVWOzk3qzg0d4txEezbwBAuzVKsRIaOlZwJukuhMTUpsG74SbXfkRaw+50N+g1lcxL0QvDmrMAn
n57ZPLcbLAvub09xk7F+h04Y84E1IV9yOIva/msBRjpiVton1pTte+V09Y2ub6ifNJ1i5GSzHT78
jZp6Eu0KIhDEYl6SRJkg4V+A+fTv48NGzN2bJ8y+65nkASqTgqWxHMR6dv3FMpDdnvqmi9wYadsI
2VvncSHPtsHr8nXGOivg9PNEpgrUXc0+GQ+qsEUtO5vE/EI9wMtcJ1+bOnLxg9gWa6FKw6tOFxra
1xnudUu1AGxEoucAqvdZOTIJ8a/+6vHHd3jG57FqMvFAO9p62pNzxnnjkMETxkQ22ke5ghtZ68b1
WYxq58CkAGVfht0zxX2NKfO3LSmKPTqSB+z6+P2nQQfaUUTlJ/Oa0Rr93+6yAmbFTwHl5lghDOO7
se2WcnhTe5i+5TtQegQdp7n9fmpZV5islXjojukUStbMDpjr8Iu7WUwcWhHkXbb3xMqbJG7mffE8
FhkyBecHF3nT/LA137h4tI/pRARUEvs4kreYm+RSYz0YDw8OsHAtuF72HrArvt9r1ktu1u1F/SRn
722hKz1yd30Ai991csWYm46hoyWtnR3Fqg3WLSyznuwgilNn6tAzLv8q2tKg110/YaWryQyBz3lf
jhhIP0hYrOZQsv84hZtlF3pOzu0NLl7LCeQYYqsxa+RLacDiX4OevDLcQtPbq9DVMl7KO7uarz4s
NjcJRaQMitTyiHo2eKDTfnq1VyLK1sDAN9lFipaEXf2BC8StczUat0wBgfZfiln6KNBQFIUsX5t/
sPAp+mdmtNLcOX+VqQE8H2OB8vD9zsV24t0l4Ni//CL/78xKsW1fAMt8+3hCf9z6ZO+WT8RawMe9
hfjfrQnxdRjAX4G85dFqSjzKHnm9dRYzmZYSgCSyPTbO2FKXytcFZMNh9LlbRztp0pNJPNJrYU0p
TtzmNo09DYmXVn/tnoEOvetTi6MFc5bhtnjJUxTU3kwfQWK9gQV3AcPXpELguIpo0qgcoACu9PHS
MMrhdbjOipGv0haixxPtarO7+aJxCdGxPO2IzYDJd1GJ6bjf6mLbEofcxZb31a8z5U2KrUg+CPXQ
rehhL177EfSYIIwu1RxjG37yklqsRMyFcWbE4TBfbQPFYSHSbv6S9u051TXBqTqTbBbodClWLsa2
hWXZUxFe9wIEWv071jXjz09286ArFUfcXJOZnR7rG6LtpLO4l1btROyLtkBuosaHJA/bCl8AMDUQ
SGQKAE6ky4JwbZbjGWPF8Dnrlxkah+c11OtBMj1cCkx5Rbu5fegUzpR/A7VqjkcKFijG2qpG52jX
ySbnNCheYYZQEkr3dzQ6BNdCR/+HCw0F0ZuW5s4lBcvEmtot3IofWbvduNvM4PFGOc3ANRE2xoKw
L+cv27bTUlbonEXihcO9tMrIcA9fOUWeHjIjU+syYt3EsA8ve4TX4nVAyhz6HZwCxiVSeInS+Jvm
TwqCVyCh2K9UApqAE2xlve+hOL3iEavGuuQeYwcVaj5H7weVNf6HayA9ZqH4Lc7CLszM5zMgmuTN
P/KfXFfOB6XdFACHyVXllGgEKy52q6YWj7movW/0Jg/baAG1/3YCww10usqc8/s9ralO4uIGYoP5
vOu0Wgui3zGBeGrdgr50vO85scJ0eBRB/q0iUTgflsMCJ3viPKctVXHbf2Mut5tl8g3p7dblifP1
vEdE/0yNhHeTlgKLjnEpKcJiusvDWBljkkb5Z0cEh18V7OIvnvCdTn7OqDjDFYBygVTs1027duJw
i0Cg1zW493mQ6buSjgWd8OfNulsKaT3x4MYOpOW/PL8DqdTrz+W+xqnmXiLzmNmRgvH0E8V65x3z
WxK/dsk4NKUMBZgV9f9m9Ci1j/mrWcNLnG/chClcFEsasAm1PqdYbTlQVw+odoOzO5u+5CbQhCTw
SMnEb7AYW+UstTPxtItNf2sE8wW73y5QTOBjpNn2zooyCR6Q1wZYqQqml37vqHgSZSCyEMUiZyMB
S/VaxkG3zYcqz1dpueolw/Vrz3VcsuQAphGz0NEqbSVBKJgy7RuQv15VdsrJMYUjjNBKKTiLpCg5
Z4uhd1LrYjp26LPmTRs4lEaTBpE7dvgBKUKV5NwcYLF+Q2tjPBrITO8d+bNh2nMTR7c4KhmlPRSb
srtYo9R3bZuXUQYfvwXkDtqjvxOHCIqe0sx/xfe2RsnbROvcgx+ZU5u/ij8jhpUuTwgXaDbTsEC6
9FbsNsJrXk/oYXR+7ZpCjxUKWt96QojkAAVeYzMJLjMMAw2x5hn701FUBd2rh/bOn7BDkie+Cyfa
GiOjeVodd/Z/0+JHB4MyyO/URRYapRN0eXH829dPE6/hX1yF0LEJvMEGBHMd9GwdDCpYw+34Cn29
a9HiBLum6cL81FYY0pniLSEFtgT1XxsGs/85EkFI4/KgLzN6OR++6t3myOkQULxE2njpeoJSOfVm
6IyQzhPlpxT7hywxDSTu+4mjNV39B0faaVlLHXTJMD2UNv5LtOaVqGQjQsbaqLaig9jiqT0Kv/2i
QQHGoWZDMOmIgRSb2dz/FJ7odOcOvfWTjNGKDhsYjxx7i7ORcqJ4zPE6rlW+nHMmyaB0irvxZTZt
lVve4z2pO5D7rRkvcAGGbG+8ZKx24pmdP8FrLaebsdALmbBd8azE8SS0TgStJAYJsYDjTLtf2fuP
BRm87ubLKGeqd7NWivjeYt7deI81jJgOz9qMtymVQZ8BHZpOxDMSrX0nviXsimxCe6jbZrYStqwg
bsKCAHhp+uArTQ6es7+HrC890q1D1uXtgjmYCu7E/3du8+KOdLfubJRz0g7t5t/MdLj1eqpbabAx
KlCvF/k9+LDgXP/kkBBS7XZRer0JDhw37MKN14/J2/Iw+YpCKkiI6tt3bxz2WCjG8LuTyeMk+SSu
AWZtoVQ4zOt1lUMyWl44g69qMX6Ml7OMYNuIsivbUnLc3roFsGUzrsX2oxwy+BGZR+UgI6dL1u7M
cHFv8TH559Aij6aC++VVSwA9hmQ/8iUI0AiEwE09nX231c3IHNupx9HH72ZU6+jD9/ZPPvWgI4Yr
X1NCWT8Qb4p0dcXN3Q/OnxincCK6UyRgnjBP8pFhLl/eX5WwTGsDj0ScnGXE2/tD0O6o/Ni+zKo4
EBO73pq14cwwtXP5aU2cZXLBipKiQbB7wtHD7yarBk+/2XT6Iqs/fqUlroqfFvZKvUfpVp+NpTLO
pZCe5ZY29fIMZ/rxqiARt7YoWGX0g2Ik6VoCdB7KJLEtH9i+5u+1Qn+FGmyJGqbfv8qVu3ZrEYEi
vwhBsmv4EOagJPIYfo9Z7aoND2iL+RcPZzkkIEHk18dmoe8kmRH5JkONsgOl4gkECSYwbgC/7raU
KZiE+CYiQSTR9qxc6SNjbE4N6rl3Rm7f+e19uqWeuRjXwYo2DXhTQes0Dj3Y3QTLz/Y/V+30uDMa
qtyPKlqJLwhXhV9DDEm6/QQsWt2v7duFkIEdLN54pHOCdyxn7aelRI9I7acMilp/QqwUzwVOes3b
zJ+nRWwr4htoJf9iaNWZOVZARk7iU8q9GLE8KKfptez2ipr5wT9OAnOeHaYjJRSYrBnFDRuAsNXr
a1/hVKKEzpWHqyxYsCYhmHZFZmeVyCT7pOPpWv0lc8lXpBe7rcBZTdne5SMD2HY7UofF1jxVdMHW
4MjZo6AwQbCjH6vqtpnqioZD389G/8P0GVItcrM+0kkpCo8VrFjVSyyGAP7iO95XXEJpnicAHc33
+HNatwfDNiuMKcAT4XuSxfto/GJKoxPzKHUxbaK+e8WhFmMQq6HEZYSb12vrtTKHuUzMBwfuzRkq
ff7pDnwzz8Suup2Eip2ts0ciP+kPhjqKz1akrLiMMA3ZDNnqXQRlgJBdgevWQ5pZ0BUSiStFLv5A
p1+JX3ax8wMHkc9DNkwj5ISn7CJqNJxaMcRzuNe6UIhmaveg+XRWprGBz5uhJdXeasqVTLwgYTzQ
o3qDe2pXhmNnIEUCOFNWDN+VoReC4PlO4/gIpn+KyzFkgiW4eqAm039+NcEtFIgM6Q+1shtjk1mF
ZwB3oNWK9osvWIWRKQLnwCbefcj/WP4uxcfihDkH+nXMK+X74x/om5A88Z2eaCwATz3vT9T1IBoD
j87+TTxxUYghC2LC81YGWs7wQZbF6GxH18cBLhvhf5UmDcDlq6ywu6UuFgaikLGe1kK4hd7ZWUbL
Bm0N+fYzdJ/NTy4xFjQZNWwIUnpEJDSLOsZPASPeIJGjhBsHNHCGyyqn4oH0mjRf+Qvnkv0hz1LO
ZQ3wvW16+MqWPhIx9ogRvZL9YPl4kVAYpCZdo4ZEiVp6686hxAFOam7bpOUIH7Qh8/1y433r4OJY
QnWz69EqsaLZZdRhaMw9+JDNrOSrSO9hiXcsVpU0hYxPcrjp1bgGZ+u39yf6MbnofclX3kz53Kls
wHOrq39a8cf0aJzQw/B5oYCwTmd705JZ/E2ir8i/zKGecxBKO+CsCzgW5JR80uz7S6mak+FuQ0oC
IGs2qbjF2ySDUYBgdI638/YxSPTl7oVbGgy3m+SZpJNriebItU7SRK8JCSOojQw6gFmW8qOhNCNF
5zkOd59yeUdgPib9i9RQxsd0xYWCfnRGEreJMkTrlA03R0/5YX8Nl2SsbNRaCSZRpdXaytAdNKEw
SWNdTbhPw9hYSoBDGznp30TOMg/r+AKI3XlKrrNUHS8tDy5nrI5wOMhlkhrXxYlFtVjRnebweILJ
nrdxFnRISyz67Vqn66Y5Y7gDZfnNNDgb07hRFcqYve3gSnQ/FFZkipdWi+zZy7gUXQms0IfkgcAf
1OH0lVwYUU7yJLoC05Lny4/DVpYvw6JahbmKWfJimJcerNPSdMaSQtEyTPN5GT4ygDttn1pomjYl
RCFkTkXk00Lr1X7x68Xny9qg8ZcVV2bmgOWENsRwXF+7emjcIwBTRhBHyEHCdpTvJcFhL7UmS7UG
EaqPjCPrJKbQV4M5H/rp6tDennUUPDxX294w7vrAGnriiHzSl3uD9jzxrw1ILlcfSmFvUxHCO71W
S3EH9rmREfXX3XCodjEgnlZZbulW7EZ47No8tnmkvz2jJ7K2N4nu7e9Lk8xmviyfdSgu2lhwMhua
e77pqqBcS1vNSbFlvo4P3p9NRKNtV6xCgipXicgEt92Ic6SUaiOyD8DNoWChRYhXL1ALEUDJLvZa
xjf8KxpxW4lLse+qobZNwNuW0sMneygMYJTp0D89sDzpKpIKbJ0Snwa5tdyZXgd6YAmUzRVGc405
VsDvj12JC87UGKBUHACtqssrODfNJX72BUS3hQXZcvdFwxsF0yUkqSr4FYM+8Ai29TegBDqFWhZt
FCUWQ1gY9UDUI1LIvS+FqWDhXtUVHmZDEpBrzDo0XkpyEA6AMsAFreoA5qbRsJeUsN863ua8/otm
ZB1gcnuQ4xI/0f/Br+Ki+iNHnYb9liqOTXFUfoOwDoOj2tvTPtCzdAURwvwcouy10mp5wjjDi+91
ZjIC1keXiutlNEIRu/n+FpDz+A9ZZF+mgMTqeoNsTZ+fbk0yAU0RFSWs9XYV4TYQ/EWe6oZd77cZ
S+XdCWn3uPiJ7+HJxwhk0lIYDc2a93iPowz/J300DxOg4QEE47XZ8e4oo8XOjAIHdw1iJWLajFWu
Tou1d5GQEBR7dXaTmHciBcNsEchM/fPd2gZ9N3TnvMXCqhFrnjzt5eO3ekAW1/pLFQuyXySDE4WS
TVJhpYTCzCEDnfslYYEXABSxs9a0V/0FUyYE8M1XG6zyMJT8NJzO9p6OIT1CpZebtO0SaVPq+vhh
Z6Ut+ZP/ltjsCrAp3sL3jAZ+8ripTMQhqCMhxXuz1GAMtioPfEPMn5+txZIfS2JTDoD6V1TQRzCW
ZWMFVkb7WaNT9U9ziENteI+4NGIkvK/42T5gdNH/43M9kulw8WLjqlljM4yStIP7IqGiwVlSPZAV
eBdYqN8KDal+CClYJUKHrngXcdJuhLlQrPtG/I9lvZeLAdGuYMDZUbK8l9dsQJqbL8NOXBZ11/4O
OjEd6oddKalcgFuggdzxVtSZ6orR4z97BVHuQN/UamzeFBz9TZFp3INaJZLf1mr0A87N0FTbOStT
bo7e2qZWDB2SOTOEseqc23745CdV50gpc4u8i47852q0k4rN+qUCQ06NI1kYfJycxuUDIr78fnyn
5mlyJ8ozubeh9ayjnYJ+eVLVutae1KoiypqR3ciZZ5WPlGuVUp18F4jMIt+iPq9GUVcbfYsMwC92
dY947jFVDPMHWtwtxaocZ/TO5GcTQNBmlEHnwH5GghcAPzX48KanHj7XkID+rNzat07cqm+OEFWo
5GLMDdIRD+KtoYr7jzOxswKllQHiKzeJXg3l3l0dXKcPdDod2JGZI5k8871zWBs/BK2DnTK29beb
9KGm3ZwGTHIkEd2ktcCBjwz6JELxQzbpO4irVNsIinOuKTcASyuEZSzJjT6zLTxSFZLFA1jlyla/
oTyMlonFx507l+JdvyX1YFNAgPpm0hJ41w8ezjxg4U7BC0gFSGggFGqWI6J4Rh0tturSfr5Uy1Qk
JGe7dj/BjTX8b5waAzMQ9pp4m7JE3Sh4clyv2sz3meZpwzPWxhPajlAeXFg+7pSDWRT9VGab9ASK
l+EXrOttNIJAVihImHELQ3Zbpsb5P+4WKF247FedMJSHJyhY4znnLmkXLn/E47GXTcHnz1HDX0ID
nN0eYW7dD+rGg4wQFDWIAs23Nu+Jlhk6W8VFintSQeVvT+QEfQZ8HXHGlkBbUSHtY4mE8iP5psZt
Qd10HtanHeullFCJrLdxbqNecfjhHdVXxa1In7Tl7VxvVHrCswB2S2GJgRbIfDol/ddgKtoz/5aG
neOai/0/VJwAJS5f/Ve+BAfBJtly+5jl8xhYnztgBLbDe1KRit0//a8OKYPkAg5YWSaee/Z1XYRE
N6b1sblQbU0N1VTUKTziukvyquy5i+V2uwSqiv+AHwZ9JzDzTSUkrpV6AXuSw9Yf15QOyvz0yjlG
jm/sEFyssslon9QVOM7cCeZKHEK5F8Ly4D/q9gHyU1k7cxotTnptokA/7QnOdnOa0697bhnUdGRa
s3kqShH8P/XYU98Irj4bo5ud1F7uZKKhmeaWWWReq7N5BQYZitus04nUv0S43nK0AQK8kdNL5G6P
2TgqVQw/2gnT2rCQeDp0i8Lsjykjn9Zraa2zNqk9k8twOp0FZehKqJLe7u+ebou04Cykvp5JzRg+
2KdPiIMXGxztBA+ZirbgQRnzoOZu6lqvPlcwmsWBZhv0RZiYJzQKTg8wrtjltbbQcldDk1DeT+62
OFk2M6te8e+VWrcVQI1L53FtEoyKz85l6oa5/9wfeQ4ppCoq5Csp/UyxZK/Q0B65Qbjw8o1FxDUd
JY3fs44GcmmIJnzOgZ+X+r0I9j98UsS+F+HGkMO3kulVFvQ/tquHWwMeDzdkU4lIOzssISUvabnw
tMrUm8ZIoNB4ujvzLcPnSNb099YaEXaOKu3QE809TCFJMu9/FbD65c5NXq/Q3TH341qN6Fqsj1K9
JLlsB9BNfgG3ZUaeivvT4Unuh2PYCPSNpy0Yb5b69xKdgCPmruvxkaI6mf6oFFzz4yeg4r/p07u7
uQ9Y76zxvd67LWYVH4N7kjun+es/wRzT9IjqFSSBr7dJoURtJAYQJfiLUNeRH6S2eSzrznV1ZMfE
BCI74I4cvTn0kScltjs0hKoEqFsbaGdHSsBHx+44oZglvzpDETudlhejUYnXWSvUUyP86WRRrBF5
vu+OZtwHldoUd6nGUMcGHpmDyXjC0Ia4ZJ9c/jamHfhqFIYu4i2im4HGrzKTBQW9/cEz5HHDzAhK
LC8L97ZtzmS70OXooAwSFZ4HqzG9CjZL/cDwt8HlrNJ6kMxfOp6uTjB3LVGYzvFnoyIJ8c/QYQkz
0h6mcynv7zRz7prnmmYp2jrTkE2PGqPtk0LiayYj0sJuWOiTxkcmDPbO9vFLAAED7vKdnZk6ToA/
CwzLvgtjXHuG4SrcQZPJuZ9Rt71pLWkkgqCoEYFcJXYbShps6AOcIAeici/+cmWT4298gsJYaxtw
Ns/cQE3OSB8CuCBVFHNXl5S/2IsGV6lcKcNjmI7ORljBsc57YTSPAGhXomt9vFYDJeshY8CiYBbY
+rZJYMz+imQfzX1fzyoScZW1S/nchHxfl8PL5O6Vt6XcVadeywDydCKtYi/qcE+IICcYa1Za5yGx
8MN+8F7aLPJlQVJK4M0onYkwhiN04P9vHsKIzSbiPdCFjdcyOJg5nB1bVPXJnHR8tHyUJ31mI5dH
3T9GEYfpdnUUdWM0uE3BSJoA/AQNeEAfgU4lDmJC+LpIQ53MjIwhgTX4h60IndD7eTDomR9o22DY
/zHTnUCQFrzIhTczVU4TH3NAV86plyE1B7I3ddNfb/IuWOrqBizlreczw93uhkf4pAvHuU9Y/xJ1
sgIlQFLAifGI+ofHQAS4Vul1egEX01nbr/scrgBqMWXpasQ88skmDcWlpbkUHYZqgOeVdu+uuhsu
lVZW6kkKt1xrKC/+85r3IXx5xGL7mM1rntgnShAK7zLjsdgvUdjBCgvE7/ZQ2GPZj2dDzCSNbeCx
td8r8KesElNsv+hIef0URxJ94orivecDeIf0hIZZmhYU72SR6RrB2HNuE0OGN/gLvaCc1TyG4oQu
s+3sYLRsilTl63Qv2HpJYih0JsXuNHX+91p/lJ0ummT2u9YtZbZ2Mzh6b/GudqKK8KSdXO0syqnP
VKqAaovE67sWdZMMLF0hA4+8mbcRnQT0Q4+IPP8ruFWxDy0w0waxJ5PDWLdD/wzglCfKjy8sPycl
nKnTKj7I40yTIhPVE/jo6eMqUPbJI0cf1w8rpCIHHv4S9hui9gD9b9W9uzhsIZXSU6BlVxNQtl3R
hfWvQ+jaw5pfx+DYucwr1lJr45K8iEPCDEvrBb1q1fXl44ijczHo+njx/lnlpHKbrPI4iL1W1AJh
oCXanNxCF+J+6JCPlJvAT6hMJevBRUd1cWsEzJtXcLEDQt6xLosea7TyUO6mjtu8lh6IJ89GpIVJ
R4/+UkEXFKtaPNckrn5qEd5EER8HUIYqoYJcu8U0RGU6AYnmHvJLLUuzwdR153+Jy+GpHiStgeaM
xn4oQHSpn6chvKspXt3r8oe2WRX8sc/nsKEXCLe63pNYfCZhBXGvWf1MmSG6Qo3FWx6//owBRi+v
6+SBF6DkkI/mhC89a533dYjyjB4brtt/GArDPic9od0DM7V/z4aSVAYOpOam1gYYwrSE972bYHW/
oOdmUYd92X7TIcgZXg1XNdx4Dx/NZiJYJRyt6bDG7IfG3gUNYN1Cy1OWCVP83MNXI5jyPVigrUTd
vTAJdGi3h8lubEHfqAt9ESqgkjwjBaCSoqgUTEXUDB36QM2TBHM8IfD7e6BXC6pRgucORIz+Wlo5
mtXjDjX0bTVk+jUt3Gog3s3tSFTGHlnfCjhtZmuUbVTpQBVrwatiqFGF3T1nSnPPN5ntuqPH80cZ
AUJ5y6VlINFeLPMOHZhT2+O+VXTHz1K4aSnjOk2LSOBJgGnGz05+kgTylwLIacpUn8sasx3jmmzm
iS1uVixWtbhjekWUkjzfhmXD+4C5MAhuz0+2FIZU5ezpIEPLx5UlvMqm+n08pKNiJwzr2UCPRyd3
SZmW7/d577y/fP56jNUNB44wtaaXx9bnlK3xSsOsKQx3P8oAigqZE6m868bP2WCb7Gmlp2r2BplD
zcToc0t+LqSDtJEu+NyaVzMl9LLjIrLF40leg0Uazq664HoKj82OMbKy2eNi51hJu5hY2Y3SCiUn
kFTRHT/fET1hSotP3srs6GGBFIjMoUAQH7IZu6RUjqLoTZSrf5eQ8mdWIuwjBvvt7F1ELvWRqUTi
diRZAeGrMSSovKLx2j645AlJ3lN6RG5aAo09J6mOuQRpgtPujfq4QIeJw2KlfuBofLyi37QacCMv
9cvZJ6pDvGr0fQhU4bWpP+lzgKy8LgtyBVjITobEvEOb6v2LHP9uNQ89pz1qH/yRTQ0iVHmQ+H4u
bZpNAdqMrQFhRPKCZJwSR4njZuWSov5o3uvxMlaxVD+Iy9qiAUlkRKl/h/6MYjmjbK5MVDBf2BpM
Rl3n8cclQKV44jH1/EnZDONM/gu6wHc42KbJGJDKZsuKVVSgTCS9YTjP8QSKD3T9+lybKekejQT+
9+DEk6MW7K2FejjKWOSpcuPlXRO3qVj6kHqwHxLtsOz1Y9kkTlEYKtUZVYvl0ToZzi98czmGtEb3
w9XEYe8zPqM2wxdPQMJgIAtm8l8wbD8EEskHMgIp3Dq7elnoWCmEWDsw+L3vYojMx6aeRpzmOv+e
V2TSid87txvTilbAs1DBjWO+Y+pxm4PjasZ9iYaPDBl/bYNVH0ItMT/v7j0PY4h84C/8dnx0KsCJ
oTnK9B8vitgSvAwqSqb4npDy4izAMrlUxthfkI2xqrzcmEbLrQK3QlAA1nIguZ5F9bbItywJaEnz
HUbkK24n/2BL65jxNA0L2Nz95Z06Mgt8dEhDyApPX9/VH5sOqJI89ODxTxftnK0xusj4dl2NR3xV
FnvaOOMl/OJUn8FDaMhMHa6r6RwxmQLAYFw4QDDk0JOlGq79ocrFUFR5RLiDYKQmgOqYX3tuydY7
XOUrYTdGMQak9o+X39F57+ET93vll15Xdb0XPsWZcnd44PEJ1VQV2KOXu9D1YB4iT5zsqnuH1tId
6EKySWl+cJzVps6AuBEO0Vo2riKCpfju0jsnftK+fEDEBxkbTc9w0KKEsYdvZq6XkQk0i09R7y32
eSuBJq/TymRqscC/bd1IEd69LUXR47ys0Y/rB9qW/Zpqnuz3F4DM8eztWdHUbMDqSmJR8rYkcCW8
aSseUMV3W1xTmh+wWDgstzlXm/vWBoZ6e1fr0PdKBAJqd09JB4XAgPeHavT9sSXU7pN6+MzdOW7G
aa4Jp10NOKjJ1Uk3j4+899CwXs82kqW4NDktyEwxW29Z7wkblEbCwzpEkeNCO9UegasHB8XDUmX6
rWNGHNuCo19GPwvUKOJ4hzN8RdFfCuYjbW6NlT+6au+oW+DQxRd/B8sOGTso5dceJmQx6xhVAiKH
BztPetyKKpttwGfWvodCdtrpnYrRo5JGQv2MEODeNU5yBS+UzfDv+J7WeivUwSJZjceyPR5cis8Z
6sAEEJWHopCyGpCmsU7SfUh3N3fXRGmv3VbAjfqXwnc2GJmTvW+RdcoNESvUuYl/5q9eDEheOYwu
nuYyHBIjWdnAB//Y2md/fPzH05JBJmFBbps7J7XFwqksvAThrxgvM+ml/P6PBq/w5FGw3l+69iyK
rkKgi2sxFsLFr79G03qeRa3Q25Tu/xTbKPXYiyfWrbmiEZ4SgIdRzqvuqy68N1CdzGTFi9BCQSGQ
hpZD/Mh72WsfqG/MGLNSTzNJh48FczJFP+GM0zc+deEf+pOorumHuuGKaoOk4vrtatDSpXwLrcvD
x6VFbbRt/IJdWpN4N5e/9nvh4mf9FMFCpet/rWS/WmYJZ6jYy7R9fo34b/JBsb53FzBdAMELhqdO
+2l0oKyANsQWtfc+wvVmP1l6386mJhMwDHGlHK9HR9VF6D6FJZCeNyHuPENa4X9DfrFjIfTBRQpC
sWTw5v3XK47FFUSc6Lg6Rlr1waiizhDhV61dq0c9mpFnkMheQjUEpJ6bgDGdqiOpLKGaKI7uLpCq
+pDWoTv3MMyef4Rq5Cjhcf1XxPJXY4r+zJAgxcUA+PNxth6Sj8vzx8H+vkIP8POgiHIypMYJKsMN
9UZuFka0LydY0fXUikKMBaN4q4fufIleuQtaU133nAu+0I44WTUhWH/UsDWqJpP66y9skimuiT7q
iBSVYPB9BgRSHWutPeD65FgmTLXfvK0jEuTxYpl/yuXkoGrwKBzIH/fAllG7V5AlJeFNAVxINKrw
n8DcwzACd3vMF4F9m1flAUVKUKGOYplD/hA9ufntlnVI8VNdfvpJpQPlcnu6blV0/zJjeG/saeOl
FELxnGqPw8NzBUKx1PPghkjMrAjQek2tLa4ujmZWUNW8eCTMNqPS9xI+VZ1GeMmy27YDgKHdwp5J
9Tmp/3i9jNcLGF5VfOy/vHCB5MuN9uikhglJwAzE4V1wlCv0d9ja9Ss13f8QR76MIEjLxRzLTeAK
roz6m/oizHCE/TAp0CRAY3EQPNXPmnjkXJ/wfFAM9nuXPdu8oRHxf9zHizqHNCdc3mUT8MO5OBif
Wxtnfqph1oUJpzGzgdA8BLyl19Hqe4XXqfXwAHEWrJjCc5alvnFRPseKQjR/yDjZZjMhtq/RWZyq
CDsxiFJLyaiGjcU4coABbgBDXx/3Z0uP3JdGRnZqSA2/J7JBbsUbwlULsjrOMI0tQlVRJDPwCLqa
k8RRLZTSl21bPahCgIYuXUEkzYB6midaG9j6+L2gcWxUOPLSzFY7k04RGeNQ5VB4akL6hRW6bznV
AMfZSOdo8aj28/K8n53cGQItAjoCmu3c31Fudj//Ef6n+51CSn+dYyKV4mGfbVuqS0gYndBxB0rL
2A12Wx26LTiRV1HoYxkpv8nh/75DTMJzzc8ZTbE+Nea5NYdW7DbolnimIeN+LiP6c02iymjbSYZc
Bik/5u5sk4VGZBE5POE3ZRa5FpPQ4Np58S5cM7xKJLRB0b9FoIOGSgYjBIcRBYNM0U2z+OtUsasS
08G0fL4okPfK9a37ImOsCOvKsj2kaQRfhusILm3+zc7qx/onFS2KUMEpu9X5Ytwtn2++xybGgQDL
WPkAVKaYfou8d2dY0UdZGM8d6A7dMoxNRDQ6wBokZcZse1biTvSkvEjtWU/iHPeIypHA10+/jmT9
bI/UdXwfT9QxbYFha7z0ksfRgVFQc5E7zdd/7N4YHe/MikW0AAevvrAGaiT675fbp0CBtxCiF8TS
MCiS/h2bydy5kOk/0oMM9lajpAaA85zoPfpSOXyVOc+FlEwq0jwQ8VcPfQEmjJT0sGalQewFM4Q8
M21fRpLY8qqJZC+Xm2pRuri05R1PYwz1dOMdqcS5DshctzR7CSU6K6PSbcVRmQ2gZsV5HAyzI9F+
tzVJIGKoPAN0Z2e28p6ZxUOwwvOrj9n7c16VrzI8DwPY+H+zuWHakNjzkPpmzRg0rzgvx73Vl96z
7eqUO71v9iR5OK0k1AOa2EdCSlw91xJSF6ISpz7BqA/Nq8oHY7gqO5yO7R6hB677N/LigMLTfZ8L
wdUZ6GllMQ5Q5RwhmBCBeiOJc5xQC/mTdx7xHiJsGeOLQA3lEfBbJaIEc7N3KU/Ae+ou40xlE2u4
zkmj+C2uuSCkqJapPy6IlBL0n+VAMlh4sNYJqESXK3RRE5Uqh9KNTgGdiqc2/zP7E8VgJb54UEg3
YAtqrvA+8MkkePc4JiyxqpUmeZaoBioGnC8H0qqg3Yzi7m7QVQLNIqXcq1EUn2zrC98pt0NAl50Y
gizPF1oojpkMc7BUZMGNWam3+NnEDorjQDsz16Bz6hIr74Or29IlxaXLTEdqAcRc8Wht590eVLOJ
J0dGQzjbkYLYhcmZR2tnT1wNeI60dpwpN5UZ1AG4V+SFlSUnofJyol4gnyYQbCAPNqFXUOnr3jxh
isyykeI1yVz/WGzkl4bkSd1foZQZ2Faw4gFDrWLBIT0eMK5Db95G+3PLajyC23PrfaM0bq86YZVi
H1PPts+h6ZBlOP75AT8lMA+DQg5LXFAc55WVsU4DDvOmmAslza3cwapdOKAVtQq2z9DxTcU9GOBC
kafiZfVUaHgVGVc+L6h1337B2M+//OSSoVnMmCQyT+ovHUb1FUUcajUU2rzMtutfoT12tGY7IiIr
iiGF74pi5Zb2wHOPIYPReDz0ybaj19guXSRC5v80vcsGo/QJjGKkCFYA2b9DdS/jR0RAU50ZWvVa
jiouu9Lr25UchJsp6y//S4Tfldv0J8Xt+T1yir0lU5IMEU8DQgZRf3W1x3DvDEoC3ifPgiqld8nM
rj9LT+iwDv5GnWn5jBKtnkNQRIdctwQ4lUqCyyh9hbPnoWqlVHnEJTvcTEsPKoMK3XcfIvQdSVgD
lssSY1ObDb9Lh7sF942JPiqrR8vI5kSEeD7RSG+UAfz4acI6XMPlmxKierLao4B3UN58vyXczNFQ
eD6jxVYttC4YiZg1EtV1meCXoWuhcWsJYEGsH9/XWiED/u69qlexgwU5upw2quszR6JXlJjvWd7w
5zVKibUVmsX6uRBULh4LM+4vNQZeGMYVt4IO7/Hiy3mVh/vXD1cT9xCv5t9NCYlPKWPTFq06jvlZ
t1nzhjNrhnNF3JO6NiKVqq0YMiaDrJfRJEGT5fCoPRA8vQq9gJYfcO2qC4VmQ8zxP6jx74sgbhLh
E18Bfl2ad/xtAgnV6OxDmTNy/qspmOavFP/2sMleFLG58o62sQI8hRFam9twR5ytET5kWYXWA8zi
rAnXAqVdhwujc8SG171W1T6dlPkZlDtWSONVuMsuR7sSX/W+pW4lLcfEBfHOxyrm9kLa6/HcfLfW
1WFXjeYT3m6FkWbLRzTfecIyo/OWjNBPiOPtxUI9vt41gsMvPNmyty1yk3aqXVSXQVKCfrejBT7p
a8ZahoHoMn0o02oMZmV4NcU5Ef3RjAPz3cpwoOaSzZGWuOCjmYdfeRO/ZPyt/CEtm4u09ysLjGu7
ihj9xz4lObGIt24ledV3DCw8yh8U1WUUJqffkXNzhtt2Ri2ReRXD/x5pdaiwp4Y08JC5iR2NU9zD
ELzFeElQSgxMo7WxATC3y0KS53lIATxUzBrdtl8yQ9yXF6VDTs4hVyQO9bMBv3PIRJe170QS2Y1M
B2+hXAMILGRJSg2s8EtdEbCXixnGufcLT5wKDOoZo7dfXujLeg/fzhsptmHVC9R0g0Zu1GyOm1sD
ArhIwCjIP60SE6GmbiczNEWRfInZ3+FkrGp9puLUhzqtCvAJSECLm2UUcLFyXr3+seLgd1Brc0ga
jeIs0hYuSzwM8P8Pda4VZgNqEVOdsrm+AcOt0b7ba2FuuaxiwIvVH84T4R6QAMpPaDvTSXOKBAz1
lC1Zm1TGF9AEyIMd7v7SmQo83IK1iUW6tR9QVg2n0fGtvImxhAX+VfEQKZwK1tZ4fEyR7cIBqiaQ
4aI/83n/11PZRnUnOHj1HqCb85tduznWEFhyrFvC5QMYS9fWUR305P1TQMwuUfZ3TL/RGXbkluDD
LBjchDPSwondrYUfusl0FfqiZiaskCK2RYj7zAhTPWQZZotCd9CnlKOxVC+dxSkvIf81UIvTrMQX
7P3poxbyWcUVMspIkbAM5pnmpxETHtZf7M+SUcqmVlnGyJwUs38GkkdzZ72EblKO0ktiaB0kSnX7
bXdsGP7ul0v1dvmhLkcQs0UU9JnDqMxN/vRF+Bj8+kCoDqt/UwcueiJI8IWM3shRmhEXwMaja32g
C5ISRr6DB4lVRXEaWyu6YRlnI2Thx0mqKuxn8haj644mBaM4Nh1lGu30BG2wnH1+O26XKpKZdJxF
0ZL0wXVxO0PvAAirV8+IuedHsJpZJv2UCCj1jseoe/L+oW4Obr00e8TpgJaGOB7AQBKKQDifk5Sq
n8AxAP/RQvlVR4j78hm8mTyCtfoIDF0f41up8aqOKg2TlC8Mp25KCEo0mQ+jPwbIsQ8CNy+O+bpW
W8JxqllIpSvalllJ26hSUiYT61P7JhYJIyPouQvHZtOmI4OSEjGUME6jlr1m7Q+EchnrZ/F2/Zqc
DVkbQr63fhB+r9AmrwrC6RFYVXt0JCZ2ESYdZFO7dPIQEJzfhZCEA0ngVHCS51om5mL+Dcd79w1N
RdwbGGcL7VX2AQgL4Sz3fP2aIWPm/bv34GXEu1PfHmV1cVsefxkzRvnedOubs6tW2xa+mwpk+4IU
E00/5Tb6tCrXdwll2WJnaia4Iwxf96e91bq+3RYXqh3VIYKBQ+ppdmeR/Hwf6JT10+WYP+jP2d0R
IDgssall6ihQT1ysRg0q0HoF81LziLHvNfGhtFbnES7juTOMUyUPmQ8fdvS3ONU4iLIjhTYv4dhj
UwE/chIB+X9GxfxuHSf6ZJR4H9CehIC23SPdvdztG5bXlsV5mOx3DIIwMmPoXVT72nl9Yr7HXALP
5vJ0UUK0bIU9WEFOks4etjqMMidTWmc5UUXbqTZclh/XgqQmMDbTJ8Gzg7kLbcRZCT3InjcU192v
jDOFp/1ffdKzl1z3GXeujm5aM/F5UuDKJTlEQkmb0qFlEmZ101NHLBQVVViJInE39uIwYI5ajopD
+yALRMzNpSeTXwIc3I0Gtu2+X8WcpRitI3CQsrLQGCbXzi9X1wBzMWdRqcIqYKfr3oAJkLGwHDBb
HgIhGVGeEwCQ0s5cgxkD8PWRFUAFHCCJckmkuoom016wQa8thngo+GjbvlJEpJKzTTtG0kAOV52t
O+i+p/v0gWxOVnvnPZTKjCRnYBnzCsMTc+xg3hDBZQEluwHWZtr+5q2G5UNG0zRbdw9k2B5lAxYF
Yjp6gwtLgO1cuhuOiAlq2mPN5xyw7iXX/hajAwsZkK2cI3TFjPVxKqZznEuswxCejjfd64+VTIuA
xTzW6CeR3ZXjPrVlFo4ZkAnoRmusJ5JSp+T1P7MmUw7tulfEHTArtugKMJ37JWK075+7Alxovp6O
1RS4HzkQptJsvzKHbbqTm+XzW541ssuIoczn3rkQfJA+ktS4+N65RTcOJLyjGDZRZ6wNMe5OJftA
bMh17LDO4RjwGKPRFZDg/QvH+c9GvM2ZqmmogFtzHogxoy4/loDR/Th/2kBdeAo0Eqa7z8DvhlEv
ZF5igKvyw6+vVlqzKG52+LhgASDmaqD/49XZzzpMKZ8Sr7cYKNGzQ01GLt0sd5rNizr9TOyyoMTV
B2NxWOChvLFqUxOp1ejSUCVAXzLbbGC94G4k7hePW+JHQIKoCY/aDOY5m6+c0yM+D5mkrzyQ4E60
arOzHb6xLQmyh6tdrjouuYruDwNTsrHcMXCa9CwX3S7e6aJ4sz5aD7gGbtxK6MfiXOI5toJ677Yx
xLybLCPpbNR98k4aduAJ61kk7Pvju9ZRzTrZyiNwREeAIy21b9IX7zsAs+zsKqbnb08DD4vfMDzy
s96Z8dzeZ2fTkB5jSu0KXRjvTKLtoitAiouLwi0n1iiSqMfT+yu5sE/qN6z1lWItCM39cAsICMS9
R06cb3s2DaTliBBV+MHbVosjBZ12jUjt3csMrdDErgrpb4PsgTTLh36M0UGuRXXAmZek6844/nHa
dKFjozUrv2Q2X9MmClua50BbfZSrrZ2TB21GzWGoKn+bE9CZ43FPeeMIjuQ+/xZ6hAZEFt+Bb0rh
COm39htQ0TUU/uFwNbp+2yunGHnNkYAXXJhCwEVr2bi431AVTElV7NTJSmW1WTId3Yxd1nEFKIf6
Te0ZFAJ5L8PJhHOcULqv2DFixtZnrLaswThj09zAr+afsXt+WJBWhPo4eAK86mmBPhlCndqUxBpE
xh009lQj6W41z31U0ZUxx1spEcK7kQCDhUgkb5WN0u7NY2zn50AsbiQYjWg1kyWYabPeTQdfeTdK
fJ53x/HNIaBj2XX+xSfkYhWV/tllFbeb8tgWQHqLV2HfeJdjhKXB8oPdewvTIciRJ/kDRctsa2+8
j13/tlwBv4gh5d3OFIOnC2Fu4EQ69zlHmvKE6BHQgngl4wGlMa4gO2jiaUDA7NDiIZVnGdaVbnGJ
7NQgwt7r8inD6erETqWECCl0Oncidt0LDPNeLKYw3MYomq7m30Kvulh5DeLhQBA1c+fArf3BxOuU
lNVSDxLNs8LsrAaAWF4z6gNp07j+piCrPn8IzdMTiayqFauzlSNj7bTm69uUbOp2/gzJxE9brYRP
s0QxwmDvPpRz55icLjIlIoMciZOZw21efA51t4FUgOMObx2ag5CcL8PNRH+yVCaMiNxR5Y/WtheV
K2uMUNGmkF73E/hfF8pUgtRJ1752pluK6tddIGgju/m/1rQEsrvXIirRdpZD0xR1DjSTvONUywor
/LR5b2qcpmxNe3DTx8+AvFXJtRusrMWzJD9V9RNHCaglliJRJbmENqQS0Z/3Z1KUZJ9PiQU7f+6m
Rwy7tHlXna+uW87nDRR8wVeQ4YYWSPVkFjwSCwjgrXReWrgn/52qOVHvkwpBvqcgo61AhHwcFmkS
ZtuWI3gJXxFLakdeYvVBw1ObSReY7/gYIs07IOJO8ik2R9aCmyWdoa4xwAf8gPRJgaCl2ywFdfXJ
yppRYOB8urR2c2zxAx4cG5yS/wWs/kdL7sjR3L1d2GcDMFaFhzT0+TqhxGkfqZoXAue916fmqTUJ
W/1ohFaSRuPa46i+/Op9z6VEWGS88Gb86yffEak14PUg4ZUXvQUkYEwVysUUbPZd/2e/A5mZmuBX
XFzXBBtUjK1P3axwHYOC5brG4HM5gpiMfg4pJIvSNjorpJbaZQQKYYeXL2Oq1S9EGbh2ovHTHfDA
721hG0P03JTj4uTQqKO275rp1dUnkWSHEIj5wqMOf/uRlhnScT/DAHLnnujYPOmiR0eqYn6HSJg6
tr3yF1B5/aJz5qWuYxzDm3AR2zns4f7gaF8TrAAu7KoG2nsHCYfl68W2jG5bgWhqbE3lzR42BzXF
UZMZiMhDwfF+sj+M7LIxBPcBAtjOsdYVa0KsffkbWXP6se/r0cAXUIHYdgze6xVVVn7yL8nzHgZ+
rj1e5txZp9PjPAt0MT7qJ+iNHsQLpJpdaI+Utn+pagJMd3boRhvWDHcoOvz2KUrGpHz6PCBAfYVq
Ag5EYEDk8QraqX56D7Jo9JT9ushB6OUZRXXLe7iGIr8byH8htOpj7ZoM1ZT/56GWF2jbVTe8ZFGL
kRkL9VyMSZ3LM5Q//v6H74VmUiSvNtoqS0q7CB4VqK8nzfeZP0rqqRhpg5W/vKf+YAE4Cxu6a3ta
taeZoLrPjWnFaNopZSJWLLza/7qJw1XGkjpeyMx99x/7EdvPbzM2+V3DjGw2b2KqvoVeEqpgHuZQ
/x6OV5768fgj/FJWo+JPpJdZiFAbVMHla/F7giwPpfhHbp1L/JhPLQQGm7RAfsuTOZbeNvdYoZPN
aqRdv+6rvElaXLtaXChcCsQwqZmkmA/nGODhSspbM6+CJCrLIdqS4Bf3Lr6/EUf3QjOyWZJ7ItJE
mEzl+zVtQ16f4xHbqRmdUrFXtPHIJ0Z5wQQNm5S8eP5M2AIEUasDQ42tavtOuOnM6ota5/0dxuMM
0nmq8GJcV9nLhZgW+Cbix0ouYyaOiGhMO1sCWfWI5tbdSa9vsIlVsAkKywbtgLn6aaiu70yPafz+
8+WoAh6gcSy3U3UE3dKj/e5b5SyRYKKhvEKOjyEB4DyuuGugqHwx2PaofpsCPQoQoSKk9YOyecAW
hmAjfm1UR6OBBRXmfmMHxiKNJHuCXZZMdvm6gc7CYF7Q9x5b7c9IIJP27py5Zll67jJcRCgt373S
dayilok0r1pDXEu/JSKQj99WjO3mNk7klfcPGSZ+zMTRCSEp/eKwFG1VB+9JKmuW7BiheKV1DPDg
L/ViHbz8Uc3w2pbtBOmnyEig6Q9zuWorNjtEsZWbWSxRwyJ9vpxEMX62QGkJI+kll3xcgOyjrqrN
2mC4oAm4yryaOeL+Evpu9gXcnyrJxJB7rYeb1OQjirP+H6pOyxGpMzh4w8Ufu+QAtSMpD5eG2GZb
BEukhQq58noZZePVoeRaXgN1Jtz+swczoTV+ovo2sfFxfFSb2PXM8hEzC8KfOX9YFpr/lFBZUKBI
nlyuYtAnxzKIBxPOMy2ktZjvSGq7wEH1MxLwBj1r3ojEKAjP5XP18V3ElIXwiR7ok06Cygsn2Nrh
NyjBP2zBT1gL03j3qq3o9jMtjT8qprBp7D525I6x2nt9I26ucmQRq6ixUatIfvAwUBcZDTLOBOr+
FGTwmMrKr7YYUILidNo0iSMfzbs0pNpJA8zvOnZktIpZEjQNUMAYsp/3nW4ZMBZU3DPFt5LOhzcU
AUkHCpsMfr4gbdwRn/yK77eC6kMuTDc1R9yRF7RHjYcOrtT9GEm6evf4c86VnO2n15+clReg84de
TGAf8QjaOrIa2517PF1sy7y2hoeykRqb9ch70iGis8TR+xirIiobB8jHREfLMgaTbeoOpQPHEF2e
uu8Wnsql5xN8I8Bf72SlHTzesyfAOxdjQSIKdQRowddxE6QrwNr4k7T5B+f0fATM4pHtpXH+5030
8e6EJcKSansG9pkKVtQ52C9JfTs/eT8W2/bvpl18x5BjomyYEAOh0yLN+cTkZ2XQJJjAd1sk8EgT
QVyQYt6ET1gQgURapBpcqjt2If5vFEpCqiAHUvLF3e9jZ+VRsUT6Pyun586z2SgccALbtyFYUCl1
pNNzQfGO4LvisTGoBXig5pE27/xo0QoRsrLH27r01vA1u0uqRFVb3S3NiO6iMCFYHQBMlToGZer6
kiElXlnNw+b/uJDxZzilS+4PLzlYHQ4r7M41TaUuLp1oa3IYNYimDHYfrcPKU7OA1vZQQOxbjMSe
zt1yowly9RB19SmEYGGk1hEJuV8B2AfFci6ZmmbQQwj9Nq1U5K+K7u2b8WmnbzTzV9pwecpPw0+1
UJ+C4lOmxShkYf6CJbBc12cXuiq2S1iiPoQiDCzip/fq8CeXqebA1+ta2B2gwdg5T4DL1YagsYvW
mY6mIS/ytqIS2VPoArD+KAmb1qW1LfUFDI/5Cud2ikv9+8BDQmaUxmdMoQvgfWlDJhCOhGH/dvES
smueyw4j0BDXAuoUigcbV9cPhlJBFO7GGtmFDBo9aCWfCTuBZThZljsnyDBGU5Aj+00M1Mv+dhLY
AN8GVaEKEO8ZyLEv6hlsSbouy+dci0HZ4IqKv+EFeq+9QMmjBhCAGIuggWPq9BGnmnPozIL+zrj2
ZIilz/xb5e9LVi2Tz2ojNBLYa6rbnMoH4Ft/2dzuYWJN+Ev7LNAIcJFxaOB7LD3sA+So5QQU8pb8
GH5GGwPGYvNx/NH1PCLyr6CUnmLAwMZe8bAkwArxbIDM3sEGLASQmt8FQ7slx2HbSUPc9hqNo5fT
015V6184S4mbLOEPghH1VuotgVNsmtJkPcZ++oENbWkNpeV2K8Te88mOtLpQvgCOFZ0bAGG8WOxj
Ft9BsoCpnXrUbsJnUK3M/fQ+C4K6XanGVX1eUQsDG8Fs8q3Sid4TYTCZAhj1r3600cfd/BSnJICj
kZuNWlmV0xm3DTNOMx6qyortDPj0W++5NQknIRe2BHPj4jblkKAGx/bGCIwv0Uu8uUeUGIxx3Vtp
qWjZz8nyZkV5n3A7DOhUPZb/z9fuo+Lm4BA65Rgq1dPBkmQB+W5QEu0qPx/LP5dD7ruFYdfU6xrF
ShSTCjf0JsNHo/KxEc1Z0L3j612oLOW625/uYKx65Qm76xwMQmefuB8daxjR/ab4mmlvOMxdFqEl
SidDb9o1hjjxQdE5GbP9Yih3Q/qEtGXfXEFYLupqSR1CUTp1WNhNZWa6AumwNsuNGDEYel+xXLMS
opejTVKi5ewJIRhFwBgkW9isbMuiD1wrEPEJw11qEGqOAegNzX2ioQFJ4xaH72j0IMfav4kDJ8Nl
cWJkWhZpuaoo7yXJKrvyLtKKUQwNVbn+kp1apV2dxXkLPNmzXnjJ9zHRzxud20eKRmruD/7R1yM8
N/hBmd/g7yjytb0Tuf08gibzOXgaNXvfH6HYq/RSFf7xETIQivbcjEjnQiScKUWStdWVdIp4GDl8
KS1rRHSeBzmqX4BDwMx+KF6h/ezm7rad429FUxPTJNtSCossCK02fyunF6FL5FwaYYeSe6yQVVjI
74RKqijhLH9ppuJ6fI/dI00wDBq0clDaRfVZZiMXTt/fgi8NYFv7ySvFiKvB72/RwZWRuDXLVOa1
jGsUxZ2VnUOKvrBvAiVL29UZRGaDDvnYw9J6/nJQYVGl/1mALlIgaHfH71CcGxHHrQRFdvFYMTXK
X6ts424KstiM7vlLw/Hto3bha469IMf8Cec5X9s1taL0I4tUcnPZtRCP2cLfReuObsaWkG1XNy8v
uZKdm4SGVVMG0F/ItAsHVNnB9m4afLMmkzDc9ZJnzTMd0i6RqLQYO6zh2zML7MHHA/l1FasbSgYb
kFKLaLXjGiH/BJlYkyTRAiMEiFxgZrJ7EmdJA5srPTnHUNXrBH4RtyS3uHkLSTqRqDmIvxwL+sge
CGFg55Tb4hvn1bMouOErRIA94U8KzZGlp50hGwJErUbe6mKJhGYyPpRQQu62zE2wKGBRV6Dg5Myc
1w7UVp/1yv7I8Rk+u6PCcfGWHbWs3MDsiWO3cdQc2cp4tvMU9ZRkT3gX3v+xTVNfpij5ZlDanE1n
XKPRj9ir9yCeBv8qyLMELIMWzXpJMuLKsUwvZ4Y8dlgIsOsptANZDi9ACPQbD+NHm6oDreW53iHt
UjUKHm1gEzZMATQfakyclhtlHQpxSxHO3sGiGZunk2wDaWmjtr2I14ezkKppyzcC9oQUccOGyr5V
g/LVsu7sbitfU99LLJ9Mxi0FKW18Wm10LOmGFOYADkVbt+aewW0RAP98BCJqsHVoK5eTDp5kxIcq
jaPWW+7rzkYI6yaFx4/c2i76UkEZ3QPkUsjDeYdGE0IU6fNyPqys/ad3ATjmR7lUe23R//m3mViO
d1YKLRx32G6m98SylnFNJWnutQ1RngZ/3RrAaEX4kjD5Yva5IlbYozk72ZcUMr3dZUVCdx8W8H7o
knt1eMWBWWwf2glMLz6Z8DRuaU2qJu1KZ0SCwDgu8/mkOePBuK+C7IZqtPUwT3Wra+jZOMgSKSXu
LaZpH+P0aAuuirT2xjFPMxmkEkAF5mIWPA32wMKHRAJAaocCbe4SN+zkpri/iWEbkVv/cH9G7IOw
Ykpifrvp78RMqAMyMChzkLelSFrrPl/BVh637gvDxHCw47wfevncD0s7qxGd1Vq1DEyFtypXAVo8
04+GaFK0vHjUCDfn/qCqAo9CiysbRRAgXNj4oFj044ywKXO1SRHqjtqcwXKRjVXjsDsGtejU3EIv
NyMSfJTCwxfVGWbJXQfxg8LV4WkxMwigulC3h6iWvtGWhtwHPGm6HmoeUUOe4TmAPoPlRU+oKuH0
kPpR+V5wHTKf2Etr1NPyx07mT8wWT8qaG/cu5EAwDnkF1bstJO/GHdLP5E9RtO08G1PzgceusGWH
Jf8ae3WNGJhZSFXoa34WJxlMMlRKeQtblApV/WGpBymZCvXBhMbbcTFvQSBm6NT3wGh6oNihSsXk
WlwYPov/2gQoa4jgWlOyE2OtxHhW4qpInfXYE3fjyyhc9Hxl5VJ9dTQoabgqOIN7ZkwlgD0YUvBH
IyuDaUat4wJODbxMKmZeh/TqOaTY5kEsqcjrMBmyVkMb8kcYFMo9rbUbrpnC91W/URo6kinUng2R
kOjKIOxM67nikiR25R1AwtxifoGTLxV851h8bHIvgMHELUoY+n6BIrfaxcAR2YQPJo8TFeSKnubZ
pB7xN8p0q3ev/8xyb/X7R0vBxENPw4pMeciS8ocbJw4MzdXmSDgymCjL/268DY6XFQez0cmdXXFC
jxjPAhZ7wdqGWel0cnyxXMzwBeNl8xds4SHmduvn2AeR4rpBctKQBdGupBx/qzWR8kA5k0UeDkHZ
Xbd1W9xHRkm7ZYtpSWezU+6zPkiQ//L8CRM2EmOm+pxdsNK5gsS6RhyScDkl2A4fL9F8Gqzit/S0
surN1xSkz0Rlq6Lcf2HPJ8Q4Sz23wC3B0SrOlc9uMXoduu6uXTNrcyAH7pLVC1oRaohsNEAby9AQ
3mmz8Tzw8DllzSxFUSHK8+9LyS8c7NDZ0Zs1CJiHy4gq3De98e8Y0PhXpd2IBcUFFNu48lz03nEB
TJXhHUqu0NxGqd+D2ywrH7Xc6SXxhEdHFPdGnlOep0Tnf3mB7O4zczo1bh9jcEDVLHm4SbrG/zVc
kUgYyQFx+7zZIGA9F1w2ThBAkmgG3oyXnEDTvNl8KSYrx0rrLFAiVZq0AD9pMomt3CkkIXGvshVW
vt4hYoX6q7V91fEOUBFXoSCuJ0G72WsGclwvWZeywnTu0nWDvz+pf2soghdy3+LPoDqERc+ZDnyx
BsG7/lBXbOqB0A2vVN7bs+mtpX5D77Bs6CTCBa4a9HvrGyobwRwbNWnefG776CBLkJZL6kDoVkMM
fwPmE3gSxqlcyCXt0C8plB/gi3BJC11zz7rEsJk9EvmkYi1HmINd5PXDwNuPauDqXNEmdy5w/2r/
XgdqB9NY6ZZTo/W+gnENVkK4WU55M+3Qy8A50J1NHewS7E3gEHV+m7T2pIcN2v3Zq1kGk5P/wx9N
1KGPayqsWuKxfVfkxob+VQPncbzqL8U+5r+QNq0Y9dQWpiVfza1npqgPL/SKTCFZ0CWQQrAC1cTg
tSCGidtBwlbGCq7oiAIXg1Y6awr8e76hrHam9nTKSwh9nIAP+lVPdQyd040L89uq5XNl96/mEzwN
MxhPt/is1jG+QRzaO2xKUlazFSL2DL1WyMTRmM6Sq6RcYpD1vBOod4BYhFSddGSI1Xo8SAF0lBnc
MXLlGTB1Ud/h3DE4cQZ9g0754Nk1g2dHAW5JhGBHbOEvIdZHOdURD3vQiHafjmau7FHezJ6RAav5
QARCXDeTUHTnIa4OL41yX9tJ/lIIJrx3dcTrClMQoejWx02Tv8sYujvXrfiPiSCyoFPIa9WMKgza
GRwCMJPKlmeEVtTlwjU8dmE3EbSGj/5DGCda0JPbcgUmaYl+m9IuHidhiWSPFhqVBfD9vWKzijJd
owmD83tAme9pl7Y4k2gktYkWHq3FHpRDN8E+bu/63LXcXqmaBjD5SJew0ELGnwyTbe13srUAo2Hz
5O3zBUH8yg43yAGgOPnm/7J7LVubp42qg3o4t0HuehsllTTxSvymJxIjN8qYkbYYLH0OkeNCLUOk
C/MjYmPcpT+P1IyXBj5kcPaHZmwtRcdpYvF+0UB6HRJFAxMZDr4EQtqbAPiiU31P8O9c++3g0SKF
Bsf2bLcX/T+9AsQ/6nCa/K3KD7zbyGSSkwpeEhZjWKcjASLoJQLnjseVhfZtxLXYsNxAq1fQ1Wk1
URBzaax6a9zBppOPFSiCE6zzD+ei+H4wY74njRlwL6A4/z056kn6in8iZeZnlu52sH3CmIdC7VDP
v/x3G6JiRHIJUc4QmUxKcmnSA0DcWpuMR1cDsAEXlTJTiIfWyQKx6uTh2UdHru6yTEU6Zh2+VOUT
14f9QJl0i25MHCJ0SgtbbV5nbUwWKXJWd30/H0S3JOfRla7gn6hJUBFWb7vCl75HKI8+rV4eFQ2n
W1IK/XYwERxVPbAoWvdmW/jb9k3Y2LcKUUeC8MCjxKX1biljhAT+Z38doI/SXnXGPynmISg1iDaP
KqAHRNRwRU0l0SnbL5Grf51u3HNmF+1tn21LnQCxPVnss2Dmd8mAdxMECWYSGYrgvsfavw26ye0o
17SZZFYK0u1q9RkMtVpIWL7Z3J+6FjJEGJVpPE/cFui6RAFPAzaYLnMT51+TflNcIKWNmFswXwJX
Ib28zy8khruJJoFXYY58e0XRT/B3eOZYZaaqlhi82uWEj3sjfsAOxqTpWVOcVCEnk4dA3c0qqWjl
tVElRWaCCmowata2skd80FRJX2KMtzpolGR7fdSK26rvBuYYWypQvrKYsMxasMOhbMEutM0gYcDe
p+Z34POJTgba/Kmzgg/MOttNYEnJ2LIUh1cM2VnHv3HCqarqHYYopsSoD68nRvVpU8k0Gp/E6z/8
PpZnJUCx72au/qcv4orQOY22iffWF95Lma/b2lWi0IcIOQ06x6/iX62E7jI5E9VJnD3CmrUVPnv3
qKEZ6Dk83S1Vkn7J+dHAzWxckHNyyIyZsnG6A8Q+8/pQK9FAC5bO1oeMwl+HusCO7i7BPFqXH03D
rzZ75Td5+qJX+2NLCmEIYKyNyBszkH3MwxDUgKf0olsYagZojgIuzvYrZCSy4ctgeYUahgXfrhrf
Z/rgq44fMG421+Jbxdgg3gw5cbuvoASw8xisu+24yXAQI+2Sa5LYx7iAiKNCtrgHEKVx0SwL8/ed
wQWq6zPw67SVwrTANWt2qwopytmFPA1X7Y0hSdl80me9Ira5wkDBW5ifIfdRP13sj4zRKefmmaNs
qv7HQL2kvmy3CbqBRPJ1OQn+FQ2dwdavEub1CYKhKuc4nqRn5feDfqFf0add0wVI/AYGdUyHUfmr
o8RM0M3VEqoo5lBCeYRg9MIEmN29SUe210qeNwSxN4fwKpkjeQQHDnuLeBDhwCgHxV8SJ0Ed/FfE
wf6OdD7YOQSukcnDluDY6ejzk/SfzFlUapiZgZtWC6KZQTcPNkj1db4NNvxyvb9hv2wm5uoD5R3I
hkiaBUD8oR9CGfJ9N+EP4RSWSAiO6NZtstuEgmQsrtqNAvX4fduarIAQjETfmb8PckBq/JEvZ9/z
SJ7truJlLJiO4Dyy80854dKGWnSccaISqPQPNhL+q33KVANaEYlQB/bf7lWBtNmCpD53P3oJUX/F
sroyZhfduW+pHcQleDBtrpvNZThL6Eu6iyptRuuOy6/pLGviYonOQJKYFpO4xI9od17sDwLuQjoI
4QW3a+cKM4hVYDP1reRO9U1CiwF1+RjkFE2VmxFGjUfDnVLEFsLdXM3NYtbwaLa+MOfhN/LvUvDi
m7SZk0mlkVmTMm1S3uHYzevf0ewYSYHtAPO8pOLAeDVHGX0opOcpQU0nuDzUrWEQmjC3wLbJd+pV
e4MV4Ko0wSk3tnEzlQq/HAtXJ78OnEJCRgyYDNP4tVbUQytRHPNTkGy0hogfI8x6VP5rIqpo7aOL
qH2mkE2z7rgPQGQ70DX4+8kHxFR09fMnliy18AdBGVE0xnrwoQx2h+ILyrI3+oRgTjNnE/kXt46P
qL3HR/HP6YeR73EPkjiC5KP5A2hboliWYFDgSz0V3feryD/zUcqCbBxiPjggyjHtg3RA4t9ETB6t
zQmsOPR+ZadjM58l6SVY55vD5wtAVUTvqhggHdpNRKueObifGC6U3ASPuNhiQCgrupqelYdrIK4V
MKPDdGWChUh6oZMAxkJwijfKLoffwu26Rd+HzF1AXPARar3nE1wyHLxM1pN0o68qekGKqObE1F48
awUzG5mG5Q7adykXdwbFvskVKGGHbdmJNNgNH1EXDbkUB5sCzI+k/ab8BrWp7cCGAFNiQqwXLtkQ
IMSQivlV9qj2R33s/IuhM6zTXWad4NUKXaifTB5IrTjo7YvRrdvzDZWvToKH1Uchr28SnV1ka7Ia
HLzGYl94Leqr8W01wvhng0zvKZ295NHBaEOMWqv2ytreI+hE259GutVCjptG9O56oR9B1etBndmu
TPOYXWQtsoHOrilyPP5r/HLmNTDUkU6buDvj/GRt/k8Bi14MaZsjpz8DeoAkS8zzDNd2HduxPair
XD25uoDZcXBfYuBKJbnXTFRhKDCACnzY/4oxle4vo5hEEkG9zA9ZNZlggQgeVdSleK+waAfcxrl1
dXz70vsKFlwieNMhhdgutvy5ew6E8MEFYy6jTsfCbcbbGBlC26w4KCAhaF5mip0YDKvet1c1r+YX
FS8npq+pr4wr/KP8tb5UKVpG3CeUQz7zCcgF4+wsINY1HGpU/5cJDJ0LXLuuq7A4PuDn8y0a7byP
9sdj4A5XpGob4RAk+ZYHVWwR3Ho0pNJkp82Xsa/OOiRP4Ee8GLVnBlJl0CDiokeiFzG3MtciwqKE
FOX5H0N5TW081NzwAQH8NJS08CjYwIMnyCiPXD3Fm//prfio7dcfGYXurqITXsmCJZGKwSt1Ag91
H89+OpKH+fm0rM3LW3yBSERzqH0Cz/2b0V6hp3yp+Zltf7UomKk2sWQ3Hoy6+Rilcgmz8X/GtkQo
EbgQifPFSPkizKPr4vd0NTkHQzxtOJGD77McqeRDOxMIbp8wcq5zfb1c3lZAIBRUr3WlDCEJv6Oa
aOs8RuYdsOEmHp+EqJCZVfZEOYRe8rWsiZ1/syKhvziLjJRZYucu5CGzImGoMKFaaasKV89oWZcA
A5LWV6ocQrEbfxRSII8Ffb+TW5iS9CToyOE2TEOWRdNXFweRUpyowMs83F/feqh83Nj6qtxZOJu6
k3z4pCtv0/wWnmsidUhrkm+2aUzyD4YaGRXrKmDANzZvvYj9G70ns5j6Hz7mcx0RwhD9steDD+IN
Lj6x8NDiQADsznIcbOiN46v4mBP6yunWiQMMrh3zsUftBTmJd1pPQq7RRGkxYmdNRrPgYyZMYNr7
0vH4zYpGZj3LzfhPsS28JLuKnIo11M7o/WrKiBUKegZq2vlP63sHIgGDZbNl5j9xBrvvPy61LjMg
BkIkhz0RXnJ9656xPsC6HoBSHNUSR7ZaaBl0eHJM14M4mp8rNOebZNUZa1tfLhK2E+ni8+i4/xZ9
045pK0omHD6LWAtWy8T7iP18b9nluJrPOYwFKr+gUTvRhLWW8MjaSqcbMPjQP1NsfLeU8Ur0dj0T
yfg02wLD0xJmi7X1H/TO5WBIyVS1Ss3n1lU35rc5IyP8TZcz/brSC8Z9Erku2TU5zg7Eh6nfWunQ
eL178elRJ6kXVuGWxj2w1jPnRbU1alFYjbVKipvngm81b9ugGCWsAQHT0bfL4S/6JIC0WW5Cw07l
n1v17u2Kt0m9rbbvx4DNAsCTzBMFfXUqKJubtPrc8Ju+35uJrupWmWrmlPAjTUZ2GVRlCHH2O5to
9DpNbO03lFTF5ufGragdCLA7QMTgxcYVsvcrM+1QkQvJQIMtmZA+wrusFnKQ69Y5X/+Wnv5NDobW
VnnTx4Hu574fX3gns+q8iO02ruj7tdbhd9vp8hJSsg+RdAqW8mgu3XiiyU3/RfNhLqsCOgtKflGX
+gienqM34ovQiyI0Kn8kjjkWTSxF2mHxJ2RSyjEGOCAXUBfjBI+WiPYvuSNANqjxUT/9ZCozO/Vl
MjrGcRmPLFHpAjJbdBkd9X8bMDPBTCVndW7WcVkFqUkJlYChNcVYMS0m0SIQVv6mBwv5NU1tRJ86
+7pp5sGJzypiCWy+H/SnLDWqtaSf+mEcX7QkqiaT4ylJXmWXLRiMukwAeHpXLpA3VB22rkOBy6sX
1+DsfslbJt4T884OOhkzMk//v9Go88Lyt50H1AG+G5uM985aNn4JLevuFmgGe2UGKU10nOoZKRwb
Yb3wR+PxX5iRpljE4Fukp/zOOtc0LEQiaTD+MMLN/bOBUgK9QEYrC7lQQ0scHII+2p8LovB8BH+S
Rslj2q7cu1MV6MZvRWRFLfXWk/2ikq8ZIc57j2SUwlpfJO4VE/puc26QoPlc3g6aCoL941Kek1k1
SBc9useUodar9CV/bv0r+NlXjnQsmzGvu/mWgypvsZEllN2V0eJcadD77kjmYp5IjrWvk928tpwX
diGgU6sOHGy02CenXqDlPOsKcbHycL642WgFVdX++bsRbEl1S4nbZMWUYdrSl+ULh7MPe75CH+5J
OSnkuQ4u91huq3mK8ytO58hPOkv6rUAAfmA0CMkUhHSOpziv5h676FLT67BxUjdjeTAp0peUIagR
y5QVIql9NWKZejxjdohLxoATPXQwwmBGWmEOQ4KNIfkjwqk2QrCw74Wj0Vh2jnQKyt8zWCwRGxoN
k7l01180FJY38BjnuAummMSJBI1Ih/T7t2O8VMmelfhuWH6LWMf/aW0baV0KlbgeEHU6M5qvuXwk
elmKr67UVjL15gRJexoii+IxaLTS7Du88bFUgCNajViZxrGLt6j3r+W0ay1xIC8vf0tc7kk9gDrS
SGyF3OJLnxiBZfztrrh5OaYQdrCqU6m1lhgpCXaRXdToOxwCDyVVyY1N7A+LW6KZ3JT+sNalP9Cp
EBLsE2obX3cG6CsedKGclRWJhMa9PcFBBNm2Na9XWeo75mSqMwDBgEH2S2ti83gJVUwLxi/5WJes
jRpoUkrvq1n0yyWXiO+9LVpPUjlYmlSz5gqNHmUXEtn/mV3ax6w90EbLfEF8jsi+sTBPTA1oaMYG
FmyhKorWATRqLE6eDhczSOPoWFlLVLvH68T2YEcvQhBwtcNIqNaDu2WE3TT84PfNCRDzbnauyblr
Uz8PrYtvpaEalpkgUhc0wS+B8OrD6/AjxKNhd6VUzWDoM6AOA/1fPCDfoNGuPPhKXjE4t5iQNErL
i+WZBqN1LdoLTBtIHUf4WaDPRLuqKbVmVzk32h5QOL+xlLbaxI+Jglvoaqbg2xHaqHQXqE+jIqBu
VV4YMHO8LNc7YnRLYFNrrpM9Z94mTHelqD93m6gNQdasAtdho4MiVK6cKZ+xtBHYZv71I5oWE1Gs
YNg08oSLUnmRpnjA8XAXANIlSSldqbnEgeuStiqIVK8CRa/IfZuKgUM5XWnI3PrwSSH86sKCxfE0
/3L27crRzcNwQQnQJVgwuVDcpN5iBGVYKQRBf4uyvfmsknNGEpoeUomUuwdqCEdpaicolnwmuJEb
WQ58+eRVzjebE+WAbNpw/624iSYwsUaiCYOQHTyY2i9jyCDqxaRUODZhNbYxbpZLBmEmSULBHjzg
Sxz0n53mo78XmpMxO2TcEMKkYHQ4BXe2VhDgSKzuGGBcC9B+75nP2yly9Fqhk5CgyK/AH4LsFYFZ
7RHpyiHSzq04roVpuPvf17YTgMYEN4CoYnohA/LXHilfQicLlY4I7iexVCCQ/FyPDEnN9+m3ZMKL
tFF6aAJcJPvjh2dmNJJ7yRm/G9ujeqpC0++BDVpHwsgswaqyHEjhXLzjBel33cMgwWjqowwuaKTf
JHVL7Yw8H6M+yqH6q3rCp3GUBf4u5+yz/9ow9r5WS9UQgBct7yXJf+J4PdQF+5AkXmw3njvbpCWY
yefQOzKnW8hrpoTxpshl1kFDBvg7mUk3sEV4Nb8G8EQp59W0KDHTifuiBRzy9u4WrD66FF82fSsq
jeyKf8D5AmGp66yvtoXrBztS86gFrJuSLDID9+Pe6yir4v+P3M2ZmgvX9lmKsxB1wqLlFHPkfwQy
94NKifs9o594wXtCuVngUHqQRr8adBXAkdRTEf/PmYfMaRxJuKGuw9IOT06TUwDuSwiCTp/Bd8MW
fglJFMJXoQPK9asNA/CGCnGFvqr59xt2N3QmRZJ0PhDVFXKgk+JAU6ns3IqnWwziYKTwof94DbQr
gcUzjAooQBdMYbytLF8w5f/6jJzFtk0dv0XfL95lQOA61KiiTUdBKXGYwCEm/a1jzkXg8OASB0qd
YR7XALlKzJp0lu7uZUJ2B/wfZSXsUvvj2XELlp26tdAWKRKBkeIitaOGUu19Eq5OgRuZSi/YLVwL
7xN8IrjhTAm1Z/7v7fVq/ik2ul3JIfqiIkNTGcPRy5KB4DDMTPDfJDVBm4WeTgE6Vphjg3VcenSr
TX8JGC34pyTuEoYlF5onpoWuhXCSNOSEWKAig0mOl9Y5tDbdqcq7zCYS4dbcmZ7KTRxGCXc2SAgb
UUR8KvtSxinSoenX1pGYfnJ6ikGQF+jr5mqUn+a/Z4L9mxVWkkoaZ5pHD252l5a3DsF35B5ZeLfI
JsvuSuy92rWNhTCiTG3+C2o1gitK1uNEOEdV5hHiI/Se9/QuWg82hnYejH6eNULE9hv8KfKS2Hdv
rK6AXNrdoMC0q59giCn1iISFMcOgz5ZPTCQiT1ueWYYa6oeNixAFm8KmtjLw3kp/XxQ5/jP2m86e
N/Vktx8TOXdJp5A0wk3k7tQu+xDezNQ1/lrbsHGBb9ZuoLWGPfoZWislvkh0CPRD4b8eVG3JwrVx
ckeCtjFZv1Enksra99W37zSktuR9MYFaEMNhkoK9w6yYaZcXveDOwf5d9QTZy0bVBGgN+nOp6cnu
VszUeKz0WtyWyAc7XcW9bOeL0D5qte1IcvnF9fMm/UrXRBQknxDkkchctbqbF09AjKlUnRI4MkcB
tit5JK9ZHqp0i01t2gCmONmc+uhmX9e0wa0g8ySVJ9D6DnLuU1bvOjniwSrwQGYEp4wjgH+fzZtU
1HAguOGTQjy1WhLctnIDy3UPTLJR1GSXJ6OY3GTGnDi/w4o1GV0YnwzvHPwaEgUxGJFTuVEattpd
oROq3SEnLjA3/iqRdzPKRqE/fhXjhD2dQ3ayzY8yUH1niwIzPnhla1I0GG++qiuR8K2JA5MX7Btu
Y3JZuP9nCi5+msV5WcS22j/mHEslGQAIYdgJ62wSBZcXawJJ+vZvgc4pbkaw+h2cokf7T1sJ4V5U
dp3breAeu//jOCGxTZ70UxHti/Fe+l8zdNACC1Qul0OM021uOvdPlhwsw1kjGGxA5s66l8QI3b1A
CD0UAggSuxxrD6bI6iIyvHlo397XepENGbIHhYShe3BXGm0+p5dprHOLntjBQ4WAuqI2IZvAVJQF
hzBWmfx/O9AjxIIiCwHMCn1Z38aK3e3oBOd/hooH1cS3/9kwP4oqfo+PHxU8JZbJqo8ECnRLctXb
n4S9Z2Hqb+d7gpHDGxHTxhXjExd6t5vix1+q1tftEHtywR3rnOcuskPi0SpGsWNi/fwrCEPcEd+P
o3/tsaEsFtP39c/3WqOAoy6OxJpTlELeC8lm4WH9uLTaPph8fFxS38p27xVHtsxQ72IYT4RYfGVf
yTAL9+WBCpUGhiNwlMJ/vOgUm7DQZlX+EM3q0Lho0CKR1tDxL7n/4cnx7y5b0TnBZyiM4V6v2mfC
WCLWBHNaggpF2tPTno4Ur6tFc97Y1S2hUnEntURN0Hp3tsmKKbiIci7ofkWCZOJpD/p04H3nPpnd
Z5hVNd0DrpMN2Kf9xmHxaVu2TZqvN1c2sPjI/zqOij6cE4USoLq/cYB62YYx59Uc/Mm1oh5yn51A
7LAz4X5CAreedQMzZwhZ1Zkq3uHAHkVmfUh63Ke+sDsu9zUMouWUQuUadTXaR4BODiHw4PwW6zSK
SDnZaN4+Pn1NHSpZ+YQNcBYWYrTBWCyLVp/fIqZPPRurRvq77tAkI2K+p1zPeMYL6lcwrrLtmoC+
WXSY9acTswHNBvoaZp8f+UIeAj3zupo6yLVEqpW4+7nHnH7ilBSy7ItQGLZH//gDvX4ejeodpXLu
6nW/xOESej5MNc9SHaGJLGleI1y6KmBGge1fqUPPQ6yoHpDW3WUIAEOL5QkVbajmG0kcJl60pd/o
GKk6Uzxk0UrwkMiuEkAjE5815tuaWzs2dNZmVViGtps5bNiuj+HJXXCrEyAfQ2esA0P7V2On7QLz
0b2eg8MZPkLQHoWrxBJjPc4bKna6rYo0kV1rYZuGoK9TXOX9/eId2YRRoNxu3PZTw2Jx98NbocRu
MghrDg0vZzLHt9GW+zNge1L1pzCWU6+0mfytkvNvMDiTsmUyQlmVj/K+NbXPERfSOCRljNI6Q6gc
lWk/9rnlmBnlD2jkY8SPEqeGguZw2MBwulr3qd+F+t7u1LcPrpEed4NjYHGbp7c/QS+17v0bPiIQ
JJCD1wt9cbkSQiS6F+sf9VvmvOFpZU70ueJJKzfPjcYpQ7unddU7fdgJmx2zx70UMeN8W3FoR1dV
6RCICC2vrscWxO8RR4GALbPOsLWD5J5IPEsNINeS51A06JSZnmedHxEkaOv28UqeKQ0C5eXrXfj4
0eVSeHpwzB2aorad2axWJSkSR+ZP2Xjn3g640M/0p5xKJvYTvsENH546U/rOaZP7wffBMkb4gtCb
92y+p3ipqM46vo2Z06WQ0Tz0UINL9AAz8/XMljad20WXr3QRcRl1PqEZhzu223E6j/ufp2ge5od8
yrhZbQwfcRHcyzqSs0eI04PQelw8GQIl+YImlivuJpmfkLzAK0UZ9+o52pL3BvfmBmbxCuVeL+UT
ScwmdqwGM8zRjJvuvt91Mw4d0WW4KOjQDMB8A6dJeYl25etLYsV09KfiBA52tuTiRbq7k4RCfPd0
7ItlJB0zCC6CUUOtbb6zL2ZDMJhbThovGobVHJeZ1NaJjolK/+mJl8wyCS+nYpnHWLnN5RalUeXl
ofsaLPCvmtjxDB1Ed7gim3NAHqpAkxu+814TqqRw1nMvcUQvp4iZjvrdA6j6nhie+fsPaJ0PuQPj
TbJbzJwRzk+TthaNuB1AUUN6CobwdP7ECyZmdbTHUZJALTgDaUmo2cFIk5egqq0VUWkRXJ38GO0H
kFVPDwvy8QD0qEVCY0ToRSFKBA6H7stMYtHdRFGe+ZsrUedDktDHfqWk0j8vSfA6RtYxxJm9BWGd
6AaY9j51DFoSKJndCGFt3CUq0zj9Mmb1DySVSmvV5doseTVyeG3BZV35QMMgr/qe9YhfAMnOgeEh
60Q/ftKVx4sAG8LDoLDTh9xNmtCI4220BQIxsmnN9eUdLY7TObxygwpuO/NY/v0BpVdqs11hflah
9b53ut37IbVyhTeYMdLXGKRi3KEFlNPzHBR0ywPqNqrwbadOGzc60wiD8YY7CUo23V7Ud3L1FLTi
e9yoLVpFM3CJd4IWrMwVqjsOGJ/xOXA7QL66lmkTYZo2Vri/HFJi80abPYRDTiUJv/Ook7owJF91
4s+PIg9F5FfTJ9KygsPQmlD5vzOP6z2nVJw/cprcXRRVAdKdVKU+5nYefI+6AWOhxRCzV/xCB1oa
d9yO0euwT19wJTwXg5LJT+PFA9M+H9YvqatfhK22TgOQ8JdaCpDm8EQkNnLknfAMvSAXdl6pTgsA
s6Emho7ijz+ARL0L+j+6HH/pRFbljhsRifgt8F2hWtKWCBzbsGXl1tShdbKDS4az5BSamsx7zh/g
YpU9RhSejbOmgC1RMpJv6INam07zEpWDAjMB4xuaC/ZrECY3T9++zALL/nb36f+ehchNGyfpClD2
NWOt3HQiwn0sb0+bQq5eg/97fcd8GPcaZEpBD/8LWpjqu5Q46l4KvAVootgfO6WXJB4NS/uZILC7
h+HWvk1hv6uCAaZCpjKObVuaGIHlDezACJZO/XL0pqVuDjktDPiSE2IuTHvUzYh3KI82YXkpttnR
iCxgomgmug8dITNn4eu/843CGdmra1QWw18a62eHXRYCj0my4nKfLALP11lVV0iWAEvhgbn7lwEH
apCT+wv+269hJH3sKytGSrtqgeEBVqEsJBsyC+SP/xW5FVuL2L1ZSy4+QYrQGT70/joHITD6moxu
g3skOAzBBhQUI7cGwpSlvPYLa5xsx0Gjr30/+DulAtfPtOw0nqqob5Wo0l1C63w0yelMtOaj8bew
yNH/agjxQjWUKifMzxQGb0ezfqXqjERhbMVWap1MPo9zT+c7HASIophtA7mh6exyxR17w3UNkn6z
uQZr80MsXGM2SzELhPdt3vAGl5KErmHAfTBtHSlZL90Vv/EzEU4aNwUrO8meG/pNr+L3hqarB/uF
K/CNxHNorcBBmakPhmOcouXNG1B1jBX8WkuWiLQcV3c4dAdxod7R2Me1SFMDkk/5taWY+GySEYd0
zxwVPokBD/dSIMkJP4psA6YzhmGN/9xZtuM69UD/BoTDuKamG1Fs3aAzYN8POKP690v+XeSgFoL3
gn3eVkBRmtvvYPoYEyw064jEmBBpQCPutlbZl1nsQkrvB2a6lBIx0X1dwIDmN7g1IrQ4w1h7JAhW
BKbYznoMTvKBvb+S/6tNpUoyh0ijxFeltjUwa53wW9v/WgQiFRui9IQUQBR2GbjZZsLMInh9K4tO
WX1ck/bjplPXpDk5Ix+mR/2QsbHKjO8yvVx59KqeoidDlEg/N+41x5URpQUevDHljr2E5Gel56Zl
dPmvvIRnKpDJJZ5EQ5uWRsPMmjs6jTBXwzha44NE8iy24wdffXAMzR5ptiPv/0AzLcTVS0Z8nX6+
2A1oh7h73weaww/+vv42Dm47OPjL4STz9SC3ymRXrQMb3coUQVQMd5mUtaPwTrb+TMzjMWo/Qo37
KYzzWSJ8Twil8xbs50Qhtp3Tvlnzr5wtmXdjE7hJGrWqsemgUu3eGg1cNOrvBkdxAbTzfATnbTZh
j7I/wEOYsomrk73eCg5FxjZomh1jUWUI7OpBVVjUsu14N80D0utUV9IxBWFZuEVT0LpXBw6YHbMh
Uy+xo/KS2Jytd/IBTPmKxgkqFjdQr1b+id4iqvxgF22oiKIyNCYYm9zwCJ1y2E/2mUPbpcYGf29U
ypu9YaF1rPdQQ1lnYEwlimxJ7r62ffOdiOwHT0Fx3df0ciIOJARvqzpK3aaKRA3eFtG/D9Cj32BV
TrmbIy7bxDXfOmOVMHOiQ9V3+/DgX5PbO0ewlvICKgWwCzO4DSoUGZEMjkNKXguBU5fBcdEr7NME
L+mHg6X5awq13glZsf9+J0u7gU04mPSKvvWiiRed7WoThVVnXKNuYJVBDjsJDXPYO7CjT8RR6Ykk
OtAZED55kr/wKIT4jBeuRKy6IWFzM4DRMDXpwDnfliN/LkTLuMs5IFTbpkoY1viEE7cvIoOBeCkG
tZc1n32rYxuXHSzXVrwS+GNxvcBJElKKX+H1QISDuR4ZPHQO1J2nrexwlzSnmbfQbGTLk1rxjJP1
kSFAJYDmx1am0VFBEp0xG9EpVyp62eopFbY5N6/EF96w5x/JBCml1g883jBRq6i8r3B1UeMG6F7Y
V7rEFOQtqwfA2ohC18C2M8kPMSM0UHzsMv0YsLPUPsGckWci3zLDJG5dLWTkqYh6sARfXxfQtyp3
qrH95HXI2yE95lWX6jP7pYvl6/ZgtvjEIxHO61LFYiUivesFR5Ce4GTFWwAsDSpyHkC22PE4dZ4S
3HyU5Og+32h0XRDl3iF+i4Bky2XuZDA6fb4CnB4G0tlFIIcakyMGQXOzcvivRRiI1Qeb7u0eDvJh
YsYH+6eUK83T2xIf9k41NXQV/VbRVrpYvsyJdHFvzTtuZMT7HuIJBOrurEg33DIUwP6djNsGxrsm
Slv1jxE//P7hUsVLq9vOgnPmC4J9Hb53AdEtestYxOQZ6z0B/XTEiNWcRzVGe05bOHoWZBHsM1p9
eS6i0g2+PMdYja8oMbUf+13GJxC5c7aW8f3SJSrHm/KpGrVYRdguP0uCpuxhclyaBGWuxV0ubGFQ
UeJeD7rhMO4qlEDYd4gStW/qguKc9r/scw/gvZk5yP6Uh1EdQPkDhxk8YbtEhsp0R7IzjUTgeulr
t9wvcUEtbC2QFGIBrbzR40YmNaACtIIVVi23z9frreMyqM7sxpbt+HIlLB/G4GeScT92s9BRTi+0
y46oKIXhnvwHWlYFH8P9Mb5XaA7QvSi7HntPGEJPPX0PxbxNCw4P1jIkP6qQ0nf0I2yraCmWik0q
+PZ4VqPPEQc03WOKnpnveAi+INdwzY3hzk+xRqyjhhfmj6AdboxzDGuJ11Px8hs0w4Rnbzp0Wl/S
Gsa35dEeyg4psWKiaQWHCtYP2B+uV0PSHCX2C1nN8v+8DYnoA5911fyvVZzW7FKCta1Mj23tBGH7
GBHqwaYFp0480LxrjMy53IDNTe6GBuWkrKkTeCMZJJ6muskYm1hUD1cV2C+zOlWuYvCl4VM672R8
cFtnVVvTfHXM+lhowInTLpytUGhdYKwjIp/BZQAxXtFQyVH4byeJ88VD1OmOqBBT4zZXzDxOYnxt
T/sEmTZFqtczgDPahqHct1Tnp7IO7IhncRPxsIr4SUsx6EiaOBY6rZsqTgo8Rdt11XFDnfjcFKUE
YDE8WlbrZI1ToPQIJ9YOhuvLiP+wpsCESv1m+PzM2fOzzp23pdvlwQMLrxMzkUoUKwQi1WITGpPi
Tj4fnxxKkkwdaRCsGPDWz76u5oOY777W7GtsaKQzpvMpY9oEqpKPZbPaCcGRYT9rkRx9li59F4b4
gKoKOOLFNxiOoc6WU9TaiuJbNycKJgCTX9zUl2hw+WG4amr5aesqFjw91SrPXowCH0BfftDOE0+O
IarVw+j6Vc3R3PwKgFgGWImEALs4Odzdbwodxqm2xbfDJZEMHooxTIzYGpi6qsxYjwgXTOn6FI1H
SJDJKgA92uH+EJW10PfG77UEVf5wJ0tx8As0AeJnb1D1BnI9lyXg74ShAhRt1lcLCBoz/Afdv5Wb
498FCF/VyqGcOOOfUgzSAVd0QKC2Z3KhtOua86+tXWuIvNO0zAi1Y5mYyZsFn8zIBF5Zp7QHuV0s
h6vXgS4T2WdTP5hURqGPd/B4c1roKWUpTtpXe2PGjE1nXawu2VlXo1YwYeh8jh3z4ra+svtv26ym
89IACHtFAJmt7a91TYcJpBpoof6vZxdLPmgvxqQCxC29ixJVA6yFRpTud3JruszjgoM3bAYzJOc6
3vaZI5z0PQtpAs6u/u/+B058BnX3Fp6Ep8Vh/mmnbiIis0NGG8lqSMPqx/NxhaZ9wE9wCOy+1w1u
g2r4yLxtxrTGE3BRnPS7JIuUtqls/mzm0VdrBOcyDG5GZUjNrSJ2KzjT9PEK02LgJbUwerEh/foF
MDI/9lPnZQny/x8+GU19ibD98wKozu/FoaCpLrBM7z2eKeUUoop8z4gp66KiRGtv39MbZx+/tjci
1/hS8L4MM0OQaQ5+ptGALTpP38kpYPQVLmK49TWXlR8GSW19VdXJyEv9DDSONBHBh4S0jUJZOPMm
3GVX6J8lOZQTA6i/cKNkWDAJRrWYKYQCajATjENkMwzDg4VMAQVwi8yKsjlyF5kHnyigKOT5l6rM
q5arYXOa8w6rMi3dZ8XKvA2HOmqfkb1DTepgWSgWMdeO6s5dtEt7PcUm8JVv/DP6zDKdf+8wzqCb
ZDKHCR2/nwzz2kPwW/z4FwX3+rGiuGhB7tLBqAcdznjXYpUH4BJwwFReyGPULJcdE5jc39Y776Ul
+PFYmsKvILfKbvVUPypaNd8dxX4b9mHgctPlJYxmtAeTT1Gw3Z9xhOkAoXAtAt2Pc2BpSUzTr2yE
p/ZJgglsp8qCRI08ltXdTeuJDOa6RspdUEHgTXf0DsP7ozSDoLjJI6W1SpdqvmcE4dtpmMa5m4ZB
vMVUv4T/K6nYhaVxFRVo8ft3ZapbdPhO1lp3FWExNBdyX5H4YMuNoDSdJYdP5pWcgkRZrzNHW2hZ
WAqSUU8WC3mBkInyOmY0zFMIVHv4HCTTHv49LvT5ku7F0yKNcwMqQn9NPgpHqtNV8SLIUpC9hwLI
STdfde8kuK5F5z1zkOotBb6bRr6WOkFAEfSTwSRXRewCk8rbL9l0a2eNDY7UYv2iuj+b7OqjKRD+
1knnwLmlHqu4aes8KIjEGFQ2yA7CdU6bbogQHypVJBBawPcJzfjKkj0HIkFUtlSr+3pLiY3gRsCk
KidInECBXtSDIyBkdoH0MHtYIxirIUTQt1yULafkhVCCskil4pW25fKWF2R3Unuip73kbb3Ucb6K
b4OKpZ97I1TCtXoBl5apu6Fe9eahN8x2NFOMVvidOOH66ChOKEYNQ+b/nAgdA20amd6iXP5LycYK
XvA6UF5yR+3ZoWKxesIOZNfKs4eb2pI6GSTphmE0IIhC6zAZTR6uYx/YsYJPhGXEjoG68RrAl+Sw
Ou1YL8pCJXLOsFuH2nB28E5ewV6SHfM2UmbUqHY8/jnFU3Gd8dcc2eE80XTYnnN8EwFS0DGotcYg
ozVNgxGzW8+Vd0AQOGBgiFKy5Ut3QXvXqLANPXPyocCLCF6TSMa2aOUTAcWYIpoFyG5K/u1geevK
WtgkjfnU3Vf4nNj6oJfibcfWVcLKe7EbN9/lv25MLxiRcYA434mPDJrUfYhtQjUjrVLKsra8dlI6
scrW4O7wORmt6D2u1hZQ9Ts03xV+w4t1NjTwteV6jJd9QxV1xHA1nVh2xUdDDHWhG6bihpuPWsRH
sSTfFIBFszEnnxdBDwPo7F7sSXCBMwdZaJdSM4ohTFUlq/lIHfGSBz/sllDEusg0MqIerD8HxqaM
aSkqqvx6wue0HSPhK8IbUQ3RLog7JMTbpYCGVBrS7vwzCybNRiCSQUhT5cA5zEIODyJ9tyWkt/4Y
Yo2iZiGL7/If9uOMpBxA79mdNTgyj9IULx827UnCFTJQUfJlrrOnARKHjPDCE4glAowXinfbYy1x
jdJn9wvmx2OiYoLyD484t5uoFz8pKW7Er4hUi1wr77hYlLmeTIQnRH7Lr0jWk9GxO6Uwv4FY11Ma
Jz7CtcNDwwaSv/EScWwqWt9x4JBiS37qMTPLkgB5ghlHN78laPJq5nOVyOAxuyxcO7YlkMegv2VA
FvHXcn5CtwK2QNOjIpY/d6zxK6LZlli7fegLZ0kf+7DkHHUqDJvAJ+ogTqt6oH2sV63aNCKIwgWr
C5rKtO59fR2pNlpkfxSsTFP6INWKS6Lxj2UoVifMskcHA5oCmcFwJwsR+iAJ3cI9SrMnz87Q5eUN
Lo7RAs8QThHvjcmO1i+aSzP/yQkzxD4LGn8e2z3jkXhJvtM7fyAu3kpkFYeYlIWOWz07bNEO5Hnu
ijF+l3GTGdqduTNa7uCjOg5hZUhWimJchQVIZjgGc3JLO5I9SUv1zbIw3uT0LOZ+LFxz5O8ctijJ
3rXxmueXPrJZj0CR2E5SlXKswX8P8+RCNrh6V5kFSWzPQSE5Cp9nQ7gl+gZqEtGmMOOmCeDDupTE
MrqRTqV4oSb+6SDMzjuPDqcFz4qllsu0HPLgD0En/FNcU9OOM1Ajufr8OFRnT8O3b5vwMD4cGsMS
sS0DW9FA/u4gfCNZ+LBo4OkU6NAYkPnOwK/QRpGrv2cn/aBwwYpRbsiG42K8ZbGBNgTiKcQYFtcN
hGyzXTugGbqcXnG2erslSD90MDkYWwfm9qHUIal8RQHui7eruIXRjTi2/WDwpVzuxpNk3d2mz6NG
6natVpMlh+vh9BJ4RNu4KUkS/mY7YWTgjT2rCQnKWMf8KudU+2f8+rYMONwWw5+4B3hNDG1d/NRv
mgc+WyQ/vahCROsBYk7cdANRM3wiD+mBuykI/s5PYYNZYLHJTkedFDj/khXnqw7s9SvBqwEtxz0a
c3brlEp9N6DSichbOxTuzwzZMRxaR3O0Rzer8FuiBs9i3oKaI8UMkdyMLnzncGbyvbQg8QaIlE8i
Pp/r5BQdeU5dVHWSO+x3uIYuBK+j80tACk62JJGNYERnjAkXLipErm2Yw0f7d9wzbBzunxbc8oak
Vhnfq+o9DQ6aE2M7E07rWgH8XYdeJYTiFkFh8NDwtWWvAn9wGtN3BqSyB5sMK/S1CLr1nuAnbwIU
9wYJHhV7tYthsmpUVRybcHglMb4lZ5PCLjXs/875K4hwmwpaT9kqmy5ajr6VUwPTGFF3AWSE4deO
P3f2/cV1/cAF2FzWF32wPXjSwvruyrxkSOg1kM7a2u6QHyajoUHdZ+MH4zb6w7ctYHz65KWtUA1x
zhRctobFcshtiYZg13lbVDAo80ZvhK/QxLtREvivIuWLpXxY3n3ljsT6DKNJ6y0RjH2n8P5m/rqS
CbDNzFZ8tvmA2BM5VpL9ylkFkoJMZOY9qnvxeOteP6TfbKjLZ0Myd2t3neaT2gj90s/5I+QsNfkC
FozNxtvi0AJxO33/m8Eb4QYlES1pWzecw4BndgvJ1Jt9WSoDXK0WDTa5JOwkWfEy08vI4E3+3l3g
s6jGj0DFMR/djI9h7xJlEviOADrzVKCXJ+yBK1HOttXJDU5NorFBjS2fk/zzSVuAhUfVPfrXUG9H
oWBfqWfZhcQrm5xLZvpml4oNYOaJcBlwPau80gEZuKzIbOkL8W3WBQ8eBwWn7XcWhK/JNlvwsJxE
EOw5M6gM+QR/xIrHg0GD+jN08247VVTxvMSIoSPYH4gbl/18ipWfkprdSqtYt+eE2Gch4+w5NmEK
vxxiQ+Dy07UiOvAg3INiA3ymo7TUeBCb3N2/sXxHYmd4tEHXBtG8jDPyAFygoTMuaWn64ibvgCRJ
9b5NKBoo+h1AhhCJ5jUn+M8T54y0gxbScbdAVbX2slypLLKBr6OSGI1YElkw0FnSK0MDfinObr38
AQvTSsSBrA0kNjP0Wd9dBnyRzuwEo19KD4NW2I85dBTYnmA3uUBdCclkAXTjBACeVmWfCn5Ljl0C
jK2NZlgQh3M6qMtxnsmT3rQnGRhGfsnjopQ7WNVQWIxHjCIse7RYQssWZ0XXHpbbcUe/eY7xhkj4
pysvPvNDm1jGoBzJHezuRZMmxAWNvDxtyxpfn8sDUG03tc5EC34V0ymBV397XzFuNoE0HDgtTeSD
4ZQjF8NWxGUWwK7jShg6bk+5aZGxgQ1aW+8WUqMuF5PZ8UC2vmZwFilWNSj3n4g3ptGTPZSCCJgd
zxorT8+8uYhelYKSafusQN9lJLbuYLONSjJC1ZALqW/YWavEUIO37BOFgelkdJ0TObd8vWZG5MBa
+2WM0fi6/80PpAcEJtiCe5mtiO9vcJuBXnR0S8+3IDpZ2M7TO52siYwQ8NbE03owgYuRtNwRCmhP
TgqhPvGV6wZOpyg143h7b4KP74GyKMgJhySq7tvVsuZs60Modd2pwvyGFUEFLQKUDL6rz9BqlI4E
4DyFMUwdiJO/KiVFCmcwjYgsyf62OxlN35XVctYR0rPsTfEWsuhyMKG0hmo28DHw0iUraP8Fp5h8
+ulx+sn3bYkAWDSTpTn1EZT14/IgfbpWlSQuJerYqCamQqfztsO97c2vb3angljEpoDJI4MS4A1K
aapfPSY+f28uefBNFnHHS4W6/dmWaO4oRQBbq3xyBcd4P8+Z49WuFer5/0nbDk8ngoeF2H2Jx9mt
dXdBjczgys9EPHxrg1HUjrySlJXBqJ4bdyQHeIfT8/ZDfQhR0ea0ArC5g3XLs9mogoLDlsdlO3oJ
gNZamMfuX+epDwA+nwQ6rLSd52ubipQlKZaucpE4jvYiOSVWGlEzsekeHtByO2R0HnvEGWWnyOR3
WuNHizsXNkT/OEnd9Gz1mgr4s6KOtrgkkPg3NOEDwedVJrVxXMoGTwhDgCRTdYuNPS5FhN24sRUz
HUlCbWL7uSXIgWMWD6gPJuYUvKBs/T3/WTZpApY7LH/WP7ypw8FEH24j15nNe7UPcHhXZCYcUpO4
XAQ9FdEhKkxygf0YNy42iyp4BHykVNyEQo1aUQrDEPJ8R4975drg16Il8akMmFGx+fQF56B8EcaW
pdMDUhavnKzSiQL9kxpSCtnr7UICth9QPM+KQa35VAncvRhnGm48jdmLC4KTVXmHRbQBPgQnPLOm
ltm8icwVHo0jcvJXYYEUMpl2V/Tx/SZY19NFa/D+5E3fUoG1eXgWogCJNRZPL85eJaSKrX6Xh0Ck
dL705MqOhPxhk+BaLQkGBgOLV0fuj0+iAltm1lDlD+jlh9Lr6DE9KxRVNqmDyXX2CQM1Y+HNHUJf
jfue8tCwsmeSRiIH516ZZmYeAuz+MaiI4UIyUnsGomf6CCUDl3kY/nR/PMeCNdBnNTLQF9PLRLEZ
CDj+e6A5BAtTXUorCTrG0JyPQcGfrSc7siXu7xwDCPBr2yCKTBfkLuf4XBGgO0F69dJXW/DFdZi9
bbCfDfTNyy5LLhgQRZxSzWkq2Zwp64BqGrHLEtPVU+3QVBnlo9hyN9i9N9nbPqySbdtgRjCiXulg
wgAlEcdzPKcSFs0tUb2mMx3WXoj1eBygkp6++cIeBmQr9K4GkmONaqePRjUnXETf/6XgV4Muputq
AUtM7kLModZzjmiuX75brIrEGMkkJlvM1v1L4L42EgHyBZjkYqZmh2AsgdVsHtCQFk+saY+EbLPf
SMCprDKDxzsMxvYd8qH3czAyKof3dfJDpJZ8H9Z+DnVkhiRVosQA1v1VYQmEVfNpYNAJNoTpD5Cj
6E7bVUTf8DqLTAMsQXjG0rFXh48WSxLLxOW4HlGHvPMtuPGhgGOKNNmKztEa50OqjuKrysC9i2PF
fxHJoJIHSanKB7H53v++7iTM6U+naYKnnIuxTjNYmFZZDg9n9B72Olz/eT2HmwOZWuvBQnVUyZ0c
UZY/ZYyQjf1Bqc585j7LrhBbYiWodc3IO7m4ISMsg5LxvLvHNffxjtEVrqpPvM3ZVK8DKVmlO4Jr
yeSkGXZ90XvZkphxJGATD0n3fPWgci+V1VhN6aDzdbGzaDGUyWpwVM8sWevHtnwAQzzYg9AKFnX0
D/vMEUZtEoZtxe0/wl4wwr0BzNvHn9JaiJ9Wi80dh/VA9buVHsrwr2q6T4YXH5EnVVGQYg2az/ck
22vrW+QG9lgS3/r8HbnDMzOCv15ndMG7EHyIvWJkHhz8/lUKAp41zdyIfFBG2UzcDlzuqpZ07RHT
FPwSu2gp+Y/xRK0ZmxiUCpC8Uc5skddllxRIJj0i9WBEKlrJ6+HmOr3H5nq/7QSgaiaQfH5LCpOm
JBrQ+caYbqqqMcxcS41byJQ9JvaP9lZ/t4ErabowZaHqSo/AEE42B976TRQW3PyDBSd6/8OiD0Bb
J4GBF3p60RapnbvlOeqAZF4o8Nub8J7gCraoMONwooj9jbl41gPKXW/kFB+O7Fy+DRMz9Pun6K89
qeZy5WG3uTkU+KiD9zb6vpnUCaKEvrxlgRMUtSszLf8fvHoc2eQumjZUEYHDZLfsT/pDUWdUjsOR
U28k/Rqh4kL+fnxZ5lOnhZ1RyOb1+qgZbhangWxS6IuiHbhL5l0QLl0WALeTmMHJ1mUHghQUmkwM
TxyOnw+kgBPi6K17n6Ei1epXeRzhcgQhPfRZMTBnuY+DcD62ZaMcQMHdtaeeLKjT3+H10GumG0Bf
KRnqzvF8uj3IUSHV2UXr9asiiBdIDkGAh+tNGvhzvEH/P5zmISu36ifIhQcgOH+GdgsvzhvyThKu
x91c6sdoOxoDUFRErRVz6+cHsAhiVOsMuwuIDxudYlTSvY0NHJBYJ8T3f4ChSGu4bl4Dxp+TzXnA
gWZtlmrIHDnwx5CJn+iYjVuiasBr54NEfZ24quLeG1IwjLG9hfGMRNlarwRqAmTQ6ZVHKmwRlix1
aEHxctfQj2Fg0lARmUGD8YWTZTerDHuHMFqfVmNcVdIxKqpUTkoiut8s3zTWmJE+aV3pl0NH1Nwp
58JXRN2p9KS+PTvplhg6SREItor0BTrLehvENVbjnM8xOoUNcLxEVs5EBPO91bAvIhyr3dD+Ff+w
ucXMwtCm+36m6MxtsQEnZaMpVQukfYZh/flfMIN9XvIG1JPalhdmd7fz7nLu6u8FNghAT6tepqc7
JZubibuWZwtzpIzSjoeTU3mUsD2mX86cOtErAalf0kvdT3tSieWvKdOOW3ubzFHpcCNRoYv8ZmCN
CZHG4Jhoa4IBUo7VAMBz9KlWXA/0dTk+qGqBqd9NL43HWSrqHbuTtTBgUToKWPvNREaLAmxHeMcR
5eFEQqot6E9Ex6Xh2j5oEFHenUoP6OW2TAda0A9qOwQBSAIE99a11H387ZyLrLmExLSEkAv+UGZk
/i+a39XznVFe5w9/GX0Lb7hLf5PEoMX03EUeYgdHUzS5TTABCouwYhtGiCns4zQDwv9usAEhfy1P
GDnpfBScz4sQTopCgsyN2a9JG5G+xNgo1t64jmdPZkMXn8PRWUDyjI3DdA6yrBxr6ugDjkcv/IYw
LVdqp5hLH2KH8kTQxRutWT8dOKSaTMu1uiWxHBTYPk5e6NnRzZRDtFcOfAaRkHt8ToMsFPloSQFK
EJDudKV0P8+8lSlfzQhAzcfd9YJVyMSdo8dL7uSEEqr9FwTC5N0KM81kdeaJIDEW6vp6qxt7z5ve
18at2wDpfMpoJo+DmYNYiduRAcLJJZHQWtPXnmjlJka3VXciskS58R5lcCEKg7UtAmlJIMAiSqj6
R6A+L7HjfRGtFKyuiGbexqOLdxvlME9CJ53P6Wdyh8FeLpbdVJi2uiQMgcix95MP9hpNAeBZzQlK
txdp8pjlZU+2YR9vO9a0AHgcplaxbKxv5KGdihVGocn3XOV5poDlOgBh1nz1x/1vasXCtCnf3g6Z
yGxocbXm615PH5414utN3MzNB1sK96qZx/HP3xbuUht98L1SWZs9h3+DGJMaFVGLb8nvtjimzMXu
T2gKRcLTm0Xj6m4WlLJb1KtHe9k+Nrq4Z9icDsq54oF/DXBejsu7RNN6hPM9lv2/L7W6JcxUp3Hc
jM8iiG/yO5rupOauMr445QwBWhokpIpqVomiR8TjMEWaZiXw9VQp9MQOBMN25T70HjaI8v2A29Ep
ZnGfVNQrc9UaCpo+Hbk5/b7R6CxZmwcjmRMhz8EtpQw+Bh1RWDQhCCiZP4So5k942+PF6W6B5eEI
+tTkxrKf/+W6oNHeXzmOUyUtlSWCvxau7KmSHSKnPRFN51nJCJ8SzO31C6c6RtAg50yIvW0G6rGH
hTjM8Y+CR+zI2gFlE5BRnJjgnsnN0TkPwdTPiIbUfuSqJZYQ5zTad9O8FLF/Gyh76wpHR2rg6Emd
l4Eoh0VYU0v6v5u5rEEZ1+n2FlMTBk4hLInTnQpL8QjSZC5N9fNOqrXwdkR0vTQ+csfKF2KWAeD6
y9FBYvqLOSPNoNQlmncbb0Ns2ZieJMT2aQJfDxYg4eOuEkBP8cFtH7/P4vz0bWNVbeog5BtU13X7
vQPG3TbXIjMCyysXOQmO79n8D+xxQDheMDF0Z8acEaacs6FAmSR88FrM/nC25l4WZD2Zmrrkl2tT
Kz4nXRyXNATfauZTQyoXxRnv3vB4kyxXWfgFQy93oYBuJ3HToa1VjFOtOUIWBdpSSXRb8ywlypFh
a633X+RPQmR/e2wTYsdgOPdnBapryX637ge5HbIcYvYRmJd/db+/9ROHKya5kvFzcvTxZtFNR1kF
6xD7Hgkt9Awh5gHLuTbS+9//iYC+w8F3MTkRx/lTvLh3jJuiuXC0MXA+++7HOcXhNesKp2sc7zSw
Hv2RKPliD4kX9WDe4yDdjgzCKplfG8aEBLgWtU451n7EWXENIyrrnADuQI1fPGS5Xf9A5//xbE+F
8znaUWcVzDGxKOV/91jo+qTRik5XWq+fLcK7rmGcFu0FE0dBImtH5OiIqceUkT30Gb45+S9ilDRr
C+r74qDhcQM0w/xntPRsICH/hXLWaaEolIvqQZzb0IPU+5ZUOrhPi9TaaAlyV8jfDFIt14BQIH9s
trPRA5qglwJcl9SejuZwKGlAUXB/oh0HqiX4KszwEwGq0/ICVO8KCQrYPB4zGIJlp4y5OnWqOqe/
k+pX7sHWKwskoszvZmtTmrJECzDkpDGytp4arAN4mCFAzpGsPm9O+D/DS6nfvWE+aXelid61bI9J
9+OUQWsAOCK/GZ7msePqLuLRix29QZQmar0uZSkMpHAGbX9fbbfqkhCJn+jbAZgqxj4ciSxq36+Z
Of7uZ6j48uph3N/8uSAcp8yhB5aPUX/2E+3BILCttA3zugPDqAR/Qqot29d9SmLz29ZxMZ1aerIz
dLe167h+EaARB/aU32v2oQ6A9ng+5TSbBKxZDqevYLJv3ANRuQ3rvBQBcpdyy4E3A5pXJXJLeiOh
ugo5CbxBz7tCKgeyd0oG/DUmDnogG38p6kblTsdx6ykaay+lIhHb8rBSBo9hS3qTFAZUuLQw/2HB
Mv58BPzzZqvHTBGjaA0Kw9RRxalEy6SXiE0ZcMjl3U8ZFZVFTzYxkDaEPW07sTzpGd9S54nGS28d
+mO8VaQvevXAslBdJXVOGJQcbB7MLmqfbn0979L6mueNdYGkUPj63SLYp6136pjKySKWG14Hdy8S
nhYAiD/C7TzHUhYyRvdMBHxZi+7Qj3gHendFXndxZpxCMSzJQ+vtHNWB1a7pvL6uTsCwRUY0XV6w
4GGczTrywU18FMOtB+PAcpvlViAOZw9f0VZEbH6q0fewh8JdUbNdSYJhHNCOo0UsX4yNQ0UYYz9h
zDlodywSx3pptmmiQwNtcB0Ona4g6AxzZRUe+9bnKKCmltfA6yuIQsanUDIiTigB1WVTf4+TKA7a
YafDueB4zIadJ61smebrwatRLhS1S8GwQGga1EyABseNkKJUEPehGRkZO7jmW6HiFTwz83tuTUkA
RxmcbeAlzl7poyXPFtyLbyBZDpD8TQDwk9Om0UYvahdVw0xrvOImaQ4v6WnQqThMXioDuee3rIGP
Mr0eF4c7LXlDjQJreEVELOaC2qMxxgJY8gE8sVtJjwsfgkmIBxEwAF7lDVBhqUI7d+2Prob6XN27
Ylcaew06/eS8eWD3TGvMuc46F2Qa2I0mbifO2u9XfXbKMHD3epcEpr7Iwy2EeqtCc7KX3w8wP8ey
XEnkGhX0lCsNteLX74rm6EpIzDvMABjRa78a3WS56ztcV1nO+fu6WR4/8qWexVmtxesX/dk5C8u/
EQSNh06a9eXMMDF60dNJj+UCXAoajv2gQnf2YVsdSAYNprlNC+8zKjyomdWeJxQDVRisqbaBLkv1
nugq9D5ipd8TXG+8OHeJWh7/lWvN04l7qhdanfm0IQU+p+7v1tdxVaY6tCZAP/EAnnyHxxfEoLsG
TvBfzbhmowMqqdBxYgngQ7K5GULFxLSYV3DCUXgTb3iIFX24BYUEXh4X18AmhplyGDZZ1tliG4s4
fTDy1VR9cTcGtiIiNcKG/apew1LCy5jYFFceruAv65IK/SM4p9KQxhL+QMBgedEnI9XB7JKG1yfW
ggw849JUIfi0lIH1zdYvAY4pMKHDxsVQz+Nm5s8GBFXRMO/b6JmTflMqItu/LF+yHFqvffaWH6Vg
OPxcHn8HGrQe0LFtRUiaggEV2fXpCXyOFcv+YsMth4cfI3s3Nm92261segRA+Tg9E/eYjINwq03C
/T0AV116a80HKcQr1VUrJQphkg+2XPm4j7NlsegS4k+TiKY5nT2ApJeL6QtwoTUKAgE1IzlmI0mE
vYwoiNGhgtxi41IF/8cHsS6LqINsaGReQJoqpSP6BkoRHO0pGniqY9ta6QSaCqO5NjshWSkKWFaD
3RlpDfIqNd1r3EzS7Pi0kaELOYzjmSXuQLi3pL7klhSXmTAMK2I5g4bR8p8iPg6SsHPPvUAZ61lm
0P9d9CXJ/Yt4NYvlRPTbNb/kbKLdJ3gD4S1ZcrV1M3N+YemTCQxVcPQwVSPUVUNIo1LPBnZttbtm
1bBigYRqx6YVa1pCDvn7dQ9SWercwRDkbLP3R1hYJ8B/okLMtnLYEZuVpWLdZUR7BiQC61LNMtNe
X0D2XgcrkIjR6V/C8iBrXKVl6dZEE6UtL7UnptlXkpRJPOh2QFI+Rkkz67+ccFpDr+M2f3veUMuU
+40NwR3ZzY/Z/eS80XPI+C+PmOEWPEZc3qPAF1bsx0HRVn2HZc2SdfO5bxB3vMaHZszUhS5EvM0q
Xvyo+zPMEZH5eTnPK6Q0HrLUm+QSeD9ajjulu9+9Lwo5npI/iLZ2bScIwR8SC+OV/Bk9Ver3/4ep
/KMWCEmBDvlRJwKkYX22P0XoVHRHbsKEDygsVENsXm5VQcTI9WtNRx74ga0mu+ngo1BxCxerhAKq
ian35ZIz1tZBjComdJ5ZEMPdHCSEG4qyPS6oZKBBVbYJREnlVXB8spQsXd+BtIWL9zbfjmPPbY6U
vfbzMhwBrW1jIrcPzUyMvQ326+bV3tTRonYlw9emUpkNG+Pyftsurrm5v6oNFam2NfMQZ0knbxSM
/sglrD8o4vpATVTKYO1wK+H7isH7CidwG4hh9nbYwUfVfXPKV9DtNJ4Q2Kq82U/S4JlLFQBDRkPO
tpguivrpI2uS2TPUWXoMkL9bO8SiczfU/Pzq1EU2xrRIikpcywzF6aMP8p0a4PdtoUxE9zpQkRs0
HgOm+RBcl2ZXNf2uAPzWAARzwGs1oywUmNA3Xt2u/eVwcrHrvMZkWErEmEwV52w1cSe4hr8hMrL6
gMezxOCX3CJCrQmdnPMK1u/zM7ZLDUNwBl85npyJSY1PZG/Lx/VyjGKrxpOdWGiuk0NjgasusISQ
dvd2k+1svAEM7sCU7KJJaZZEDjXdmkqPyU1e7RrXDHEGx982MNLA0Fiy0ElUoZHUAgo/24WvrfAh
HGscqq4Xxm0NHWRbFM+EadoxIKWahL+SYPAF784Jkg4PX0q6gtZM2rpI8hIfNMO4kgvTNF6HA/U2
mOzoTHwoN7PvghxU6aaN7kBFEG3CWvBVe4rRG5jmYszQnOmFrI6k1mqxnh2WpMq+G7jYI+fg9A9d
H6gyHWtI4FF1W8pPjxCWnGKWWgmUJ3k0W+JI0RhiZDOXzs8eYRT6J0/XylxEwrpnS+DuzOKSX0sv
PiWRSHGQfRL3GgTKNq88D9V6iBH3W35sV3K8KaQHi4Pabq0EXKge1eePmJqK6zAJ+36YjAHuNZbk
u+yZFmWcZaMvtfP3be8wUGcYIpf/UG0TeKGhp9x4SJmsj6hbgSimkvtQouy12BboksDIdyFjs2YW
bqyBA9YmuV3kbUcPr+5snLU07Mj6RVQ79sWyiNlVytRhJN1WO22djLEf9BhriRfIWnvROWhFcd5H
RpfZmm9d7I5dIH3rccEP9LjcCvB/MkbFx1dO6Znh3pIDcu1cEpoHiY/PA0l2FNKqS3AoJ3WcV1+w
Ll4JeIlnFxS2ldJb6u9O5S1xzfgi81J/B9s+LpQuMZNPckWvkJlUsX22V5QOljL/GfbZ8RXVBtWw
Rksr+8NU+gWZzoCX3vvzRhrM5mIVjznMfxovuI28drv+DiJgVX/zxU6sEAhX+NBz/QS0HTRQaj4Q
BnFxtDVtC+otPkm92hoYzV5xq/SUU5faXv873LcIgpu5iOldzGBvu98G40kOGfxpcoJ8n4PJtLHM
UAD1AYhsgjAujOCr/DA+JHzgq2p94YkkIjhlyGbYtirGwJ21uDpI+ssNAsfVCXM0vcHDv5mu16VV
WZOn5Db1HkRb8YxiTyi9ExtGJhOgqDldRx41Q7XqYTEiKY5M1OZKMnQYu225JttYVzxFgSa4vxR0
rQTz7NNRH53T0vL7y4D9TFD5l9dxtnnbNEND8QcfyEjj/GBMEbPJXNZQD/DlzJiO2GislFsWTcp4
eQ1g4csS/tchLFyfwM++kD4qiKDhqURqjhbv4Bpla1o3hAj0I79o6zv1s3D61/1EX4CLjNYq7z37
tdt53xyi9DUg/4i2D/qu7kGgT/hsvXZqNvYPw1YB9lQtJmR37xvg3unhIL6nRtsvpeppTbwAYEpa
EQFfOc6sXp3u9RSnC1CIR07ctcacxLyZQ5iexZpnEhaGEjDR8OCi1KWRdS8L99BjgLE7chpNxm2x
f5b2JE2ZGmjL6Iyq/pxtWKylFDKJijy2lMczvWiWo6WG5uSzl418g4d0NHqeZpNHJG2wes90RqFK
fDJKa1lFyvxph62g4AH132u/pW6jNXyNeTqlMm9n9lqcvH3VOxJBBuitQPfPh98H6K7IbnQyRt2W
rc31roRQf34y06ZMC//oB1xpMBzpeBmFfXGp1zBJjGwSb4Zhtv4bA54y5d3Ybc+K+zhTVnAzUrCZ
JCjFiGd/0BJnOWXnANy5cWTQcPTHzZIqxQxALaCmwieMRU1xMno40REnZ9ArPh1LU/oIzhJBEVU9
YOklYcODyYjQQsZOHtFRXWUTZw01wh40IZW1Xr39urBUVsv0Gd+8cZXBT965VYWFvn03QRBNQb3e
G7zxumQRnjDg66lv4gfhSLHVHtKWvioTsRe2jr61OIFi9I6Fb4/y0fxYkqYepb/mo1FGHQdPlPpv
H/SNWZZz+p91pZ1u9FEqurkFmcjaOj1zkG7iUM5+q1eqIe/fPkTT693hP76ArFGXGnc4cw3c1AWF
xPuxIwMpWsnPdI2xcUHp4HN5wnu418XROXKRmci6EsuQcfYd9szCoRamaa927U9p44iJss7+Dqzu
bF1FdhS3klKSR4TSR4dwKgAx2ftIDuAxAoEg3d1OBi3DMSwUc/25EYv4FB15DVyPGg5EzTKeSYLC
e65AcRukFqsovqQI6uuQ7w8OGOW2S7UrhHFKtaIALJgm2ixBfdVK5+fHdLEsjpI3AUMtch3gGFak
TdfoBup8wMZaQ+U9n7wx4Jc5hrJGdH5fYjwXbf5AevcZNFUvF8MxktDJrhVHV8V5GOKEIjXe6gus
fFxadwu/+AAdgr0M+l8jC9BrUz1LOx9olbbFuWFPVKqG0U6sdbWnKoi0FDpqI0rx+vBvi1H6irfo
e9m5EiY/EJPDh9LEowongThjJbj8XaN18kJwfuL1xsmfUuXKn5GvpK7OhZsJ6dS4e9uonx+gCZbY
LYb5AqTAKUoG6L8s+rmufScEsNPB1Rvat89ur9CjwEVPGSmHM5/hY6tvp2TEUZ7G6S8N5hKlvGPf
zjIA6z6b9u0ZbfZWC6gZEQiFP2PhBmTSbZkLdKZKb5MYtNB29lkCzRSgFE33kR0b/CvQDP1OANhY
N4mk+P6Z4zgHxhT5sKJHsS2esE/+IHiyd2U8lmz3VyHKt+2DaAK4vlzl3i3lR9ImdIDoMHOE9ViZ
zqgLHHK9g0SpL6HpYPRTLY5l1CjXoGGq7Pk8AZa/4lMlVq6lQfQ4k9fgC/vZhOeCHGvvdexMO9Lq
U1+DmuU8k0DJPhGYu8JZJfpophjXWXIE6ZwNL1GrQtn2okb96yOaCYVFIEcPiG5dWmX2yE+/6RPb
0dBUhUE7s7af1qwpnrDUx69ix5qpBD/bLfNPONVFdv15B99BIYwhCODjc5Mt7V2XUVj0YtVeDCeZ
GLbg/tkQnDcVMInFlbhxZIEZDO2NAmaORt/QKHdAcc60BprW3e1e/lT9uMmu0dPqaPJaHgHbjsBr
DXtxKMZUKwaB+smwCAj662U8RGXVzF3GGxChI/6CckGdgJwAXn5dr16hvohBiMcIUT7Tp0888FU/
BuTpPTMODu8FBRHpp+OOJznPC3yJZtXKuGzymDoF4Z/mRmSEWI+doQ1RMMOrpl5yeNO69VELVexp
R5TqtfBndZCPGosipmb7Omp4DRucPLTwbPdQy+2KJuaI6cOFUHakKgnJs4w9zel/wzeArupBR8t5
uYu54e+hk6yUruzcTxNtsvgGtamu8Bbbfsq9qfqawAZrC5pu/jjR2/7jW1zd9ptRr553gQA/HFi7
AVAEBO8ftHZeknGtsBawV6zZV4zEItmycJsJ+rH4WpIc/dnnn9HpQKurtcfgPLhFt8EphV/9vSHU
J7LgUHM4rsrLRNrjXBz5fGdEIMPArdtMHGZuC50ZFhkWH8qpLTHKYyIGhKEow5IqoCd+vYZhH72a
VwmRmI8LG38tqZpzau5whC52Ak+c8S9vrpIaA29QY/u7ltThVV5I654W0jPwpr5uH3+G5auh4RbH
uR+0NjE+v/PXhEO9xfoTcH+vgc3lj7PdzJqMABmAZdVBNqoNDcJmcDqtQbcIa6vY298keQgZZk5J
ha0Lijjjf7kYnD8t0rLL6VDmEX6tzIpiEMx4GrZ7vVlyK5VfjO7w+v5f3+r9EwizUKihbMOtjOuq
HCCN7ZmgJMVKILR9+rPcWvTVO8wHPYxQPeP4X9AOo2q367JUpOcJnsTuetfoy3yQsd3sfq6KYplb
6X0wUyvhSje1xDKxskp1TvayfV6MRY4XlG2ESwyDHrHQWI9Z6RLBbV3sDujjwP+m+iGPJbH6Aser
uzfs8zPVOV3LNwQQcck/h8cz3JxkE7DAv62v4gcI11XLp0oc2msXnuQX9S8mC30XXPQ7+v4bj+Lh
TXSPUQn16qwMfuTKobgmqk8WWlQgXhbtNzSFWPvplp7n+OWpUa7U2w10PRahiHDskX5FcP9EwFFz
HOoHTjSAT8Bu3/9dv5viXosSCce0yeqwjjXcLDXXsTo3YSwp7OaboT08Lrrz2BwWWxldZ89NYTUu
X9ezhlYCfPZj3KM/ndApe668BosgckkM34fiIAopkDUXo3huBMmaZuDRwO8vQPIJSSwh6WJsWmOn
VdLfwP0F5e9fze5LuG/Z6laID88lA217Xw4u2O6ReOVHf3Z1++ODt+q4WQNlNjwWVlcnHSFK42ax
hwMVaVPqiFBjyCz7O0tLle+oa7u8j7uvE4ZCY6V5Oe/wBZ3ika+3kgG/6f9zrJZ2oj9MAIUjEtA2
im5kx9zuamM7der7CyN1HX1TElHrJ78sI1D48yOPwM6NbsrRooD+BW/pn+DKAyzdYCnGXPjqpc8E
ydqGmLS4kYL2RgFAX0KIvKkwcZpLeh/B+F9QKWI9to5233nntGZBWkQ+LuqDKwGOabGbT13wBMhb
nl+N4jLOP0K5bPSBAiZRqk4FRy01OFhkI6tNfp1RIVEn9slUk0I+YOYe89IH4n6F59IZSqAp5eaw
0lGGBX63F5UfY9t2hnPQjCDONx67GjNdj7DFG8XRGQloJ+ZglqNT86cRUoomgNZgws9A/wh9hG26
SQQGsJGq0aS5LZw/0I/upH+Pw28+bbqQDILa5RS6tCjFKDkJs9cv8ClDxI6k4gan3Qj1d3x7oUbA
NewoPLg/pNs7r3+AKqRr6a18cF8HtkiLaNeD17vmIXERGYH1AAg1KfircShNhsoTx8KmmOtjyhy8
RYcLpz+x6qHgizLdC6liyox8Rj4Hhv4TBFW4Qg0RWyniWsFMGnOrQn7zDCmXTZSqo7vlM3MEOEDx
Ph6nXyrpbV6FckoIthb4anmspAvumHeRhpS4tNGMF8M+mDxpj5msDTYFn6Hb9kiUBxj/usV3/iPQ
XiWZep5lpDtj2Xm+/KUgJvMRFMaopVgk2Fa9lAXH863N9HwbnwkFiaLUYIy9RZl9ocXy9voJoj08
jUKRMYf0j537pmZT3sULkDFRrr6uClkh7cr2IyML+tEL+oTJCaOb8KiRQogDnPQSaIQULuOkskD5
YSs3t89KiK6o/7ft12nuTXsrDG8YfsH6SYbCSGFaw8WYX212SNNF4OglA7cJNrB8TAXilylaiTah
M7ombB0cHCesOlsMEIaSSkAIPGP+YOwyk04vYWW9nR3p5Oycpw8wMEcUxnLhSyg4lZuxzP1PZrR/
uynw9AbF4Memg5FJI9ef3zD5VzoiZ6hz5YcvXhLcD0nBg7cH4UnONgplR3OHEFQns3YZLnrSFV3E
p1/xHCzQB31YE3tbcZdACpFCsm0rGrry8ABoAAL7QkDa5wcgZX2JcxyJ11/hDnYrWH0bbpuFECri
pF5mZYU+eNhmrW/YKVV+1Z2hsgxxaM8gH0BSFTw/yu3RFgzQm+9vzKyo2MDec7TH7Sb1rB/KDA+L
67HO6naCuqMMw28o9Zx6veGgjBqCaRwB61lhYIAzxX/6bhwUTaW2wiJ+4ecM2moR+vjRvb7SULZt
WCLSjspx+YM8bW0tcc+VG1cGnI6W9lsYPFa8TmTdKsnnk7mj24qLeIfAas92JmjixC4cO9GlNi/3
hyzVcyJxh50HvEHR8i04kLA4397zBxdL4kRd/SsnIl+Eepj3nXteapll40oZ6OCBuoVOUcMKHQpG
CkdU13MAdhlJeLSgW+/5zATlHYrgc0AQHz/sLGscc7NlnBnoyHXJ9DsWGCHCiLJcMgMwInUZw76P
Yp5BxaTRr/MaUevcrW2Fye45o7u70saWCrdR1YuZnUai7CIdKyHFg995tgktxs24TNBzjGr2zpBi
5x5eTVEjfT/Pep+yJmNGSUGP8mAMoMeB+Yx/X9XFPwPyx8ii0eRUJhGcVw+lqe4QpDQE9k1Igw8d
6HdKxi8RpFJCFcyPGZV7hRs5FVPAO2R2OQtCpK82iYX0oU5acAEIN51rV+FUGdQk+eCDXqT/E82X
pepl+wryPOK8zcqi/UuGnoIrxWCJt4YC3BwjVSYcNMOIPTBbguFh7Bz8iyWq27+bwOJVpVO3pRLU
swLDsN1gm00IMURie4j4F70iriwk7FNgI8vzuqLnI1mlOx2C1oh/e3EQtoHZeRBAnxXQ+cxtwZZq
BE1keLduwX5K8VDI6VNH/Sb6yt4FfaZ5MJQBX0T7XYfltLF5TTFa/X/qtrU/Uldq9DF2FvhsdxDf
yg3Ck9PFMVi9oMbOafpOCXaPgJVBLjeyqE2+2FBQgiNl+cQ74wFItrM9SOO0OcCAc/cMtiWUPzcs
NnH/im1ShdWHKrV3h8gEArVMhwdXa6jxflivqRPWHeUdoDc8OQKiJ4W78jckt+CwYl1E1uqh05Yi
QvcKrF9DMUU7BH9WcmeNVt6bmvEBaFxBG3PXObd2vZ7VMdvO0xJGXN3MVxsJjunHitUiwQm7NMWq
UmAuJ5Jz7sB5nd7AH9UK/I/a0mvlaPR8oJXD8NNB5xS/0K7Jh2R8k7ANhvH0TLMS/jpY9MVQzLqd
oHx0v/rX0+PyLvCbLBYIMTjC1pl5gdEWvwiW1D/PBOlLVq4ct8aG+IppjOSbbHXB+Ye0noVdcGj5
PsF5PThMFW30XPPxChM+OOop0nx4C8jH98SWZ9U2WMvGVM1nnIK5/QVF4g5WBqPMyiXddmAPaViL
PoX4huhNTZ+i2O2m8yzYDnMMUlhBU5OUgsrorKmNoqUYoDckskkg4bQsT2dn/Sn4qeXnU8llj33A
b50YwhIaMvDx1LR8mMfSNzGEeRcbKooBfU+2lBHB6uFwFT71rAqkhwVe0FzjRgimfI5uZtA/Yeoa
Gxno2HbUj+Cj+Sl5vol3uxs6/OJ370GAnzDvlrC7sZv4h7rVHB7OjskbxRmo4LElVq/Xsu3HBoIB
RXlinZfV11UPlPfLq/oonfLQzE58jGh2pTUTiYGJ1wk7LC9ypEmR1I1vnCX74EcOcil6JEpIpGV8
b2FxdTWJKeBj2sqvc+64WPBs821rszfK4L2ws7M8xj8aIKZ12dHdLUsU+DP0nrbbA6F+2Yhy1Ooo
15eyJYuAGmZo9am0EmrmMsAwMaxPqVzMoqOXsdwriJQXlbW9Xv1w9IY3pS5Aj29qV69VILTJQ20d
B8EvC9UulDgWAGb4uc8YJZp64I4+CYoeLDqbEJ5Dnjt2HOXlgjSSMNjNcitjYrpWlSX6R1scUyR+
EVgjmEypOr8N7T5YvzqMFxN8FQMJwVCQIf8aAxB+SXdYeI9Nlr1MBnm4ZIlq/unlNDBVfgUZirqD
L5C+p7sivBbegMdJ1pO+cRca4tYKXU9tuxBlbGzlPHm7+5DPN8EpTEYvOhqzPNkpZpEGdushFtBJ
HsF6YqCSy+6GP2vhQcuq4xH4NY76UKUbd/6wXTvnqWGwJ2qQYdn0B0IkAHueqmz8ZFYN/0Sgxq5q
wUK0tfp5A+SWjOUVEzG7n9qBAfxZV0qkMfiO3jMsdhg3ZipqRH9YrueJSANokRJs+55P9b5vklhl
0grJdNPsWfRaiCsxBLP6v/bwSajuwym0xbbvDLqnQ8L4ds2KJatJbklkd1mPBehfuo4wo2a46ytf
BNZh64G8AFzGGV4H9ipItbl5G1qEEG5Deh94PnLMkTCBMi50wUE+MRLJm8oGXA69oG1GK8Uv5LxH
PJaAPVQAFpBBOdmPSkvQGyTBXgxW0B5CaxYw32WUvnVlIhRsRDO9HO1YLaaJ8wNtvleid+P6XmYS
CRFq8YMR2O7F/sB6eRcazIzOUpGBEXXpE4JiQOIcbtznLVViPh2F0h2GdEw4/BbtpCDsGblGoL/E
sIgNffBqLAnCYZzje/IZkeKP9P5D+hNx2XE0D+/8oY4Fuk5Vd3U7EeBF2L+mOoYPtBZvwmvz7LFS
s/Xc4kUDgnS7DLboxMeHEd8Kv45f/LJ+5mdqJLsWaZVvmcHBjQA6L1JvFCYUGRxYV0pnARfzwXnS
4CYXqu9NvX8AIL9bKVUbvizbgzkrqCivsgNekJymRNrqK0KK6l+oJeNJjVZbBv0dseeC8GT8Lq/l
LD8rT7eY9fcaIVPpv6WXB+94bRtK+6/KPkWtkyoSSCgNvpXc6SyX9RxWN4Yz7U4umK21rXKalYfA
d9aLK7VgM1moydWApTvXjStMbNfBwqVR70N6iPC8DRz9PD6TVIOYQoTtzsavW4+eOf5m7tk27kyh
Icewias3HNBMcI7fIZoL3hzq5LcKswwQ+U+WsD4qHNP5IP3KXP0axuZ0rQHB0n5sI/yJ+wwa1Era
P5lcbvfF7HDIGcBeOxPGcbVki0a12vZocu3VhqspfWQ0cn14ZcCWz3sgvXJK/pYG+f/gksJZU25O
+UYYLZbVc6kI2sJ1ePWyN/XLUapau89vgw9gMs53WJzEFm45gnnuIr8Awj19O/6OmnNHQeJDd+E5
j1dTTu9mgPTB9wZvowBoi4p0Pkp70d/lOCA+ayuKmW3iv8QflGb6nFp1EvnWuSP7ig9K2CPua+Ps
e4QVJ/g73BXlrmwXIWg5k5K8AcSB8WYsIgr4RPX+X0+vUmpLsQcTwG1YqrdrsaTxYekftwioSN1C
6WEQGWHXDGzam2dM5X043ia7aKsOaXsqSvBTXQqvDPEyDjYOoI5u/I6hpcTNrog5EzLEhbgWvbbK
/9hSJGe5IbPP2or6HIeaWQpLCyiY/Q8tu4pNdbC585W9q5dZzv/8ny0pvTm6BUklOXuT3IbF0L4N
KaLAMftcHJFfYRQB8pBtReRYjNhiw7YqAeTR7uDk2Xs5Zk3+qfUYApSNgoy+Gi6hbYKp92CB3qWt
vqCVnF2ookKp7Ys2KTVG4+fT8z1FCju01utp43Wiv3mPnPKCA7HSPXrVeSWaHy4aAVkExt7yRyod
ws0daGRnRjh8jzU5Ct68TrwqlSgQqotIcLKml0n9qqV7JMIN8flQpSnF2yvAsHg6IzhGz8VgIvbx
/oVFq1lTmSYI2IQtaCt8KjuC+VjDKqKdSF1o9HJI+k8RhO1I9GxoBuN2KIkRZNqADwuDpq+6wLfG
zC1+QBr+2s9Qk5ctQAB3HpiBn5my70M6K4DewgdT3apLwA3DnYNQo3Df2w7IzAsOyetsgZLBoBIc
0wGJQjoP4pof4s8FviYjCNt5CBgQmnr0hK45zYWi0YbfvoRnTbVPGpqWvM3xVs8Yvr3rKa0c9BFs
hqtWbij3IUUjR6X2hPZ5FwTyitHpJITVNZOESaMu3TM79Wmuk24lHnL8klKc2dipOCIsVUjuHDjo
OGpGk89opXNKci5U8mWQOBat90wOoih/ey+3JLLsJLDa1xXPGiPyQZt/L/b3+9XWsoDFd9x0XMpK
iVYG66S2Fg6w/qxvTJLbGkoRUUXKkZUKc72JG/cU1oEUVfx8CIq/KVhzvZRd6M4ffWGeRH8857Eo
8bsHr/Qj/WqAQz7hDAOeOWO/gK4WzKOtNLf3ZO5bXAcpsxV2HjnPLOzibm8X/f2h+dg67Eh26Pbp
o4U981abrFpQYvfw2RE3fiXtn7YxbuDBRlpdbUuYaf6Hnzpjpn8lsqWn0eRhJa20ThdV0cab1UyC
acRqGn448q00eLs54SmYuX/nZZafirFqHK9dpWCy6BoNFUaNjYj5B+D1Ph9auY1C19yBFZSp9bve
SDLrwaBnpoe8oYcIgdnebmyMan19YpPLZ/ONuzEK2v8H3cbvokN8wf2bfUSJiX4Hk9jXyChOusf4
XxHvUugb6ktn3ORrlqd4ymIXpTZnjYPscnH5br5vRfxmhrJqVbHGT7NSPpnEkkEgYaPoqk6WvgtM
KSvxSgQo9tmH1pBBjWp/X/y+ggBXDdS5wpsIz3LPZTvtBgCJl0emr/P9bKlw+DgneMwIsvHQFvYn
yxwF96lTfs2uiMaL1huP+5qboID2aqWZTqkuCvLXkBowdLhmCeLharcBb8CceRY9TsyrTnDYtq4U
SVahtCWjF5Ne3Nx/BELTJBO00yJHzvdmBxWxnAmDg1cH4qUi4oHRS4HQAn5M1LomABhMI3HmRwy4
4Ctv6mP5jhhvFINK4NNfkWeeRjYiBgfcmqteM3S7XmVYJbW9PXuu+nx9JOXpUt9EACF0O40KVHp5
LE+F16ocHtrQcEdIg8Ec0vp+VT2vIEDNG6lv8pVi4BufVlUc5v1Yb2PcYEiaQYgVUdiW7lUn9Uq6
pS4/7me/sFSQmEppCE3cVq5BOZzMT9kxIkZqZQznh3l0aFnxOeXKNnyzpBJTrOsBQ9OMgGC+/xQJ
izHImPuG+lVp/UjPuN8usv4gQDDPfQ3AxQ9V/6EmkUzfpV5zIeCHVTmBOf2WS35Uuz3Uz6e0dyjt
FZYVArgbKcpyfrIl120NXh2X9oovfcsNKgtB0f+NHkhJo5L4KX9LA/zVjbVsygYcdurPEauu/LJY
1U57wwJ2MsyZ2iwERIUUimhDcHq6TyX+U6QQJGYjiYjM0pITE6VsmD5NuTPIn2QapL2IC+tGilIH
4qvUUX4rOXggCqZ+us1jAzYdrOiZxZ9YoZOYm/whWiQsxT8zG3rBTTRKIFlrkG1M6lm5n4sf1HzW
LXUTAgfvbjXeT9dscGiym62VRVM3I8/MiQlH9eglktFa+3cyAZNJf4G5TjaceukthcTictq+w29w
NCd4lX+xGUj5NxO0CTAFvsqLzWP3Arvq66kR5+OOxxjfCUGiDMuN46WX/4+9etztOwlsfli4K/8R
PUJShxQmapNnNi01tjEXfMDzNz742XC008CycAbVYLBZlhuTx8jqoQyuzQeJg9uIQLAd95jW2XPz
eknkaWxmBYId7tfWLRcu+v3D6oUJPkBmLvoQhbgl/Ao4Tx/L0s03PCu2NSfLJ/T9CYPQb9DB92FK
S8OJyNnvj/Y2lxM1opJJ2j+vV1gs3HjvG0qWXRkMyhbLpxZZl63ZxMkBttLbbq/cOJ1LILXW6WXl
9+doPAGHxZBLa322GZlvMFRZhD3f0sgMG/vMziLS+mGEWf42O2j4Wgl0kABPfhu5QJR2ujbHsMRe
ZVDZo7UlTJU9s4KO4ari82YCtAFHpyPHV1x/nZ0twiBVuSPHRBGnlFh2Yj4364SGqY5ffyAa1tEu
11a22BEqNvhaHnJt4MCffp+xcv+J+jwy+S7ksVfW/TvZYeEim7yXFm8c38sBDqFCO3LfNH9/Ek2w
/tSmYxw0WPliEMYbLjCcbzU/gbaQs8taNh3SVSN0go6cA94kfzZNSgsDg4zkNMVR2CR9rALJ2A/S
x3l3SZFOpDyTuzPhbo8fKQhHAAe7EyRGkmkIZ3+fAOwQcNXTYd3GYQr+J5A1z650XKgxeEw5h2gF
MT9V0pbKjFP0g9R0XUcqSq6FL6vzChlLtrhIYVuAOMwaQuhJ+28i98mtXbyG8zx8Dvu2XyP/I6KC
0lmOsKKhVYg2CwAQ9k4IM3z9tcYL2Mqd1ozAgoPBYQXiUS/T5jjsNdBuB5E+6Hd2BEZYXYdSHeAt
fzvmEjI9SViGrX8u9vB47ITgLs0Ly4VX+U0uiIN7WB+HSmJXXSD0NZcqPRqvbwi2jjgv6mVZwJH+
zNGs11PrSzztCBStFCwFtq8d1QIfqZqYABvmjlhGW/B285/GCeEBk2L/svfzIOmuw4dEjjr7u0+V
5rK7G15dOBJ7wMLxNytImOUqpvtgKNlHOow87MR/S8dxq9HBYfj/H4PjWrau67m54+oVTLkQ+mET
XchBC8eGkZRUQK6aGv0O9y2KFKluloyWomxAbbDnJux/vMZeailr5GShjnT5vo868zVjOXZ1A/td
R3lmenZiMfl8CDMsVFwNa7+iLWJWATQNyDmihWr7BJ4I47Q8m+lUUTHQzGqtppMMhG0Phayh0wND
L+d/XcmYtVYEON62HmxJE+3UV543FfESznPs2vc5YWY8ZX9MyPtoZeAcqSYb/uJJEQlaqKH0DiRk
U/4neYIsS/pMSGwGbb4o4KE0usyUrPLjiVy3aqnaJIwkl8cTiuKiaNBNtO6PK8yXSjS6uEnbryL0
QeL5fZ5qx8TC5brp6QEnmLZZA4XV7PPgS9xGNGTkoVvdInbl4qT+JCWna1hIuF2Aq8cdP+kb0yKD
1zD96S7ZbpMYJqHxxtG/WJ6Xinyg6YLb7CRK+bX7E1WsDQ/sC75e7hb8Q88VDHSsJ+su49d+6Yyz
Ei1I8taEmHNTUz45j+XPWnpJAxhzDxB592zc0oB1OMaOkKWa6D36jeZ//Q3LX/RKsj9vV/C3j16C
ULP4xoik2beDy3HB1r4UrYd6ABlVHnNWvRfoRus4599wqGUEMp7XV8jm2rwCAIRYmFtluK6s3zRl
7m8Gm927ComluOtxlxTm3NXnvxyxs9+r53u/zV7NesmfXUL4LhrWHBSFsjxUTvj6JzcUJxAZyqDY
XriXUg5OCR/+cIopzv5q9YJD+1AbI1XxWgIAUzRWZJ4CmRTCNF93TzLAk2K0mMbTQeQP9zqauAaV
cx2IN6ZZRnX3Tg11A17c7VcF1Y7cxVOAa8YpJ61XU0uL6/JqzAwzX9l0V4HZXRqrY12+rbGtYxQZ
WixEoTYPqb2nE2kiHuxD4AhubdPkbJi0mQXyyA6U0Xnl/f8RLlRoRoIWjNtK7+pFnMGmTZoln6xN
v8V94wKRIUHJe4BztmQBxyJ/a5KpwfIry+Tl1T+V4Dfrp0vKYpSqovW/Iny3lRTZXDoTNJbauOSD
sKGGgUexBSuXmAmztIURX9tz9ByJb9LxCNvcJ3kXh5kqbccCoZ3gzucJgLJIEebh+6IG4ISG5XOV
3lnFgR/jDPkwkiG0qCgPPGt6bcR8TAXPPrqqHrLUcMTo2fGu0fxEc1bRqUObBEz6tVC+nbZ/ee+e
mIsSrUtdRinnsAO1d7NwI1XbQdSE6ETF1vA5+Q5MC/e1uX8n2NKGcJp6jLyADTJ5GhcHP9hj2Ahf
qBwE6Im8BA32earwa3bWoF1wyYTl04FkhuQEAp5iMo46K+DJeJNBBRS/FwOSOlpL84iEKagGeROj
cueY4jhbk+2nDOhMcNMo2Cclo3uYUy+Y6/+hqtT1/KBQPHhQotaOZ8giCiZE5NWZEr6wtTOSWfCU
QbZDyM7ojvZ/MnyLY840yWMHPPleH+zXGv2QU7gtU9rQpIHgNQgMLqzJOvf1At5xqaZB2M8ztjWY
pcpj3GfG5cwf4czvETVz6JkUP7HskMnD//0d5EKYRRhoJ0BMlKtzNsMQntNeEGbzI0Kllpl6X+gt
1ICevvGbbPesMrburp3eQzrNfBBZT5d3LgRfR/q0Jn3YAhPr/QrtwkEGB2OXziZpzQiJvhG7z/v/
1ZzIbR4MJN5Vu6e88bYOh9KrItXvUElvIHy2IR9iMwfwVqWgikF1HqxZM8jfOVB8jcPwhGZg7at6
4Qe5xfRf84q1qgWu0T4tJVe1qHA2IUZypOKdZAKd8aDzKV4wWZThIUHz3uNSCye4svAZEBwkKCsO
loPh9uYPy/QylAIvTnBh/owlyZxkBFnYyJyKraPT5FfW1UvbdKwKi002kTgzm6jC54CSxvfU7opT
glv/JcGug6Ovf4QoBSM63TIng/aPI0BEoqxX1vejpd/5JF5b4NUFFYoQ2/7Vsj7q6DJtm45ArvA8
o/mBVKMp/DSCzU7M6SEWqscQoOa9937fY6CTRbXd8QMVaNDHYHBRL2tjECKaO75RtKNiO4kPkyaq
jL8+xJaERoTnPJx+KYaaWYIQiOTlqQvESSe9WQaDCWJcgg+SpNBlgqqevOIgCAB4Gpe+VcP0C2oQ
VmdzvDMbsAvYmidLQzqXowAXSkIvmKPQFYUUVxceUQc1hCMAtN1kLGivEoxbOg9arnUxdQIpN3TY
1lT1T3mSgfydrbKsyfD2FP3sQFoHseICxjQPHn3om81F2AVDar07/nkK+hI907MalqHrb6SI2f9w
kqTZLgS6LnWw4MW189/jKeKu+zf3yd5FUFzhK+eDSfQdknPV5On/8i37uB40lG0L6/lGr/3inhkq
dAg8ATbb7V3Yqpt/4SSeMaGiavdOy1gIdUDOAd8hF/RJMcx0vE3uiq3N5nIkO1Xg0rLcx1dLW03R
COADp/zpuj7A+29Gmtuet7/nYb5HUAQnwVRCOQre1kjC0yIDzOi0tA43afEJZQeSrTdDxNxgDID3
N3Vg902OPb3CQrn3TjeOJFMGiJzLSxCHBb4X1TwJUNRT+UZAPzjjdAVBiDvmvM2uVaV3ohXjIIvD
IGFiPWS0LJcytwJiM+lXxk9FdDlzGDsuyHQj8c/4eDXNwAOHR2Hsefe7O6YipEt9U6LFZfS41wrB
4KKwQspY3lpWHVYp7IHpe563xmkBXUDDADUnUPnoAygzdH7xFWG6HMLXnir5rTLPwp2Tyji3eWMQ
tLEU7ggzUS0o1OvU2iLTO+BpC8e/mbzdSl/IxsRVKmsbCbsybW2VehdN9kmmZCC4dMv1oFijx2o0
PfFIcEjen0fJ7HHwoY//JFeAiZb7dzW9sgyjN2xo3iYwQ3OD4yZYfRGX/4r1SNx91v0/OxiSEIXv
Nb93VCuDV/+CCzldiXds0aMEzCwvAOkVVwQMvwq97xWfAAsxPr1WeXl6uwCXThfwjaCMq4OXpHD8
DdBU4gXDgsblz1ds0FiGbopstTEkeg8o5xxYyt324fKEZHApLn+jydSWa1lSKTiCBc9ad4j8Ks+1
PEeqqwa4CThE1OslmYu6/Y22M09QBvkakD7YB20MrOwpF3BPkyNi43pQriEViJ0fne5ahJn+88T1
CBPu/1kXVhaktv5GwxDgyZO5O+Y7Nebz9xO+nGwEgqhT8mtcguHkWkIIMaKqd2Qo33Sf7PgmxS53
wg/X8ni6NhHwez6BO1BWj7Su1RdUy0wDC3MAt9jSQE4qfPqa7ZoO8iPc//yDIUedii16M7nsm2VZ
K7rJvIjcvIMkpdTfuqIiY1PwpXWYa0vPSNKmU2nGTTRuZqW/GhBO7JLy4QKdWZbB0set9Zkl4tY6
Sb3Y20iUkK/fAX0RqNUBOTjgy8nhn73lFNfGaj1g1V3CNYTu0BLkrMV1/TfYiTSWzMRfG7C5CaFW
z1DaBGudZ7TvFPB4IRMZQS/QBkTwQH7tMYxIhT9al/pk+mSFcxLrVxqZoyV+oYQXF3T67jI6dEYl
9RQQZZsXxrjUYWRdlRZSLHBrhP6krATDuv6Zuwg0BescUj1bL5MmzZkynwNlXYjXroWN1FP11Lof
Qog+rycZcQYY8nLF3O8XBG0pIXCzhO6MjTk3BcHa+4FDIaJgZAPmVC2hfwWaBwi8k/vnpwxZp6KS
0rprko9Yxj8ptssoZHmC+x1KQBPEKxjXZ2f+GsBJEjjgNZHDHw8ntw9xbj5oZzwhmBYL6a2Xtm+C
Zc1UcKJrtpJ3+2g4lE52yTHVjGRNLfAuRJlu3AOdbxkjImic7ITtxvhi/rZS0A+gjIRyJIeRdZOW
8qz/zhvqBNENKRLaDtacpArFKTeHHHQjfJo+OpVzY3HsDLR6M2Rhy8jMRIxtslyLFqOKdaFvnT5A
qhlALxgBqrzjk5pKHW3tMIHdmJ+HxD3aIWBxbgdsPavNb9B+fKoWqZfy8aKrZ3craqEx+VrwQSjf
9abXGAakDJKw5kUyZECNTD0wGWziScdKYOulMhR6+x/C6OAIR8ILR0wxaaDupoqfTUDPIgohpjUm
9BJbN8Ezg7Zfwm5OV+u0URqadeYhTsX4uGQOTm/y5E4nLEnipPFRaJS+QBKWJ9MC1lklRHazjvdv
HYrpl1ls7qg+xpIAQuHK6yDRBTdcqu9ApK9FXB8UDFV5x6yIp1rBO30wiiFP0GrFzwVuoIgSQ4vv
enERq/dSTuDpEMcSsURgylpAjXe6mb5T607b0DLCc+PZMGqle9cAETuKXVfN4wF4JwGH9iDPghqK
euP+TqMf1vAT5i1bfNpqlHFiqOlj9t5sYm+ORCVCDPe9uRBQkYsCd8MFjv8MzFQRvYFc56BC3qP8
Rh5lt22fY2zjiAxUM6K8DevDgDGlKJJnIX9mwaKCzg/3LN7Yrjzg1LFdRFhvdZNN1pbn8d0UFDsN
UmNeD1WY+OuPeCmVq6V38YbbaYXOlZy/vLjKddcFObi8g6+hz5ofCP48BvqFbi+pxptL8EZqu+lO
6zjvOr9yBeMqT70Tr6pdyBegeSJIPoMbBK/GB6FqWVuuYemcGnDDIP2VHJFsjYtNiYm58AKtxFrr
WEcXdFs1iBQc4wxRnwvWB9GmfKffxup0JCHjpdkKIIgNSwCIhyqgthZR0cioU3OzPi63PfBJi1FW
nMTkmtse8xhzX90RlayrxkonrNq70do8yc81bXLABY4bMiGNouCVpt9KPeYoJRw8tztznawEQ1wU
6x/tJ+97BsUHSOlvVtyjrr2zToNlIzx/sRYeyHT53eZFt9WwHTJI5SgRFzSC158DN+0BihDbaGMS
wJM/i2m2NXOErzjrL9xa5nFtgTwX5Cmajo+Rglxolvp0Isise2IVd/0ppgF9OrJFGM2Jwj9umyyn
pyvcYHg5GQmaInKBr+i8mPOKgPDaVQ7vTImpMIVDl+mrJM2VFB0FkxpjTaDrxyApOA2yk5TBZ69z
rmebyFX5DgeYFKkUgsAGnLVBKXiS9+MPFhJ1fvRSTvMCDP69EtALw9qy284TKJnz9nHkoGT/aMfW
PEFKl11X6je3eEN3NikDQMpl2pZYYvEyfVaZ4HM/V++2WRDS2PhMcglrZLeLDplVGTN3o9UnmL0n
fwJL/sR7/2LKr/LrYojFDXIwJSPiG/bIqj3PgZ5A3kFeIgJ31oGeXFHMEigSS4r3ECSwI2uuWaiW
pVOQKZnO/DlLyHGyMcuLypYynXEnrv4UHhIQeJWCMiR+VT/u85cWzLyNS+9pDXoiDW52zMdEy5fB
zDHwkwGCa5KsUrlf9BZUz2mqT/j6+9pcdvY2Tbja5NWZXzmr/Msrx8+5pMmEDNiB7SYvIA6aUzvS
mfumyIYrlXdA8k1dTm0PNLwrY/iXXHeg5hKe4pnc+/PRfyV7rT3F6C88O0R3tU5Yjp2Gp8Gm+XiA
LEUfsgr9XvPrlceM5VTa/CtKV8rFSMHR/E2dowkdXfdUh9veKIFLCMhTQJqDgAh5wFvAt/BMWQhk
Wk2dM3MAgtvbLK6k7HssPQa4IQ0/svXaOMI6A+X78YvpbJtAIH/nwf3mms6QxZu6mIezRAoW8OvQ
xpsogFPvvqvdinNp65ZOe3dBwYEPXek1ukRmS6RUp8Ut9Kr7/bjd5a2993nDGSYBSYeV4eHsTjNG
WsCnfLBmYnABPPDJU4OzGuXKANJ3cx1ARlrp7dxSme6NZccepl03ffd/qoln34HwwMjORshoZPLX
2qbplYF8761rBW1bJObHb3iRZVpsV0XAPVGjmKe6vomfoz54HmkLgspR0kSNMW9+1O9M49awvqNO
84giD9xztPG78mjMxUORWwFYmm2fsF0YRgCVtXeaPbSm8Tqu65JyqBH3FaCREpZBVOlBJZpesiYr
B/xZohq9PqVhL+FL3hvEX1aUaA9quNhrSKOjHLfnk3TBO5ZyUJjGsBy7ggzT8Spq50hmEMm9tleJ
tJ7sjnNn4tPlQI3qcR5/hOaMkmzYzPrDRtG1ImASfna5EAod30/E0ZY+NFonTayv4ILEPSoMYZwl
BFiih8GI8rfmvzysxfgREI1pn8pcwFtBj6P/NFYLmxP1rDa896j0eFcSN5VlVZ769Jy/NY8DCMoF
KET7WZFR5WZCrpE1iElV0DscKHdcg9Xy31vTtTZ4IEAEQsSBxCklzoCLPMT9Q6r3hs6HRuYIhpZE
S0HMEU7ewP1Yj0/+ijH/X/azA/eGXLnYeOtMKWlN2+Po3HbWMjCVuuS+O00jTqY0i4mqAIOIx9wI
gZvZ8XpVZBz2pFT9374iexBO5g9jjeNorUnEbJlW0HvTsuVRKKOi92Wo+7AfZlbxKb7DYHDw2DXC
NwQf/heumUN2i26ulSdWkZdF5o7johNWCsxTjidZ/IkGhOLUrAWqP1WzI4BeVbQ1LLoP21Mzk/gR
1npKUkEft/f/3WAhiPbkSHvB4aGXFTNjYUVq/2tVOPBqFMY+phqgM01U8tU6mMtkt8Wqepajedqh
yfvBOeEjDIp91gwQgJN8zJAVt/XyBoIDoVl5epCVOePlKnsoMBwMSrpQUa1CjCQw5aE0ksj63rL3
CkeUtwM7IURFEf1f1litZUtqZ2mCgin/i66Aym3AEUVEwYtOKkxT7GGmIBALyjRJYkiHvqpG57pb
RyWF+MZcutu3xMGFZHTlddkjdN5M0hz/AJw1aTCpRSDAkhbX0dFtIEbdSkfWzqZLMDUgUcvABRtI
QRL7gpdOpRElHbzjJR0b6yKRaa+k6eW7pXdJBg0NBNJ9B97Qxy8CpAZ42ZV5Ynbq8oZcODp0b5ol
R3c1Gv5s8QQYh9mf39h8lAJNN3iyxbPGlP9TDDezRkCmyRyEBZgJgc0vWDYrMBIXzoKKph0BhxDb
RwotvWPVIkbaKHCscx9nypal+gVpmmi67Y/vmfsSxoL4CbA3xCK3iB/auRsaANF/IxZMSK6mTaul
wZIDDxGp5l18q9fn/BiSAqLj6UBDUp/DNfaRGPtpVsXySiuxvapzhxozkw98LzGRtagINPZM4LBD
QdxKPJW2UWMnInattp/3+aOwS+sTf+cqaUzaP6u1uzAYVy3/2mG+6Hp48muHcFCqDSCI7nvjEKmr
ZCgY0pr45++BZOKsG5dDZU9YJ3ZU61Z3dVxe26vVPRbIDFXZSQSzqPPITIefhj2+MxwcYKhRv6Ad
00y3QGAtWy55wDOMCLcDPjdULAKMX0CzCsVetL/ZY/5kAIfN5nMcTjIhYgpmdpgQzU161aLK3dQU
Ii9H0mBSBmrIoXLwflUCI0fBTL50KkWEAU1GEBCKIJO9XQ4viRfY3/d2eeot7QqxrmIborOBDzsK
6jtg3VBqZ7QTD9CbnUNn4n0w/0Mfcc2QlvXrdS7elyuDiFK2CepHvO+Pd5wL9sEvqxarwyjnMy2U
5oSrXpfnMbj0eXrhu2lEvwwXF8rTHMR7tqqldb1nBNgk9tfvY0iPJ1JdV66LsVVcJOoQdUt3NcA+
CsaZHCJ2XWHkWCB6/En/cZrh+I4av+sKOITLrXECySDHMUwllMhoXdsdnfmG29gPu9Ad1K/abMoG
Yo9eZDhiSFbRo4Ss6aGEOHGwlAcKAf/RU2U/S/6xxoR8uuEAVPfh8PjH7f1bZ54dlDGKsRwEKw9c
dlvxYQevy7Esb+GumB7AejK3Hf2iFiUr/xrQy31UD+Skmq95cfUSQqVSxbzWmjSmY1lCPjtn7R8G
uJgbuHoG12waE3Fx5OsOiOeeLtWz9Fe9YomBnmdxVBxT796I0vbBfx64xxZSDOsWh7XSMvCLH3XS
BpziWqgug5zSXt0yK9KLQUMG/CqYg1XwueyVxnLPR4rJBM6uWnFaluxQyu6XhQ2JCDh2S6sO4TKJ
B3gNN4hKfh1hCK3X+bsGc+qUDfwDfiPzeJF/If2d+2UTyb4VSMCgXqcO/mahwowaNkxDYl5RAs5I
4lWHxrBn7DpJo6NMLju0RlcIniRK0mNd3YYtoj4H281kSvBgTBgMHIuwF9XLwXSy+ZmLZH5qqkpv
zRMhYjrtf0NQGXxmGzc+Amzjecpbh9sjlF9Jmnft4H2dhH49tzUARB+qXGExhv2u+3usR/aE/L1D
RN0jhUSL5+k4WZdou+2nYYum8Gm2B7BTbD/VJP1H2ylQfObnc7G+1ObCZdzdnz223efABus4WJPq
FlClqMrbLcn62Q8cpmgBM5ElwKosmYIMat176VumhUZvES8tOpSOOYK7lHMlKOe4nwQW3O0JmjFV
LyU4nhkY22KGW+Pc2Rjf/IEa9Rg3YDSGksSaVk9FAif5NVtYVHeuPUP9kcgdKCRtR95q4SME8ePS
6Eo6SWOnRWvYVtjDdQYigQNMlvHXiFS7atNQiAPPWcXtQst5+7YXngWBul1t0uUg/pYYDQl+zumu
/CvxZ0rxF44PxqBwxq82DOE1RjbQEdElLJEtwbCX8UudodGcLJ6fVQFAFP+IKl9TBa3hJqsqjqw/
fmXmXFmR4Azd9k5DZ4l0PTnhTiGecQfSi8MLETXP3WAUjPnDeQNKwwy8RCTzu5oFyGtAD3kFfTC5
NxvohpfNnZqsYiQsblR4D9daG1Lse02+2Kc7BRkjWE7XW3C8tI7e01NU+VErue9ym/EKarFJksg8
H/VHbe4l7zTuJsVHJAoUVQI1ZqzrObYslG+QPBXsHJvmBEl1HrTCHSr0IqlqoSv09pb7Y2A4edoq
Gh586BdQxvLTKDLxuyZZAE/YiP+36m+05zYhqea9p6qgb+K9LLVP3qLEH0fseLgxyDMXonNSDrPN
2y8XboLabyPQ/smQwx2IhwLd7LBQ0ces420+Nr4V212p0FhsSgnx0eOiMnA7/PAQmz2qwkdIxf6n
bVoJh7Hf6yTRZVYMPDqYXx7bMejF4e9k2w8z8q3AdRWiSR+NWRonFNg6/DkrQ+N7B6ZNzIkgTBR2
I1Y0Pg9Sfh89DcoPMhrOLwglr7xxOme3QpQQQqLXdcU4ZgSxaaefCQ/tfsCGv6z8sHC9bBNU+HY+
A/KRGDCfG40gUXHbI3bF7zIiNIJCqz7gDZPxBNcu6yfpUnUVQthXfC83G5jp6gzuuGqqWxNE610T
1h31W5Ug3KON8XpnlRQnNFZdtIA3hfWQyVROVT87zyRuRixdBVR+sFwwldDin/lBDZpN5sK9fMGV
8xy9TX14GIaM61GEh2IbAvo7mwpNlkpijnnE/jmRl6OigbxWvacLvCKlTIhIgwWZqz9VNuxtQz9c
vbX4v9lL1CuCtiuVlrFJeEqiNQyoh97QoQj53W3qfqKl/K3NIota+/90o5ct0OmddJO0zGWsFGSC
lcVeP3xvFXnGahEG76HePkj8XmMJcx7PxPGvd32udEHPnvGKJpQIX/ieeC7YctkGBttxsSHmY5Vc
ZyolOxuESOmXcHfxkgwhGLLfI8bV0jCcjyqHK4qw2AmHXjeByEVdLafnl1sKBgt+ls1hpIp23n97
/3Sqwa/pKtOuM+SEwaXENNKcEpCpQqLpmsywdPOuwWN+6TLCUAQTFxuB2MoYAQ5L1aa0yWtIJcWS
n2bZOKU704AA407glIAXXW96+QAJlp4CWMyAnZzdrPslzPwGw87UzWaqvLO7QUFEvF4aG4nhKEXq
UVbU9siqp3eVFWiVJ/7B16wqaye/pFQmnkLjSkX1cr/gSEG76tfKHcl5AFB7jcbulUKJhDArWINb
HI09UZF0ccmy/4Zqcbr3mo4kUheguI8BvGuYCrsK5ryrh/MlaOpLAs9VNOC/PTQUyqHCSXee06Kt
g9WHpk/eox7/YI4E2riZ+XUchndkJWjvgH1ziAkY+ODt6xV5Z9d7i4sX8T7C9YpAa9IZC473JYyQ
KluifZj3G7tIUJH+HNRMtpUHQtpT6PcHvrMuYFQuTcJIy8w72hKhZkZyo06ZpmGT2OWN2uaGtU2f
kT6muRiE8yqXoR8c392neSt0EQWXFv3NhKaQUFAKNoNLrFDMElTCXhrIxIy2EFXwE8ennpbXA/2l
cYedEaJ3qxIgsZPsi2a1ttxiTrqYFtYKkVYiKsLK8wXoWYTfuaLtxHYDaqw4B2l1snZmeVp5ygHE
7IwlQK+anJbxuv8Vtz/Nb5wTCBkUGKwYuRrZi4SCgNx5x+fUX6sQdrZcw3DjyNrXq4VlJuWOc0Bw
AEyDmWR89yvOKJlh7Tz6sqMI7FLNVUuD4lPd1kgTnk/I1QUucB6GVdjWUPnC8gLzEeHUyiklKPeZ
IsW5GxtC2j/+IPjUeedC5HO3K0ICs1GbULzQB+L1sh1Y00BGVar5Tz17E0efUVOzm9QDCD6k6cjk
zApPoWZcIvGghKk4Q8cVRHRZoC/hG7Pciqc3q9KDOhVyYMZu9heo5FIviTGx3DINsG+m9DqREGCz
F7NXKwIxzr6RniFIgsyJd3bhBy1/ZmKgUCcAnIB/+ipjvZ0FhKyB7yyKUnfhDsdk9oRpFDcYWP0a
SHP7FNkPbwebaZWGP6r9BA429u6CG5R5XLLiHR2dFH/ch2lXas/7FnMaGLbmli0QejWqK6jPqZhr
JWwyV97fKaAsnIECbaAWFZnKp8pnGGeUf6ximjPeA961tAybFFDgipBDBKUlqo7EmwqvlAmbAp09
NLUZEf84a0Oafsxowm1pA02ZpkAzHUJuOVihAJ0YqEc/8gcRPKAXl7Ny1xmG9RNyLYOT/nk4sCXE
9cnyc2lUsO7+AqSxEB+1EOW0/d4+4Fe8WnTN8akCcEco4Nu2tVUApPtIoCL6jdPozCVohWJIhBjI
dMdlcjBxD5cD20gAHgswoEWWQ8reOfB9ZixotecqF+l0bPbOBpQLUa73+sd7hAmY8RSbR0pfZmRP
ybGNVbjit2Nfne86g636RSCYJaBjOQoAraOWJExyEWPlpa2EnP3ZHk4OHf1hkYg3KSqatx++0iXW
4Ono8WlPodiN4L9pHhcMo7e+IA5R1hfrAsLA0KOcxfVJCXaC73uOHIw9Kt7FQebVgxFyi0Ki/w2H
tg4F1OlgLzpOY4weEkzWhBepaxySWVOneoz6kU0k88GlEiQsuvy+40ropGgrBuJAU1mPDiRVmj3U
919ppY+7h3vdzxLKNTmA6l4eE70usujzfVsMk5diZrAd2Ff0cDqaslCYm+MEAAqzeF3PxezmH4cX
KxCrx7fgpa5dbw2vt2UryUbSwbUiMi6Wfbed8EGWOs23Bsm7S02/BbsxPrZPzwuXpwqmP2slwXud
QdLFwiFr7OZu1/8ND3RAru0YqwWOi9Ke7rbrJy6z07DahgRFJM5KbllG95hkYEazgSNF1HysWHQJ
yb5H6X0pnMjnlc4VDOaER9HOdxD3cUgDuSiVkIphVAE5fEiSas5f63pWNjIU58PRcdz6pOy0NqtH
FOn4mGxigYhGeU7Qtc69BJZbu+Uw77jlJ9ezfgEQXeMOj34RHrhf6bkdTjdyXSRr0UoM/anGlGtc
EBSVvdYYZmvafCVxxXdodPVH0uJCHY3Ycg8lw5qBivM9RW2MI34q60geZng1JKK7Bux0kzdfqJjg
R0qu3/ibwhV2yKqkPpC2nCCsZd3OfV4M7sb2/twvm3GI+G+rgeAGRqTxpZSlP+kUOp7UxOLW2Upu
SBkHYCYv1RLxg+guv2JNE+GSmTrj4dTeBU5S4IAnA8T3GhnP6LLfTtNzgHihaB+mKMWlpDYmAa90
LjCwZyJy9x3bgIAdJC+T6amuojaHTuVbncUHVTqdhEvfdNI1kBepDjuWv2fH5OcARAx2IvQTuAaz
tPfS9DUqdTak0LRKGsEA6/+kkfKoCChce9I2janrA4NSOydj8FMOW/3RDM011IXd1hDLIhuvHexC
Y65yIbVYDqeRhCi2IzFpv0V1Lc0usKYbS8pRKaK7sGA34Ozcwxh3+WLW5I9ZxPJUHx7shCDDzY7h
7yUtgLJV9W6nBaDCLML7kkPASzaD9ix5ujGalDdaysv+QS9e11HQhJ0LTNX+qttCskkfTZSDs05B
Hf3IwduPRiextL7G+nM8LtMsikeKUjuuvX87HbydaZu/ROFYIm1We3f2k44tUd1vDVAKuw/uaW78
okxrWFBmLW9DfrgdFkxEM3y15jKzTSLCiQ0gdNT1clxkna4EhqX7kaZxFd8Wj6pjvrbZ+qo+617V
/41rlMLZ5/esCI2M2m1tegtPsHk0N4N7McODv7wRJP2dHf/hlaO11ccq5oGP528x1KoMt8FSz/WY
RES1H2YpIc8wdgPx0Yk923rN/6CQfniV3szQnJoUnwYBOko+F/SyoYgxNXof8VQzFoY5IHDzb6z2
4aFiez5paPTAdwt3k5JHT5aJELEU6+nQTwJjYmwUhLsEb9zUJn7+777QdMibrsV3a5dcRm84RrNS
xWXwWYwBwzw8DunuI580+CCHT3vSgtSwl86TAS0CzMydf+f2FfB6aajrhSYkof8/eZVFu+7vLcgn
DzPjOI2Houat77kszup6jWCXuatAuzWZsf5aBWSWI/vf6NDJZoUjNAmdygteubBCIcOHCu4Kf0mL
aOTOCYu0EZORgUyyCi2oFwX2jBLNJ8fjcjgk0RnhSGuGJb/EaWE/DfJ8aaG80pXhpWeUkW4lK6lp
emxYdjyWeTV2zmul5+IfRlq81vF7n0+uGq0cWmw4cRO/MuLt3+HM2La1eP5p4IBcitTPtxrK4pdy
S051FlIIhaUr2aFRjzTtodcHR7/Jkc85mOuOFkYd6RicKG/sMsAoq2Hgt/vrd5m8MYl8zbfmapoy
uziMKPL1hD4bsVRqD3eW1PgKOBFD438wtLy8p/+JiCHUtet0uC1dWAHVVdCHGrW+sEsbIBZfEMVQ
dGQUQoSIJaFeAHGMue6kLnR8RYgd5YUYiJ64qsd3/TnaHkNytgGV/FnHKz7KS23gK1q3yno1xn8J
G+41++BqKaOJoOTso/VeMqAGO9fBIsODWNTp54/dIRmZWbz3oEYGlLtbwnFoENUCVM66tv78jXMY
uUc2LKmqlvN219k+EEgMC64QLe+gPe5HK9WD9MLsPeqiuUIWb1DPUTujiWME6pn04YOjaZwjGLdR
H6y7g08iSXptyMMo5BASGc7waKOQrGGeHD9/2GbxCdb7M8UbCZlNyuW/xwAVqyX7qMQybWxVyBV5
cKuVLkI1ChyvJDr42clJy+dyFnjHD/HTW3tVFlSj0sGY+XkI0i+nq544VNtu3KPrTusUVRG0owcP
zKj3CUs39wPwRjHpy+E0ruKSPVFYYH9+/jmut17E0mh3HPf+60ACtstfBuroyAJz0GSQ2BWUdoSj
xjKQb4lkedG8gbhflpWwAK/oqBx+vRa5EFRDvKB9EXICMgLJEnePqw5C101qxQgKrALSWYIh0soA
dwpytFEiL8/i9C/Y65pWlW/kf74htoPRiIYl41GQje3SUtSeJ7WflBOfIjE0yHDZz3mZxbyAjwR2
5UxmAYZO83Mr2ph8Dv3EVOKOUKCdT61jC+pNel9RUGVCafQP1Mpa2iQe3os2lA3M9RkIvBCgp5LB
FdBSy/dbZQf2EG8YaKAZNm/CxVcSunMqaCddm+K7O0DvDqYbahM26OhBGpZtpAigoQlYBwNHHSYG
JBl25sPBOfXedNZwdGrdsaxsdFa+FxEGz+HM446fjmHWRlO8mla9nwJXNNlV/HphxORnRXLf6CFm
ijKDLF9NaVWVWE/myzLgeQQ83WDufYkC/cSg1CXpjCqtcMeBmZmBiLzP54+W7CyUyPhiYkRlymk7
vh4cuwJ8R1WQk2gW5pYf6NEJUVnEH5zq2DuDCFQChxyIazjtfGQsDWzaC0DtLhGR0+xgv++6Dm6t
gEatZzwG7IiHq3dC/QgDWOL+qe4MkVWLfjuzkz6W9mgkiuTeNWnBw0+/Gk2Ls5zJMD67iEMgN9Sv
Yeu6OwalJ88u0LukFWuHFDIXt8c34G8tIHr6QlkI9KseTWnD+0Et1pZJMy26rorYayUfBZIngSGs
rgZ9hWE7HYSdc7FAavNMZzTGNE+0NRW+w/LPrQtNmGMlx2geLtkI9HEf562iJe/qostnIFwP3gKD
uTATJoyl+14ywoSE5n8VlAeLRpgsgIlg6Zi/HaBIqK49g+HY7mNCnkRxN7a1p+L0bix1RRPiaCmL
rEnl1cVTJoNLNPLN9+HXUWXRAnHvDrAh+Z+5q3Owm7YBurfXCJTEYb8IOD/cqSf3nUg8KRouGf/T
ugyL5YVya0eqAF+gq2OKsqEogGTyYiUmX3KzOrtFOuCwREnk4u7DduxiUmpOEjGqZmPIeKcLp5Uc
CWldc7KNeXgq19JWAW58qs6U4Tpzz1Ngid+CpXCyeWg7vTwop2GNHw3dnE3AWsc/sV2xb0TI3hIB
ty1seGWpzjamjzoe1op4EKkojj1daRlmfUT2lY+kzzaVzYLolurIo6BYpo7zaX/m1UHX+mWvHQOK
Hy/sXR0AyGjlU1TyRTHER/SDAjWA7CLBGMR6GXg2YxYrQNwbsrEf+RL8BHslKkMIy/qGjW3Cjse4
LXIN8hjzQLb1SQyYVRy6fQXCUfWMLuKzqz9w0ZrEJtvYm/Qjoh9sQWhP4q7+J30EBD0goAusmKuF
eM2ZuxLz0qbkzlXxOaQYmCUfI+QC6pZfUJVnbkjMrgLmm6tQ93aBgM3OxhySP1NEOI5g0WQfPqg1
VuaFJEdcSS6zWKefzKr4w74JrqGf5w8fM+C+2tosfXP29sk3tQNd/cEDZmmLGuOL9v8MXhhnW7Zj
cxfnD+vSlTMcOUyBkq2ZuT/0co4ixd8D0MlnDA6CdW3NeeFfincJbsl21+D9oqm2ULKFlJrBNsZj
bcBVSWQuKKUlVKNZxhIjYa+EULCFVHCHNnzK2oNZV+zxCI9/HX/IHImEO+yzN5rcuYFYzrvPjDsy
osaLV9RbTYj6GbbWtcRh8hw/mWIPbRtZ+0hnfpYoapkduTzTypKjsvwQSzHHlYjkZjCTyfKhuzOm
SM7961nNJQErqwxqquZPfpBx+zarrq3HdpHuR9GfkwrhCswtbvl45faDKLZtTIVpJFWmmhff/auW
PXGNIqnfcs6M8dGicbR2bQosi9dVjSXTjhfGIcEMTEdpVDvltGTPRFtUGJzvT/9cs9aB930fss2s
thiIY1/hD25QBSHcM9ceprEaqStxxkebSYZvT4LGHMGKArXCtB1w7aqMPsYSO66mgi62SbtTBHyv
/xM+urw6Y6b+OSNdEx41f8GZCLbneb9PPZpR0/kOL3DE8atuTQz8jSxrIF0vZM4tRbRBp92lTTPd
tbIAo44kq6wMxiWM5etThWDaYccGWdHPlDdZlyhBTq5KAGpEoXquhhQyxTKfg2xDK7ZnwARntpTB
zeqK3SzVSjxp2ztTF6lgH/IRIN2kvExLs0nCKmei5fKciNSI83fUHWv6CTM63MOE4a5H1vKMJc1J
IRuUfeJiflaZJCKf4wvVBpby5O5FlVn2SoV30Ed3i7jngydudp13OmFBwt32Xh3VDfKRusXKAH2A
QgxfmK+hN/QfiiglWiyaz48qm5QR7hnIyQI8clLfXasvNBfPMR33jgIDxqjxs2Eyz1L7ijRMhCwG
ZwiKk8k6HEUYOatbbwxurWwmvTYBgMPIF/ieX2JkmejrkCrsXCworyBuSu3741Nc/d4MdL/CsLfR
uPLRC0Qj9cLzh9VEuQuSDYm1GigC8z5CwZFPuZNMij04XwzSlnurltRO+5fFWySpwdJq+y5oRRs3
8W2tNFmOzQCBJkocyyZffMAb3ier7AHf3M9vKF+jeF3SWscc9yXpRaj31fQVbbB+STgn0/E2Bih4
b0P+I9PzrOwmgy7dhvBpBp2axpYv+lDNofAuLNc1TD/L7mfAr0HUhxQEHFicPXA2pa4OM+muLHEk
kCv6lEU1XEN4l8tmBpXMG+AgM62QZhQFQkrq1+C6N9gNZVltlIDZISUf6IwfnE9TOj5wIOOYayrx
FEFvtKqaHxzYFaBnSn3GE4gh9SZmnqPFvWsRiORjcWefar40CbwOY9+w80pNUUMHMW1YCUTgnfZm
qWcF5TcXoQEpLrtLTvgogTzJ2jP+XHvV5ZnTOTwg8ZqpY7YhT7+yxr+15lGKC9CuXfvMvbh0lQ/b
DnPQ8R+HxYU6b/udmkFBCbfxNHONB8TnJZ8GcUaAIjlTAJAactckgxv8gOYUxDRwsULjMKeQUX5n
/v5hz7V/9FhKi2EsHKf3AyE/SWWnUJEIF0cybB9BnVX/RTz1ToXrSc4ZkjDkKFrC7hGrF/sq124R
JuqfGlgdZ3wRNEvVZp40mNFuSPcjAUNvo3jkINJCYyIxzbJh80X5SsW1jubLht5khqAMS9BHBud0
3JXB4tNaNl/hQK++oH/UU+ea9S0sLgfKE3H0piBqhEJT6OsruH7ICDr3ukwEO19lG22fmvbU74Up
P8rizUmp/4ueA4ozMAcgrJXslvk0sMztFQiy4JBtw5tiyAGVkYYXhQrVX0ld7WZDUODrcQykkg1S
Ri5Nyy7ZZtnKCcBS12Eqc3toJ4pFzD0vTsPzxS0VCTs+EKxZX6fFzXq/55vBkDR1LMUmR7NSLMcm
C7cT8Dat/PzIn8vWLx3jMFZPgmC0GiSYhQTuUe6Afwr+d3bwuxDimI3txv6LsddiLmqpLyaFf0Pm
GzuDW06sn6yp/VvpBnCyEBsq2DbpAug+11iSaDrHBjA+AcCPbb3FFncNVNcAl8Y0AigYeQAOMOsG
yzmwTldRIHAJhIU5TIJKR/NIP6cYi5ddTTsZ3G9ifgVYao638fu/VkfzMbYwSvwGYll5UYobBMEU
4Mmu38tkaoX4KS6Eak+2AQsLPpYYcbyQfZZzTH7g24mDb8AZxso6F0199Wuz5AVReMYtVJ3W+ye2
dPsfH3Pzd8/8jHZTKrzwcWisQDGoDg9vqEWX4dNmijTSam7aVm3vFfJJH66in5VBCQfO76Mnhpgv
NBHIiwdn7bKd0KqKBSAQ1KGi0v0ro9t5L2OEJKES6uevzH1hcmSqmgUtr+fvDcH6gK5b3hDnD9Hm
8Wwlztzk/Y117Pz2F9UNtECePsXtA8cAXbwC1O/MCqYLX9A/35zPZHDU588m5xs+XcPFJLD4vgum
ZEzupKMsD6m+/cE/z2Qqz81syy1BqJjZNzg5fztmNUDuwIaK0IlvQs/nUsEQO4uEPqfRSpSsRqq6
wCpyjcpwac1OVFm44TewdH96FoH1pMDDOqnKtHMyh2DPvLYgROZW8RzsVrqSiUffW12uVqlmxDnp
lfSGBGjBLTKjpiqUwIdCXrDBwMPlDfUGDIzdnmD86CpDdIpFfZwZqOgWWrhfY1+7J23xQx0rAUka
H2UxBFKyHJbEz2ifoIskVQk+Ks4in2gqW5BzHo+1trbz3xLcIc3bx0uE1jwVQsV1/HszPSVQ2gH4
kuNoIHhQfsNK+0sk/bTuEOiVue+KywfUeD6HFa7LKdsQVO/Vnp6lZ6XIdKUUilTBv9dOK/yH2kBH
CL+6DPgQW0bn6Ys+z42ueOdYcv7tDegY9oAHEDyeX9ijL9KhHPT82NJOA+vad0VBUag8EzZK5utz
GxVMbgxWXMAqEWVMdvRuX1KGZ4hvzjlb20FdNvOa5SPhrpn7vhZOMsx7hV/TnH4DDvTS94d2DCMo
8sp0gzGCWn2bCT8kr2R0rV8NDVNTNjpyQJI75wdFBzNNvZJk0DIFxs991FcILHf7jKTPb3W2l67o
VIIhFeF9zvRiNIvNRh0rQVtJ1I/6YtSXlqKd7uKt3hXgfx4BuvAElyaUgrXZc3l4hLd5KXzWgN98
ZvuOeqZf7hWQBpYuj5FYRpUC3zuX1P907EQuwomoBYnnFsfT1dXQtB2QSsEJEpFIejPvgLQzbkxB
VAGnFLRSdwGuq+XSC55zfKB8+bvlpZoGbd9EiqDxBvNRBUBNK08DzPXo1VGV44dWt5UOsR3XZ7eO
2od2AXnDSKi7g/izW6vPj1Il379rtZ1dBK7dJ3D/ZKOMX/UfcV+/6PCOh/2jUeoFCQq3GFUw1vGb
FEd2xerj7HPvugzsOT4hXGGufbKbYmfQn7tY8ZvQow8F1xBhfiJuTXfOt4n9OvUugUGyYi0+gqPb
2zYdVTB0m+0+KL4NCD2H2YwxMw6FNUe+PSHDTdkJwWYaz1VrHWpUPJvbiga+zlY+0KYAdTNA8ze7
kZOdEEBzciRiJRLFXBDORIZF86XOEZB2rHD6/V95WV9Kczd0NBtJav/IHRsvmiWg6Moc2WpFPiNF
4a9iZLm0A12cWI3jYqIm3wc++ts9IITBC22VM2NUwu0iOT4trvaE49ARY3na1h5lsgyEGhsnl1m0
BaDpxty3Y7cEbKfuMAVhK5bvQNup5pwdC3xTB+ZMS1Qp++JAIRucYeNn+PpSdZ074Q8aPSTovV2M
sf67wuBwihKzx1OIw4A+PjeRlKZhld/Ey/B5wetrYk23tepSt01pTe/mSBDGs51Cwb7RQbhBzoWu
YMI6vij9TltSV+ovugkqc62H3yAg7uIyYW9e4xJqnxknvHf8DvaGbsv23EJr8TJSfD+Aw8afJ3uI
Z8xYAFkTa4CB7Gz2DvDrhMCZwA1PmPZ7UJURz19nPjqkkqeTukr6C/aPAVRawdVcLm8ZyctujcTU
gfDsffZu3XAKoR4PlWkiHj/ySG4W5QkAlbwhbRQqsr1JsPOHlWBtvmM48YV174/8SbCduTIH/Bbs
8Lk28pWN8wV56tuydty6loLmbRgYkaW5S1v021Cq8MruYTvlgsEXUE5+e5PHjGlz4bIZkSBvgzEc
U9bUJJIdAUfsPtndm9hN8oFaGf7vCH5U9JfwrBbirGhM5Z5xdzsmyYSCWpwi4lPhOlGWyKO/a8tv
3dauKSnu1mLTHvV0T6wcYWpf6vCvk+B/KyMhlQKp5kBfz+EAHLg6f6/87MlddH352nXYJLKPP6MS
Z+OvZZVKToJPm2br9a8LvntuhOpfxELzr0UJbaSaL08K9qz9/uh5pBPPRgQwMr2DhA+xhWejlAH8
y3xzN0ZIM9vo9NXRPQLFFrb2uILL/7OjlJ7Pn9gxrUatBfx0FJtQD5hOM79ycz5vbTDNpxtW3HCZ
JFUixsobGUTCoCP38P734yS4bf0JYO0+34ASkdz/6Azutov1XpsI1NLy+WoSusbkvahuCjTw6uye
EBz0eIdMegJifiHXyWuo6cOO/hrByWFXN84XlWqEqg747djozNh+h2VrZw/xQOzFt/RV04o/rDag
WXz3tHuxCaqEvcU+IZ1NUyavjQ03QTVOEelsf9oZDzrFcWZbe90lgeYU53x/D85VYojAFE6IP5QH
jBbDvMAvqeur4BAkS7PtXS1avb6f+E9eLONxNUmXgVILXHYrtxE5m5HPkVPGG9/f5eRbzCGgIf0C
J4PRLpQ2TCRJ7b2jNekWC33sHP1ic/yIzQPUsxMWMLx3QApigWS1W1nW7ONXStoEIrIsc37aa142
A+vgduVJU9KT+fzvDyP9JtDi1zwh3j6fzwg/YJQUaN0GGvQ3zBRVZaOlCBbrrqavGEM5W4gwpi5M
6JRk4rjvEWo8gjonfBtbrxiWW8iY4BbERuf8DXTZMdSsdPOsJGFLUl9yxxavQuoa6Hl9JGM95ziz
EiMyNqOn+9tiW2WmRu11lxj0yeuGDcq4QlCloxymJMpmksyE5ebCSkwkhKhYX5pOrs9FasMCtfRH
dJhCJGA0n/qtQhXHCbRPGOj5NFWbyOLCdaYzy0td1Hoc1OQSwL7aUXGWJzsBr6xINAvvkN+OuvrB
muOyObUb9BrnORPo4YaLmxDmzW62uovef741CPbufGxVlrvHq/Bz8kNfuxJX65UlGvZzMxW0ISl1
Pfw6LTqjjDpgjl3sUIuaNpZP+E+TuvB7tzDWWZCWujUAGTT6vPReYRpfqEeFM1nT3R3Ib74gzfA2
AyGpNLL9fZDG7r23HeZ5lNQWLQBQkdQ9tAgxXUqIc9a0LR7C4VrQX44mOfOkjtEho1wU8IiipUf9
6wSCTRFk4SHXW9CM4MfcWE1mqjy/Lq6Dj3hFMF3DgzVJaSGZTJbu3OlofpDGPdEmLuriBda0F5mW
kfhhlTh6LOKZtykiAc2msVTQRehXHU2uY5OWx2cGp2r4hEdQqa0fH+AR2rJQU14oFCeFV95RfOuQ
VkVntcUzro6r07W5L/YuXbY1pIoMEJ/SPOVoiRGKTWe5PLiCbW1E22IkvJGn1rEjGXMJ6x8tzHth
YrZAven1YEwUfxwo2JcC6CSz29a6N3CpHOyfzRCih8+dlN7RHKiRPEdrjrASfMlZ1+E7tizZ8f4T
mUWR5fmJ+PTVV2RIZvI/9GcU5eNe51uKi9JlSgY2j4QUSZdqWDeAX4OJKTED67GkGvHY+ALeYHxf
V2pEhPBH149SQYErF3SUcTEikXuByrVCmGFru7EbxjLnemcGcBrKjUw4Mw/57yjHpxUkwBQBl7ET
+pZaWtv4faldy0eE1ZPg/m3XSYbr4iH2minuvMkCXI+FEF/ktLpez62OgnKSUUSAhMNgvOeOMtN5
5U9IZDBTsqe0x+3HM2UjnWocpzMomY7dsQLe+vRO66hPE47iN4QWFws1JAMucZDdi4SHCTpobi9B
Y8ugSDOgdpA3wlroVuYk52a1owYE2gislq01aOFEolQ26o5cZCQ530k02Jnyc9bIPe7zq3U9brFw
upPFb2OGu8CyBGCcMR8hMeXYrJYNkCQv4WXVo3QtajFGX2/eL1xGvXETeLtG07Y9jhPHrAHY//ye
A8nUGYqvYn1DOKoGwgyxFsBbkdH61YINdttrK1jiZUXI+M76vxmZK/mFLsAewH5NLOzKvZhCXSRZ
46OEocH0dzIdcG0L+PN/SigHwDnn0dM+RAKpiOEs4Tp+IKZOaXfsn6bR5b/xDfRF5rj4b5+Marn/
ttH2RCAYzvkWV3cR3cPO5goDGYIPT4RBdpxHIMF9GAu6EY5uG7lVg5hIsQJFQZTCKuPxUQaZSnWm
dgN8DMubfS2p9onhEMe6GyRshqEUMh1a90ddTfDmoUVv7PabbJ7tV4JWiqkBcpQ+eB870liWu8LS
6C9QcWh06nZfrfsAUflUCVbbZL1sGUklmCDW236KxCRtnnTxBi1Tsg+S6peeC9qPGS8pxWDfJsN7
pPJFU8khycfxzcTsX7hqMbnDJ3fymEW6JtkYaR/girKoQQegLDRbP6gpo9o0QIYCSDDVeK40HPeg
ZxDKPP17EcTwliPDYj50+GXvFouZu7AZC3zGlWtP/9bPbHjzJ04yhMHHIe8KWPdvQ+wAJfKTS4x5
t1n+N0XBWMSJqgfLuALAhNbcwEgH7mT9GNHX0cwfUJIbZ8rTIF83hrXkLPA16oAOJu7jxK+DeFNq
8A1bSdCqihZoSynwq1w6LZ72LeOYZlkoBCv1BvQy8onkuYXE9UqfV9EGMxjerPCD750Mmd55GWkB
COH7jnIq/Hx6vEmI03mz4tnUhTtya5spQGVFyV5TCiHL+6qf21+7IXd52jShvGZQduFZ9BC81wCU
imldwU9gTnaCYVqQmWSAklNmWqwRNKH7BMw0hfWgDyvEfdDXfS6JbgnvXH7HKBmiPwYimSF74/wL
9PdFDQXOKq6qN88iU3Q7s3KvSiTr7i8NmHdItoqJy9opGe0BKN60PizU1Nm8e8cXEraGAyfH9oUR
fy804YQTN7GBjxgAt5MLBEO3GoOCKhtNopRP/pgX1vKdwo7Qipg570sDuOZXnkW9CRoOQ4Yc+BxM
RaOkqn1+BdhgztuNlj+5Jq7ohdmt11r+Q5e8sXmZ4KnJbro/MIUZuzmlMIsduMp2yp9E5zerGJr4
uPTD69d58MPnHSfVXFMabNAD9nmnRTZ+WeADRJ9zmcgpA+tn/sZwAwmeN/XA0rom6faK9dw/jZIh
/7ccEPH401KioADY0wGqoHGS5oFminquLN79O36coW1WA1y1raV3X8AH017Q3gWjl7Ea9SI411vF
BRA+5Hmb3TQXLP+5tTkldFhNfkF4AdrMepEl2jLXHMfGl2uIMFK0xhxo7jQYetALXkpSdCRZJs5c
bcOeY1m90s+StCoDtZYMug3qCulDZBFJnK4RSxCULPYDUS/RgZJGWCoENC2hP+YDufP3YFUSh97P
zQcrbSA/cr8EhCE69GwgKsRuV8yFKotz995K1Nu2M3swu3ceCPl3MX1bATkGNd8iVlBSDZ2KkcFf
JTLwlMocs4E2yuhIDiRcNzs3r5TjgeCGxeaNrTEqfL6RmVfvrNVEJr2HheT9z0XwfZcFos1U/Lzx
UjwSopzmQwDynzUQT9P5/ISRkGNtPdXz5hqE9Uic13Qlk9BGWUhTwEr6uCvdO13bR8qizjGVDBgt
yJRQu6NALW2gUKsn3bBCPVPXMGcUlqy9DfJcM72hkSsk7lhy03qtMDz44Pahb1nNsBuYoGGnQKcz
fRO5Qfq+oiwTYAS+/cDvJY0mbbpLlhbtupS7CofxmkBNL1tf4T57tucAlpGKXep0mrievwRoEXc/
2TDSynmR9t0p6YPAyKPH3DPWPt/jFKRxXECYhBiFamglhpMsfuzV8pa7SwE4DePgM7cTTdghRiO3
KLJoYF1BdgBiQqYmfanHVfdynhAoTEWQZVBEu/Fe0+zpclHfPndBrrqKxTiNfF+HU72diL0DkwOw
kaKBUqhtuQ+jUc6kQhW0+Nl2Le/88ojfNqo/5yuZ7W2TvrhgvcwySxMdiYOR7VE/7KoPf44oPH/v
nd+pQ9JIZwK9m/sItHwXRqx/6AJBmdD6SXRd7+EdL3a/rb1iTpeJJZJp/ZppmRnzibB/8EGatZ4w
Ee7a9r3debg7TkvzdugYo13ErpyQPAK6nXfJZuCNmyLO/jpog6wflPtShOsW3HuOWu1uOR/2YZit
fTkiso3Hpph15lapB4yuRTv06dfOUHAvMwzMAwM5g5mvCIQTHheQUnd726KVuGvq2uxGGMzOYYMu
YpxVrbWBhOmnHX2W0Ld8aIj5Ft7Tv0OotKpwHv7+IkHUTJNIDpannTnVj5N9/z3dT+ZEpZSaloEP
MuxHp/d5YLEwI1KMrgBgaV4ph0lMI6nV8jGlXbT942rti2TRUPhImduInJUH2j9havdRuzyGzU3m
cYPGYt7cfrxVorawdf/OGetbg4hFsyrcFEVRV8dVtnwzOkhvb8I/2+3rVJWLX/p9aPNHdA4Osd+Y
lXNoQSDjzhvhNtofsjfSd/VllUHYIB9g6/LcF5S0IRRfaFTvKo65Fel7Jp5pZp8gaZgaMXaulTYu
gnoLi+tAseaoY0Kyv0YdePjCvzq02tPhcLGEO29zE17WnkFCTUUydDCaifTEOq5PksJRznjRWCQH
mCRBHaMg82g3JlwjW1Vel9a9IeGhALZ/BkjZ3B8IBr/YR21iUM/GRWB6oPlF9PD/3Dov8sc77R02
RbdgHUg4UXHCBoUL0hNgTa2SMEk7JtvGZ16UFXMZPAN+0fKZF0pIcw9ROUUcoA9v0/P79BxaSKH4
tX0iTc6jmbcx9AB3Acy69SEZ9cVpADDC17kvQVzxAjrXB/iabTO+up8lxhImA9GOGXAMvlCBl29y
Rm/gYVwr7PLxoKxZBvDdIO3sa2jlF5Zo/cByrdw5L79rnBFpdkRvSMt4Ku0XeSmXa/Msp0DNKWmc
ttWTkk4G4F0skLyIw16AQfWtT/2SVoYeUbCH7X5+YiHcJSZZ3QweqpdmUAutP0sDOVweXUNCkuVG
UqcbV6aVgVWBAQiqfkx2lXkSs5gJDtCLRBempzF9O1ZMouSeSEOQba4hvB1hD14nenAB8kOE4c5c
gfwWEYowv3AM4bC9Yc+PhRhITcZhOfp/3H1gVFiqksujxUSw5pV62dlHCC0nlfDimKhKZ8KL6zOS
2yTseuOsCb58KUQ9x+FHKr8kIx5Ec8OS7mCnVOndqygYqgWY44plH10Rj4DhNtHxUMAIAPvZaoCC
wAsR3ETP2QoaBlxLfYOyfgxVoHdvEvtN8jk7yMEBbQhCho/BA8fyRYdTezxebstVwf6g4/SbyWui
h6vso/7MqLsc4So6GJgvjJrbAMdkpnK//hpEQVmnY2Hx1H3yXkER0R4nNAj9AJcRrFx3mkGY0iRu
SDCCFM4JAe4YjdIWnoTYV+a/dP5lwHgpbHsV7wYpfTHq/v6SKH4colRMQQ9i5nT8hZfKLn9SGxIB
F0J83OyHyK7RDy9He2qamUA4Fd6Mb/TXRTN5dTEUeRVJcHVdTKiF8ifKq4NtkjgIrYDAUtusOhYx
iqjhUixyhG8AmXSGD2Unzl4n/fG7dZcTBgr6pcquynTamXqcwW7rIhE6ZX5QMzLHvJ7hFtAG9DdB
sY/yu6MpJKxuutcEamP8PE5+GUcpPUHddZMiCPw2pkjRP+gz1Lww5vj/TZdHgX94Jx2YpOUbtPr2
bbYfKanyb2uMUDpGunvcwtukAhl5bh2xpQVlTZew7HWSnGNPtvcptski7mvzZzQhdgPeOv0VHWUd
GdwzuIzKGbx28M/Y4ELTxItb/tBqUEaIM9I8Kas9sOaHXsGhVJHKV1eYSvDrtfiPBXqQin8jjXDW
7cE+m0d9UKQbDYfJr91bjhQorybnm0birGiq1MSSPckjlkKtc53ohoEMbKPfHxKbr+AZL4ZcyTbw
8aokjqu8O+kBHfAJXMjwHrkYoRFoGUoB7nKPYxQwiBQ2SBQ5ont9l3va6Yt+DudCCuXYTLhXzPro
A/L8e7Jyb5J4wsF5ESA2jZ2zoezXl8elitq00ho1Z7wJ9V+OMm4f/kyU7sS6usXApWC2Tvpvvz2h
pn55XWb9dhjByjVqe9wzUo2pqAQai6bb7ga7SXLHUEXmKwWFtSvdmB8bd4J5V27nNemyeUVihGVw
YO3/kbE6pCJ5pZvTdEOSkYlnEGgd24Xk9sRREcEWKy4p6MIjMkn1hMKPjUmV6yqGrJEi0+KCgm+0
ZqalgaCVwA+q6IfaJ0ZEecXwCM860C2miLfWIAmTMMiGWPQyjxozrb2kbMgAmh04GqE/PtfmCjuv
o0hCap6QVly6JsHcb2zThGd+rFOJqRtE7sueDRcwIF5/xZa4ZC8uld4OniZTIROJgK1yhFRk/TIm
bJWnVin3VPD66Stqu3/PBLGaMdwUC9c6ewi2QkFWnPgKZ1o//6CV6V7JIoscypV6y25ihQKIGd+/
C0Q0HUv4wP7n/RihX0AcDeo9rrNJMXhXvgf31MkDlHFHsUtN6vbi+y7etSsywGWcWvxVvYEAqrmi
ZQYD9hvy37+MHU6it2CFr+KRhGPN7mChjvXugxGHAzAwQTSXWb0JS0XrT/N4rNNjlP7kp4feVTQ+
sg8A2XD0kAqiqV0g9YuoMiEwtRThjKgb5+TPdTzLFmeszr+wXV87mtkUaGqTaqSUDfWtR3ymko0o
120CUTbVulGhWJYsXBePmqefy0FK+NkWUe2O/FWiwFEgaOvWjGyJnIaSrazJzO2+IE3gai0IZkDK
YYbSbOiU1gfPH1xwhzQ2GJkW6VyeBE5RkArbjo6dFiH4Cgz8wHSOEKZkiFf+AWck3TNdh1wF49vj
rSLrvBkXW6MRKA5TAB90OUJ1Wbvd6W+zYjXhRs/OrYuWldnrwtsPrM/h5z/3+GzrxWJYAIpT+JNu
VZHxdszsEU4jFx8BPXU4xrLr5ZAgmxqIH7JsDj1w8eNFCuLRo8s1IYIvYBKtKv5mWSiqZRuX3/YR
0b583Um6Re7+3E335SE2BJernF8+9CGVgUPTY8pnwKuTooVzBHhZthmULqy2bQCOtxhRl6z1jQWE
uq6P6Mqu0uU65sPAmrc7J1Qzy2AHQd3ZzN9c696D6L2CHWS+stWmEsW+rNLJmiSv14lCm+DsqpEQ
mHNl5C5ny78G2+9Gp3tP5vTPVAPHjdfs6/c+zirTblpO2LmJK5nVKZhj9zvgoli+zkHejTpe5A3L
QIyEj3VSrYOlbkr7+A8BrToUVY3X5/Q99EDGq2TVUjITarFDhkI+Lmg3wN4cCGmt7JthYyxDeL8n
U87eXcx1l62hNBgM+mnj5W+KRvUexpahzlOPlU6DSpQN7K1ie5resfRUOjZeMgpcx8qQljYlrLag
Ux0tTVb6PHumFYu++69OKsaUDH/DsI0tfGvoH4rYdbQt50McplzmrIjQbzRkXpEvKmgEcACogCWg
Oq+Pejirm+UhT32iHSLIIxfMBRHFMcnauy/QoWZAXnzvmR6lpNqFA8Ph3rOZQe69JFMqnWdE2Ro4
eMVfOcVbUvbb1XC9YoJW9r/eVhAlYgalNOD6dfvK3k8FUfUbNJ7zAe/82lqlNa1zs2fv2vwis7d6
0K99pk3n0+E87ZC4uKmMBuo37c5By01ZQaRUmm1J5SNVa/KNSrT0S5/ST+PhcK/wYYI7UOBGU6tf
/TyBmMxLdjial0q05f2+9wj0KIL56Vqa+PoYDxNVpW/6GVZJUiZvP6zQX1zEGhwhbCfXSsjekcU1
Xfsx0oXSoLU6u7wx7ylxX/pmZXZu7E+182JQZSoOBJ34zlFHUIVAEd7eieQDBmnYKxTpVVIU3EiI
/hCIYIdod+C/NR/ak2QofMZLON9xRjx2ZB5k05TtbuZmtOMth9mjTfhzMBvcmB5lncDw5FxuVKen
FKcCFjQbBk5UYD9IXK1iSBO9lzjb6igvjy3hcCGQjgOUMu50G1TUDlLyh/LUnD/975wQRvADwAQo
YwPCxmC+p1ILrbc/mfvBb+mXaVbv/7S9RLM7p3HE6RejaEDk11WjxeXvVWhiGmDET3c+YMJCJFFW
CnL+lKWiHCb03hG9HvFMa16b4Cmy7l7ZbktKul7vWyI9yy/TQwYc8cl+dJd/mY2lpx5SBuRzK2o7
7oJ28hpdNGX5j3asev4dnDq/yXlxKbCu/dFJNDbebCrBOyWgbde/uOGbZ6LsH59DUyqvfZQKbT+z
cCppAU7wohSj/pB4M1Me4bk4rp1YsIioadj0fCQLgYOwSKd6CL2gfHO2G3nd3yDQHgznROsup9Mx
QgsZJGhBhPbRuVBDcbBv87IkJOaxCi/EAEXmCbNPI9vfYQDlbrdvrozxeCqXiuuap23SuATqybcG
pDiUp/W1CtRwmSe768HTljzOblN9vZNBIosNnOtSrKoqPP8HZLmfnj0GjuLrG8Mxylbx9WwxucIx
EiTr8mSR1wx7tjgwOnpk6OfHSTT9FNYb5ToRnhm4u/wWUTo9Nu9+cRTcz2GWJRLkDEDZRs+AOPTz
ySzbdoG8uTxkt/+gryOX6jY8alamGA56GG6aL7jW8Z7rgdNNMsfyBuXTOTlOBjJcpdtDCVC6F80f
jaXUlVUV7EX0oguG8KvC00tUdSP8CNKOjHlANC+V4mhVMV2xsQmydMYVo9hmxzHbhTpNRQ8mH3H/
nilxbOf9kZeSpZqllzN6ACCH6n+Tx5QcNBp4j8myJ7ApbWkp2mOEmf70HWMVphnz1IdblqmDbl1G
vMagod9p3VEvhedv0GOVhovxR+7vm9N3X6DJYvhBu3wZmpjO9iV34zoRBswz5zwVa/iu1mtjqBqN
VZ80DKQN9hce+56tjSLVRt+PMoWnGzzhMVsMDnsLXepjJ19sOPtPZ90KsIIwJUF07f48ngvmsp7a
AEVd+hlBjQqTYSefq7EObB3v3N9nov9Y865tdnV4PqO3Edmo7zCyTO1963JN+KNa7+MRPZzbMLCe
olVCe/wTZExUc3SreGv8rn0XbpINqbhHxpxGTLsC3j1yhHgoLz3C6R/La6ZcFStsnNbLF8bnHAUG
oPiyMYifomPnXss6MUA/+Xm6yc8FIK7voh0YuH36d0YtbLJisRZ8Hxg04CAZIciVDbWSCpNxcEJa
SbtO2KLVf7stjMrC2Ya4YbtCnXr1TTZ3d+VEu9cXxJtWnyu0n2AwXD3uQvdNSnmmRBZBWJ8QXcle
D7bwpI7HQoMjQL/BEB2DKYysog0QJSUL2RLFIQ2xdSJ9HK7dqfOw4uxEzDVCOpkgwyURbUC4UEA+
CYTqy6wNwBTHndcgZQR3PG54TfuKpK2pAJ25RBQ5zElSZO9BUUqNyFmNRo4Gjmgol0NZKy4OSlzE
EUxMFI9Pg4zgk7BQBibYtoGKXZFI8fRvJCK8q2pqphsLc2jVn9bicIveuDcBTw05uO9ck3J/ceIb
VvNAD++ETV0yEeZ3OLwQZ5DzocsvAuVj4Q2jXeZfwvoTzmyAuvrO4hC2bqn/YfbTszqPMDZUaP+i
OjO6f6+pMVD6L8T6WTUP3C0vy08uPectY/intXEFKPWi3CjSmzdqCMJfiTzC+c60KA6glQrNQlhw
8ox9Xwn9XZhcaa4K2r7Q/K9sXQRoHbmG81N06aIoClWneNxviGFjlBDQewbXh2152hvU0BluURM3
csmMvuaR+HWYtKN48+w92YUaqRsqGmG32WDpwHZOqu54BOKr/bzDcA2uD2wd+u64uyDKdVRKEEtF
+RhvZD2LGQme77TxB5pWu2vUUDTJ2cNPOfyR1cwqUVNt/E5aXbVb9H+NGBSUswfIOFEAErj87WCR
LnVhmR9yH7vLeFvexMBfSJXkU4aK7QWAxqGVIhz1n08omckVEjpFJyps7CZ05txvYcIRGqsQpp8j
ZtUC9SJ/SELl7iNeBn5AakyRqMKV6exRIX+cRfAJ4k5arHdBwHXlnBYJi7hQMefzBrkyWG9JKrvu
EeWc0L1+gWrTkTfkNROEH9lR6teLlIYbKfmxG7FYi5VcaeHHeH5pfC58uQy0ihs0D2Ha1kFZYovy
AEhxF13poSt9W4VE5olJTzK2OUl2PERUdoGNu3OwVVjl/T3g+Ogy6drUIFpi45CpARQqkWIc610y
5ntLqgab5yON76hp+6hpnlmamgKiS6KosQjGpmgELWyhQgQKXli9xTl5fC4ZTy4l/NnmVanKwXk1
wSwsj+yTzRHC991/1brrz3f7xi9u6dpjxuMOz3SzDeKmCYDqy2wqnqHBm7RSUxkDKvP5q9YHxqUP
zE5o2MY/8yfnD3w2xcr39sqcto9GP8WL9hLTATd5BSiofGfhbO35KS1i4tgvx1Wh8vlHxWPpFh/R
cw6zedNIRDGdV1sQRZ3Sz6yIjnwtZVqc6vaqzKgp3dadmmiV6xiDUDNRxez2b8m6QgqFon5h4p9U
f7lJ/H43lndcUo9WQgFXcsIpnzX9OpunUKq+5+2TI6rjFxFpk7x5hbaQQfncnWrlZe2HwUcSphk1
0rF1Cyk6CrFNxe4LJOoKbVv1CAaIxdoH4qQ6iL2AQ2bQQKosD93b2FLoH5M70u/+tGBtdNBu5lYX
tChdCpKGlTWhok+IT2ZEYPWICl4avSWqANNLevhFcHhtORJh1xymbrSkLR1hvu+L/uew4Bcf7kXp
ZkdBSO4hU1jAOfUfIR8+rniUj+SM+Pfq118p2XQxgcicUicaI8kg0yrpAhZrYnv8dn3L6zfiN1Ty
wv3QNBM99I74NjrDyx3NjCCOjbhugIFgb0zB2W4w7CP6Ktb9n9pYGkbBvEvOtt9T7d2EOE5t/79k
ZUt/+ekV+R7l2q7HrtPMg8akF6VR5VCNUDF60ixuMWV+jYGXKv5MjjoHs+y9wVfafDbky28gj3oJ
REP/ffFogdj3Hljf94qS/Oar6LgmqLb+nF4JZgQA4spfXiJc/+AhE6WY+Mz0nYGtmPIxrP9l8DBp
/SfqoaHRdswlS/rJD5qswISWb253NpWCdnkCQUYdKVlvAPynWi/7jTIljychuxaEU9fSmr5BXx3h
f4N2Dvu9naMGE4gbx2ieArjmfwJ7oog9EqBAZ7P1f4dfsT5i9sdOh3DxjExIPRpCGH9Oixi7Wigf
WHE7nO9aU9klgCb8THoKPwiO3ZNmhduQouqw1zohOoZixNHfwUwleL0cDzPDvJSwFFIJg4xyLL9i
q6F088xhmmx7aeePoEfFI4tUlChdkPzTKOhpu7ZlQDDbAOOqtjQxfOt+DB2jyh1wUkPBnKRPplZd
DYwy/oOpfLTHf8BrqB16RTb1HyzKxLi7ygxjd3xQWlv/1QxjdScSoKzX+5vEilfO9DNqg5t5H5bw
SKOZTAG80j6GfiL53Zp+He6hjnQZtRo/8PPF+Ei3ilpWqrnjh9Ts2ZK7lJlvTJk8JRMu7p/2Fwyj
O+mG+QpipGgFJe3t8O3MggtPjffeDkgZtGjgGRsy3FVaf9L4A66abB+Zy2vl8TavIv74RTo17G0x
5ariylvGxSJgcU7wedlvKJvDE4zsEguHwY9iDnZGVCJNXZUXcmLel9SCRsQgrvXuRzlF7V3OPgjb
ggAfOPXRhnCGnISrauUiAWWYl4Anef2/MKmZi6HqVjr8ClpOXq91ibwGZWfmrV9ll/Er4EbEZ0O3
MiHaWKNZ3sQBnuCn832LA7JS+jnSbZMnQpG35fRD+vDUq9TawH3Ln+VCEQ1n+fsdZGSo0CLY25Hd
HJbx7DwEJcWmkmiKmzro8z47TQP04oMtvPxRH04avV8QJp1Mk+aXNr8VFzJhYt3xfh2WKiDfF8v5
TfqhehckCUFJZXPjrZtpJ5+AglolqyPTyG0J6IkX0MCStOU9AMbyPGRiLyZKc0utqdmOa4br6IQj
sBZQtrVbC8Npsg1JjbYlMFd+4WOemO/4M1gP1ulnPFhv+wApQxoR3XXVYO8yMNfsA2dhn3YnVDO6
j+QReNJlgIgTIuTNNEOl8oUAzJkJMFvTPibFOvmc+/QAERI8YCbIKeQIomVnFJjZbcsG9+1kWYfa
+2qq7FHWsQfLjpQ7KftKhKMMmhHUqNwApfxGWBHIImTH1/LqgLXWRvUd3S0CqiyRupb4O91E+YW5
2bTjQvZ34ZZMc1TzK5lgF0fqpEACr/luniLSgTMSqBFKSiZIEywZeEXpT5A6MCKK8fWgO4l6LIdy
KENvULLvpoAu404+aTYGO2HbYio3ll2dir7ZWMyXs7OFpiorNWaYKYSs8GCWfLpMMP7rYBA5wZ4V
mW9iP0GrpUb6xFRx71fLNacFJWgcNSt6Dlj3YN0wIetYc0q9YEECsM26Xr4o0qFS493rGTWR7eSZ
cAQEf6a+/0K2Ty6m7wgbZ6XDZ44wbt4zgLOVQl0B8GUgsT5FMjIeWC3RvheVGJi1lL+B3rebe3EM
uo9I79KIGpBqX9YbJIV2AuFqnBxsNvUidXfBgSek8x9NyrUuOtcfaH7XEKW8J1w8+qEeo8VO6Kmh
5BUojlg8gyEPlngsrmCilnNapH6/LFV1UZJ7nRq4Xn+IOQ9I23cL9Wr7vUJFJjMC0gwJmMfMz04X
W3idzQqvxjvAv31F7L6idWxtUw6QzHjAhi0Faj7unIbWVMAKuOLApkysGIBYJ6E3c0nxHnbG3EH8
7M2MS4O53hbIJS+orZkuIYV0F92g0boHDXxva1jw3OtJrCJDx4EebLbjL6mTt5SgwQrjGqT9vrEk
WcgzK8WXkfN77FOE2rsNFDUC0TTpX+uwfgpVVGU5ATcJYd2UQ2XUDCQLkgF/YzVtROoG7nY6Bw/V
MLu6XVFpJ37Pysm4njY+C79DSXIW9HFZe89Hb7w73tdfL9elwrRoRXdsVzI1LLP2RPWZgRil/Jo4
CjOVfCus3cPNbzCGSKDSVwh1Rs/b4M0xIeK4DyHhbJBXcFFZXiWmn4sbMaszMEaRt8DoKM2E7qoi
Xj1/qCSGrH4u4SPA0AOLunamYY3PQ8Vbea3bPMLW45Jgfvm5IECzYfrvd/hgC0xGnyV9sMBiKtaR
Z2DrFN2vkQdBp8VPHc1HfN2dULVxpNLRc9wId3pR9KlZKyIM/k0/7lJkEzQZILXrZH5bOGqL5gKX
w7LHK7ep0vJ+TI+REzRoGPYwf2/d88CEH0zYytGTfuiKZzh2oKTl35LrmzIs0RIMQEYiEck1eVMc
MpvPLGJbUxX22nHb/sEHSQBgy4eVBUkRLiFxrPsPNlWH0IAyXPQjIWg8lI5JeKiaNlRYZQOyVAOQ
G0V337iAjXQl0Gh6kB1HY1W9X+wogNv7pXg9WG1eNf5gtoNiAEsDn3zH0wcVV3j4pFIh1cliBDoj
MFBO6rMsS5yyzSrakI02Ye8zQeZeBkFBIjVs18f9Yq5pxIkIvGB2E/NGHsQBCjl0E9hLBdy3qTsO
zgQB/bKSG57QQhzi05Js5d8DDp1/oDm5YtkNZo8B+FUkpnsEKb+rmt+/ZM1q56UWbyTgWQrJhCe4
p4uo8PFOL/u35WwcNcjBJ4RaRpYX5lf03pw00Fr2LfC2O2HlIiDTCJK83m9x85WSsIKcQwnux/ph
EPkVuMunQgpmDOl5U1oszZhpjQu7Qk5jlv7ktjB/HarRkGYQrO++vsvRZ5i1XrnepJkO1eravHe3
V1go6v4x0hConxbw8ETtvLFpUR1N5EblWglYLYl+qr5LV9an7n+GJ2hK7b8f7jEqrFf3FqkdRHpM
ntco715zpkuukXfDzZWarXxFF9yUwWd9QTGmydXARpb8WWcy+NO1kXa8N/D6DuQeMtLbxQXsa+Ye
MuOwHSFVDifG58Bl0F8VvWujq6DEmel4un/MsTc08HZ7QQUmDOsBrC6vschx05B6g1QIHFkiR0vn
xsYnIt1259t8BGCTKHNBFvfydxmISV29XGG7vgNXBxvJwEMdn9d4QQN4spbE713oNmSUtYsdcsV5
aOzQ1LhJjnLHbem9boP6RMNhuRAAvef4eEQJdHRpB61O0M1rU34V0ysvgjf4unGk/Hiak2I2coQY
+99RuxIs03kDR5zTcNyN8+sDjKcPRN2SlIboXO2eyhElELfv5il1E2HjE0LT15uX4xhPi/koXbtL
EAPmakLXRKt8wD1Lc8l0qje0SQZVW7dWXJHvWGhwmALfxmcnM1jCI8qxWSbOsYUdvAwnFJtY/3Va
X7bai8yOTcBQ4Dd+Kgsyx6/GG5zzlbUXdXd1th8PtZwg2M4WAGstxOvyPW3I4y5f5LSxkrTb35cR
7A0aNsIeIElABjuil7SgMU5y20IPx/HF0PbML8vWQa+BOJ4lbok5cZ/CfQxWGd6daz6j3HRWjq6T
eoBO6DBr9MFtFQxL6Ae2aSsurx1mKhqwG0RrHrxxSizJrnmxk/t3lUPnzjlp2AckcpVpJqWglZdX
UoiLIIU8eyvzmuwyVkFKl05NkBHI9K+x/8cYvQUzTsdNJK0mNP18xEMH4rBBIEQsUTFVoIXV7vof
J1E+pi5qFj/LdQwTvtY0l7y+zE+7NKbCiNikDKWLQlVXCGEoFkitNYYjZJLfpDlOmyvq20Fd6ToN
B4WRuFKcnc9q8K/RTHW7D5U9wRj5o89y6C33SSqKN/xsl8b18lgcndqrE+cFwaHI8KOY6jp5czIz
otbG2LIAqwKA1SLpBR7YYYTIreJTCKLeHHFf8qDx02X8S9q0fJDM8we07PGgZYDumiUrYOZGosgv
Uq/fOLSCJSmCS/KDiICtv0aG6pZBGOgYHm22gW6/XWgjbURmGSjOrlMAuDts4wNReV/EjbRfLEQD
lyeW5amwxnC0VOaRIn6I7WxQX5ZBCG2STbOqSKGQynl4xm5dtXlwaSpV0dUaEARrnH7AMZatYM5K
X6saVAwaUpGClBnpVpdlaIk4EPsovfio/J1K0cqF/MCSTkolFy3em+tImEODjqCFdxmi/D9PRzka
L9RidPCABI8l1CrMPNqDSkUs/4YHOnnuIMAUW7S8kACP9hf1YykRm+Ro1PLRiyNhu2KAwDK9SQ6O
2AyRdR/cOx4e6ti9O4ZtqOUa/qoHLNppPORlkR+EUNEx/4QggB4yNRXydnrYNSfePP4TssXgIO/h
jjIEZOXxeG2j5VCL/E9b/yQ7giv7Z3rrrJEFc0j1ewAJUo3MbQMbBK2M4gRszi807V6AR9JidiLn
tsGeWcod7C568tRKykA2Hdzp3GLKTiNZdotQyxkx16zm9Sn/BAac0+To9p9UBA8woy0JcQyK3AM3
EhYniJtpgHknWZz0Jx+jD20FAG7F0amgoNxRfPv8heYRuohBdAuJnZMs2sF0yL0F25TrziUSHX0M
HMb0MKsWVPIEk1UCuykGkFXYx2FH1WeCnXlBCN/oRAewo7pDsnbqFo9De9U/5Gbogdj208ahItu0
qEFkILfrSJmEGnBkYHNUvI6y1Se6Vm58wCRrnxqM+sKVMjwr5tc3iHyGy9MNuBNJKrkc2TnAtTh9
u2SWj4JVTEH2R6Rf6EM2NZlrIFqVexNNuUq2sIWUhL++4RBgQPPhTZwmMrAc+6NP1dA3UgLnSG6R
TEss0eSYMeOCIZ59qyOtVJ7kSyc5U3iTb7vCLGjRshX4cWjv+QHkLxh9/Q3ptUPXnwom4qMrqwdw
mYCelwB/Cui07Z6pgYd7amEiyiTQbF/KxalL2l0sQcK3u1xdJjzMTRNwb+PzyvOX12f6ssRi67fk
OrFRyd0ME3dSJOq3lIlkCk3FXoKKhD26wjwICirRc9oFZtmqkrjMHD0PGBH4YSRJpfeqMPDOrtcY
fkTsdk+n+Ba92wxEycqBC/pvT7qeonTvkDFbUu7/b0lQ7niBQ/ITHyGjRqR0qb0NknQ8zdUXrp/n
DkfepIMLY6ee6pOE7EUSH2L4skHiILqNjnGwmPOqOEr9AKno75d6iMw504iOkBKbqzpw+gYgQUSG
3YCent61yK2gAP0QfuEXpqnG4E5osTxB777xWlhlqKziE+ZPNEI7l9MG33LCoLqxx737AujY/8rk
K8oO27fS0jVCI0bQ7UvrzxX3wkMEeYIW0ZK/X2DMUN2eT8kHv3+Bb1HUWu6klELT9DGnjlNL9+gg
Zltb1Y+Z1enzEadIW+HSlT0NVMAvFzVQTouAcerxYxQrM4JxA82IFpnAgN6uy8bvB1fxucHZsSov
I8e3zrS7pzdJYUAwpvcUzUkpz/LlTl1Y7PUON/upwrKpnwAvfvELJ+jmwAZUa+WBYv9FZUNC+AxI
gpMtffMxZkKTVcpexqDLlDOwuHnTj/Wg2TwCUKrNQBW+NkkfGqgtWWIWl1tHvs5bHmcU19EN+KWN
LvJBIzUJTbGwZbLlOLbCgj59GbD7D3rGgh6+zq/Nme3hi9Lj1iq39bQbCfk7Mj07gaM6DWk29sOk
WCvLgLAJga1bjzDzwr6ZzVvOqInAQRp8PqAExHKlj9ifCTLPCC0myMFh78OBcHLi3ciDYdXL+px5
HIOtuiJiLxM39sMHg5mlu7bbqeiqu4RJ8vZR39wr3sIbQ4X8pg58gzH6U5ywLouR5knoMN9oM/lq
EOei5Rc5BK67+QRiwp3Cy+FGAq5P+z9tyzrln/uyrCBj6E/89Z+KVsWdDWM6JGoyKAYX8kydmyqn
e4TIFff3KLGc0iRT7iUnTKrwG2+oHdPwjqW+6yWUU3hmGKk/tmoHewzl7llfIJ4Vjmhn5mrPEuXR
G4AJjyQsVRponMrUTKfq5NE0uK8qzWYHbMvPDBKi6C/+rEOLKlJfXJAFd7RNQST+4/q0Nmdl9x84
+QfrWxrAWoHfIUZO8/GOpAZbfrRgCwG1Pqhv4fRCOkBOqrrh17E9W60Vbkkj6bBHL420DcOPyka1
oKPooDM+0i/mnYG/R87pX05f81Padf6M8K/sFUqoyP8nn65bXZVwx3inVU9rF2a5+A1NUKMQfx8V
9t083KNSbyPmCvdUNWf3ZQKByN8YABwJfDRSrVtyypmyha2A6LOZ5RtAs9duI4vZiBtVw6Qdh09e
2ggmfAjGqJA7U9ztQoNTVFNEHkuXaAQbNatCSlOaNmaWJUip9e5BJ49Ck+BZCyKbRwpbNKJuSQK9
PBhzMuuF87M7S8DWPyg6ls8MC9pZpyrYNztjjGPacym7pqX8eTFqFKKK329cVkswZCl1NNAeuFKr
8tkig0+54a3/NRNw6v8KbwofeR2b03w6TMd7AQsMUF3b//LRsr4wEodOSmmdw0vjw5JnpisLqQYH
rzabeC1JcJu8g1erpCTeniOi7/04uxOsPsFcoiyP4nt4NJLhIvYyUYhGGgaUzgjY+n6IssvRAIln
2J2WcTKgTobWy6+KhVt3AoJ2rDXnQ3Z5U6rBa0HMwvuhUWT06o05/4yvWE2RRk9JyExejqjjsVjL
wqfdjgFIJe5eyMQofK6bNza/LVVhfdZSXBzBXW1P0IGREZtI28nY1rG2f1bFSMEVOK+ce7c/YIm3
Yb0DNPAc5ymRkqC/EA683x6RdtFKx2gtff3IvVrZuXIK4BhKsKSKpDph9zDVljBr0oHrYODobl+v
Reg9QGjQl8aWlRngthfHAQGzSAvAaMjCTR+9033BCcOuCp8iP4kY1AYxrOk+6/MBWmC7/YlwqlLD
F1noVm7X0AXnYRgTne87/sRM7GkRcgBwjR7enKq86X+QrwTzaSbmDla5yv1a6xhY6yc7R3vZv/lY
ClGr2dr6tG22Lgkrv3nt8fx3Rm/sxEDupJ28MIsxlE0VNrrGw/sud7IbPpsmaINXBdDktpoDGLqW
JYstPY7Fx2YyJ1pbFRyftqhwProMGAMV5F6MfCQ4gT6rrUim6l9MkC4teiarIWZ9AI/mfkojq7TD
oyG/jGyug0j5FqmHSicWR5Rvak6I9jYdoZK9eQoj+dJZfNdoulexvWe+wHkKGX35ZXXS1GNLMb8w
NlS6GQ/JCh7k/sna1tk2HEXzmUUi/KLu7TkDnHBxRiuOXbuiEf6U4p+yBcsylDeOXViCLO8GOZA+
bDxysEqq8BoFurd6P6YWyLXy1gmqxN2ycv5f52qkI7snvPkjbBLZqP/y6a4ToTCAyyUOuGM2eErl
RtFEyZ74uMasiPFyX4zqJLfMNqC4xSG5ALXtRYpeuPxJe6Ev3qf3uqczdHDRfflADKe+OANHJhRA
JIROD2l+zKmobuY8GY3f2+GyiCz2Sx6E6xSTsvSpktLrATMJQAnloV5DVKvGF5H7jDjZgkFdHAFn
d+/gd7x5BiIQPmAjss4DfozyUUz7d6qVUcAUbDtbb7RXYw1BWoW/i/S6ISzWeVs+KdMUDnmLBDOE
ZXWcd0ZwUo1rrVYoiDLA4RurdF8Tad5kc1Whco6N+Vjvd9IxhzZ53i7AdNoPXvwva4Ddd1la+GTR
7QnuLJJgi7uUbzjQBv5J9CAnEDEHNFksuhzQkdriNdHc8gN7hKxkwI/wTcKkYPKcmI+jTwPfn5wh
VrYUMsObZ7ocBXc1APiAUNoNM29hwv8s2xKo9koHP6Bid1Xsh7nkDgWnfwPZWT1YSKJGjzg5Q8Aj
CrMujJjb+czcJ4ALrbalvjg3fqF8cO/zzAd28g3QiIz19Z5oRyIx6PTMJxOTuZfYj0TMyhBwV9qI
uHlJp1zpjV5oRMoL5ZDQTk/fJS7e/GOvAZECCXa0C/nxPo9Ly1PdMsmV36dqxqyXTTiN08l2RNBZ
awuhR6nY77FXjo3Famv9esw+XTzMifXowd7d/rrpnIxMarhDd/bV38qhDuL2yZbMvlHD976PzLah
9mbNtGgnwq6g53T51K65dlk1Rz2uWYskO/tZkR9GK5jVz5LmUwKM+vuC6uQaZhHWmnRbtn69Quvd
4UOIIVo+jpZkDAvUpFKW7V6TW1ilztWUW10fFFjeU2PkurQ0VoxKMR3kOYavdz55aYU+5HgQS8eQ
jQX7RdA0uBePPn/xaNTniVtmu5xJZqDLy7ccVhjbgUeoWJk16GpO5KL9fRj5tjpm+wEjPMcNTyZb
PYj1uGu8hGo6wC1wvw23CqRob1CuBEhd5zu5mrIA4+HD0wd0Ru3NyWVvNgaO41O69h8QVznWS6tZ
e3IqLkBQAqq1GGvUsDMMCMTyEG3jej2ChXYFGw759LawQgr9sB/Q66tj33ajRCi9RkTv6NW8hNrx
XwfR6nEb4fCVTUB5sV05Ns3ba5EZKAMUZg/BDVNSl+wsWStGHb7lrrBSkmIzKyEkbn0735+LsY+q
PfPrs9uIQ8jdd9lTtD7vJ87XAHbF8WOvbMoFwxInaPP7tpCKIxBvioVpUdfbu1vZNSAHp8hv66gn
q6RKSHGhuQ/wu38OBT8uAeM5Lexjx8BLibyH3uJYQBhtveJ17WmpUNH8of1e7sVpTCUsvZ7LM4Kf
//mHdNadCRet9A+R8+Fb6cSsrqc9LxlTsy7I1yqGW3OjWnFYbRqNNVO0vdT9q6P5+S9BovTWpafE
e/bvEDn+kzf40AJpKI43AiLv7vlTf8UIeH4C77i2urmL42Gm96glup5KEpICvDk0crDypl6Zvy2j
si8DJR3BI5C6zRt18SOVJG5nQbIcq9L0ZEREXl9IP2dD694L5xPGaVplaDVu42WHhbLyfniQ0hTt
dzmnaR3lrTrtzQ6XTBXQa/PB/6f4xh2NsChsLgzEiUMzCKzLpnyRzlgpZnV+Hg/vpWNDejje+2b3
rbHv049v0/pQw1P0EPnD6ILq+dtHMqRd+RNjQugrlqEwANeuWOk8556y7MRRccKz6AUAfh6Qrklj
SpnqTOuM1b14RqDOYC2jHhEUOcR8LKUedCMPRZ3ux26GH540yA1hN3TtLgZzyFhqVQBIRSt1D+CF
r99inajlIEtOi0SX5LnWN12eqeYRb0uir8bxDbjGSijQSLpElZ+kiLmKA1DIUWsimZUShEecVRk1
oB+Q9mBpchX+2xDy3ll3MJCC+pprrFRJUxlzlmZHSOaJQ0eOJP6N2c6sZ+QofFzjtfhDKvNa608b
2sXx0mQ4o82NNjKgw1P2ePRZjzMD2AWKHF5s9YuQURnwnWlP/mEP5Ydpx1uR694SkrCqjeIbTiq6
FTtNSx5LBAxIgtviA0w4Zf5uRLXmUfp1vXjLtavE9oSwVyaUUkmaNPH3HmO+AnH5mVSbKFf9oHuh
ZCKinYB+Rv4GXB2r1xIJZwdq1Q7z/KfqzGkXB4vS8wUB605wsnsmnO6okx3wfi+4abz9MzSCJw6K
ivcHkxtzsFWiwDwCMNFcUMa+erEIeAF5dQoTgVbR9IcMAmm15XdzEpFMTVhPKEkyGo6cvKCe5ONo
pkrTaAzju5iv0qZlXSQNRTiwY068jQULs0E7574BxUT+MIGaKFBEjhkxIvn5vYgmSvbH0SFPSUpL
6QXRHF2EgseXud4GsNHA6CMeyVi8XUuxeYittjyZZtczVHfmAVFJLgPA6DQdOBYpVJW/cy1UY+l6
Lrwk+gfCKgYZDyWkLX/DHLxdu4/dPBrkPH+F7U4GfvnmooqxLjRWJgw8zZRROK09y+8oXNiCyVJC
rtogHs1+uFAOHrMEwNv6pCqGBp4+R/ev7iJeaBRKTU6kw8GuxhlTsTcTvNpURV/BVr/Rtvn8ML6h
r/73k1sgwJ/xSkvkxNOiqNCaUF67rG6YozoIoRXD6dvelR1F0WIAN2inRLTKgw4fReEn/qZzdmjt
k7D2CJDAY9OH5ESKZrqONNuY1TsFoeWuMdhPw+kq+G13rsowyS6RaeVQNIWbqVVthIgZ63fQfkyA
0ouv4lSr2fT7ROsZNk2zXJxsa92sQsJ5ZqWDtDM9dqe1z3DrIfTI+CAyiRygwseuP3Bc3hzuLQvE
iTUmKz0NvD8qGR6xLbSQq4hIaiy3aIfD0vb1j8IqyogIixWIownBiTS7uFXKteedhl3k5mxjMuUi
kiLnRvmLPGNd4jdNvbZvBwk2NRROWsQgYNPeDJ/1dT1DT6UaGAgdpvODp3wFPorgDCECdDSFuILq
8Z95OZxhCGR/4IZToOW7uqHtPDlA3V3gvzsykyzLJR0ouTmKq2p11WlWj689ZdEbLfnb5ZA53rBz
kejsr4O4I/fC9A4wJObbKgVQqkA8ANnkxjpkA7UllDz+VIi71JBrOpoLzQ6cc2oSpUpv5GHTYGMS
6xsruQRn7SXC6zaQ3gGDlkOkHy3VekAh5z2YCeWcMoFuUuIe6IIHDfK4u3bsKNhvCN68KjLdYpQg
BiRq6OX4GmUgxomD6u0tf+TaTTi16XEiAf8f3j2tdEBgJKt74Zu9KX5BvpO+2Gjphq2/5HP8Gdal
CARObYaeXufCutUcGMHf96175lbhLB1UAr/Q5tvBM2ubm74u7EGzc1liKRNV0ZCmylW7OTRLQ+hs
4y6zYsQaU/hG1pmUh3kP7a9ErDq4sZN7/GdqZyvkQ3z/JALUv+GymT05sL+lXqR2fgmf5rvp5H8C
Yx3pSztkHT5Na5hHlFi+0jU9Z/5eV38CCJWDxZ9hxNLHmN5TNDo8Uf6cN7JfwR/SKb3jGURGxW8J
YKje7o4A+mnIdxrobKIHG52mqiAFqC6MK2VSdmvCVOoakjEHG/gR0rAYU0IbBKLs9Av85CqI+B2j
jV+qxGQmqoIxXd6fYQJyUPYACa0nZUNYkPIS9FJxRp40zAqcOeOcnQl3WxiEhg/Z3LuzxangWkeE
+aBDI3SE1cbLnArBGhiO6fhLKG4aR8xob82fuElATnyspZRD+gy8TE7KijpNSOXjtRDBa62kMzBW
aFlmlHOLHHRCcWBEsOKz7F1FEUgAhCz5ajvCmeXbYzjnN0+7RSnUr5MWdSODiw3rH1GFf18UuEFZ
CgzlhAPP+X78XgvGyn+HUVjY9DNNynhvIJdc+UokOQqKe6gprrvmc1XAN7CjTG1oF5tKJxKeMBkk
TlgwKu6JOYFOor3EtR74hiUulpvXF7S7UvGhB/aAt/ogWtkeOjGhIfYuQoOeGNLceGOBbBcZYaER
9wKI19bBkgD8HWmiNMpSKwf+07Vp6xY1nd4h6b1GSSEpw9n69gHXRwpIuvpElKni+NmVg6hLKeF6
G7Fi0c1skJ+Vh+DpADZedIr/UtQoOeKNokYKl7R+dcGYe7smwp2LFHb1fba9tIej9ir5dIVYTd9O
ELOWdHpSXvrhDlU7GxhnlTqb6TOf1buYrPVyUXFfb1jzJO4+f5GhXdHLIzgpq4v+I+x9mE19YcJJ
g8o6YFXpmliIs6p6/h+e8wkjb6PTLChyJppCFfHKCdpvkl7d9iEDmeq9BAXJowM44Vh/hp3lLwq/
ZXp7gR9OqWNL39bpklEOllb7oT/XJFBx0idz16g9bIj8XwTw++6CWKH4is/WfqW5cz8IsjMHcC8d
wDbWeAP0dYhpf84he85JnA37Zy38CAa8O0uv4TtxeSifI/MwJ2/vpm+6QxvZv/pJITGHkQkAma3I
LBn2L6AR1+dtaGkgU8rs5MN95J5SHPGtVasz1jWAwC8EoBsNc/H62L/jrsr++o1Cly1xYtIR0KAO
Hg4mf73SeUkWfjQnmPI7VRJgOViTaga/Us2DINIdKXtGFv9ZcL9KEOOlKIHHls5Eci0pWm4R4imP
n8whkaAaO1TwrGMf9ndt6JofbzKbQrxOX1VnEx7xZdxsh+Zct21FqirCV+aJ4JS62+ovdSGkrpK9
NxtPhtcQn9Yd1rOajl4UpGARdoqTCt/2X38MN8vwDdNIrdzWkeB7xRBeoCka0YDcOBk6S1xkpPAB
lFLXURPoJOYuYzvkiRCSufJfJK/mdLgfoLlwoKmj6twfTam1E2+NCRHPmvHQ7g8Cv+tbYhSXv3nU
/jwzO4XSv+lfLA6UyMko1u7rq5my6D0uPcfGRSa3dQAxIg0NXwH5ZN75ALcRI0STysl6aL9ovfBx
LPtVXXd3O/xQCDFhZucCSTJZc1oMVdym24YDwlD7TJv5YyD6c64UBQBiupIOwOSkr5Zq1BOS9AwY
6jgTVm1Ld5MMR7j2ge683irdXWFPkdUAi52BX86tCEvNMHH1ZR+ieiTcdR+dB8BRK0ar9bhR29ps
PGqxBt9IpIbk4I0j4rMXGiKd4Jyc0tDgSg6yrQrg8dMfEBGEv/pbnn8letSNWKvEam7j9sG1yy1I
kmKqsUmk+yyi4MGys9SAFl96QnOtGQ8VDgw3C1GODFh6iq8iYMARswj5t3mpZJceSAJ+P833UyKH
C0PcfKEaAT7c0RlWxKD4q3G2VC6g4AximBYbWVRHso+YcDFzjKCUqckd+Ua3DTsfLiaDH1c3Gnul
8uIf9pUhTkS6KnxYYPw5ys09Zxno7HhxYuUO57zrmWMqr7lj17VGIh8rLJCa3iITjTykHBwXR28s
YQxzbwhHQ91eCJFVX7okk6aXFxJBGNb+UiEP5JjJ3hpLJtMrI3WDwM/xy8kqNBH5H21kqHWZLquy
Ort7ZEeHLVmh9egstY3/yD25uDBOQKtygaN/WYZ+ObSFs3J58iZwxsBo/XA/TOlxsn18ZTIBaAHV
KJTMIyoMhSL7gzyAx7yS4FX5UlS2MZP1M3jwyG0FhfMJ5TazRv3f4tm09EpDNHvs8YMMCkKKlEsc
oZFsXMGAmO7m6xAUEMQvPb3QCa1pCXyd5bsvGqh0tHji5a75Hj1QAnso2I8NUU9Ayz37T9ga+cSh
mW63swk+VjwHZx59kwpJWhKi477JQVA327uKSuOwns9l9dnz/FHtCA9r8KY3G2AhGb9N0zwXXV98
tOOzcsrApUg75oXqA75p1v7Us40KzU9JtdRLU45w5WvEoFQEfh7xrX9k61SVbNqOHfj2UK1XfwnG
W36FlTQBL48G/SijAAIM993ulzc/w3ixTIze/YAPIKmiAInGgm2yB7x+CycIak4iKH6ofwA6U7oU
EuI3j3YbfLt5VcSKvSjN1RC8/WUSz7dhy7sMkG2yxAWBR0Bv5RGPhgrTZInatcpWbw7VWU8LzMi1
f4c/4HluovI76uSl4X0VKXMBweFdcI28DOEFBgzalmFgER46N71c7LUhnZgcPhQgHlMD8JqBxGtc
DmHp3gjrU98Yl6K4aPR4MIlUM//sR0zNqpGvEzd32oH41odg7SG7jYQPYrq5phkNV1w+fcYLFONl
jxr0duDaL9iR0ch1KxokgeBxZEoKXIwJo0fNFW0DcXl9J4qjQ98vJwJE3sv+9bgexlwCBpgE6umH
dOLvIg0hiIUh8za5SqZGFIDyiKyMTcT+26DtFLySDP3vXrqsesuliAD3CwDuFy/HEMP2EaMHNn5L
NdFj3NSHkR+CLF9tAskZBFL79OV+7vm+0BgOgPWBNA1A1DdVU32Sof8PSTqnFIYejDRYHBk82bEl
UYqpCdoo/J/PYS5xULsyFv8WcdAdYSaqFmLLswGHi5g5VBGK5Izp0xj3H0GsMHaT9z4vuSfTKaaO
htwUS2lmgfjZe3hKCAtNAnPUNG3k0Qr5FKYBb+Tw08fjkvHyt5S+HVU/Ki71B/UX6T+3AoJLWrrh
jTrrZkHuZvH07I2Vt29rBWAQ57hpO42xCZ8vVKH/5ZJ0xXC79seI+jcpR2xAOlSmrFO7DMxyVICN
jnVPe797nYzWyvT1FJggy+xzNCRi/oXF4iuKh3wCjxcPifbE2eYbail7rCBYdNinCaEB1F/YZNYi
jTf4K0YlFhPxli3/Jsc1BYybloYPOjmLl3kWEJjrfKIKfjTPplrlSvG3USZ2OvRBPbAvQlSXbfwc
eNTbxcOPJ0kMh+jKlBFlagT2sqzObe4U9k+qOostUrmA5pGJvDYAt+Y2g8H8Au/zyRbYn5Sel8Yo
b+hTAbEUNj5bi6O7LjRxKqU/n2rsUiQtDz6jzBt4T9By73sIRFfMykFBUMdklDGwUR8NeDD/XQhp
NlZEGwGaYzRPWTGMFRyLgiV3kWizJn6xRGwj2Bkrk/xOEZyr27vVN/+UGfdQu9f0Hc0tZVnci6mF
O1sUF8NdpF3aPo6w5//xzuNWw9om95AWQd5kPbFEJI4C46rYphECch3aHPENUjUWj/gI+3efA1If
Osg/2FhWNctUsSOJEZ7JzLx6f46M6t8W7ry6I1oIiDnHOWjIdGHIwOaJZ5WCNHpVtHRDWIpdW06G
A2/y78gVFdIPALEWI4FJ7AFjv6FNfrLmQBIuAMiFo3wW58U7Ayo906i1rap+nDlCDushco4CgHGb
arEV8me8sIG8nfDu5eTeol1jbKi/dX+kAie+HQU1hbhtGQmUi38k6yqPz18oQlGEADTiat84kNDG
398zJAhN7ZSuU0eaV88kpqXz04M7d9zwuiBTGeZ/pgb6+FA8OgdNVQCtDeJoTejUqPqRqxPeIo7+
TG2zvIG5fqztMEEub9w+i6ScMc0U/ed3SH9jrRqHwHQloailjivgjSqN0L0w1F3pVl88lgOWUyGQ
VPPshM5T5bfIx4hoX1jcSg9cNneRVbDEni3AWn5vQFmvu9cDPxG7teu7fK7UDHCK5USfc2LHsjNE
d5s+SqYQxbeLzCnw1BOZbJA1lWeooj0rhV7vNh7cbclBl6GKo7rq1yF/KLeUNT23TXyrQv27jkkM
3a75XHcd8nHndJgHtq5ewMjnjYr1wFfpy5wbfrODtdJIDMHnV40F5DEt/MWd5T3oHwhi2AJLeTAF
4rljeNyAvSGMnJHLtq159M0v1f++dPBLpdK9GQVFrtpjjKlhpMOS6PcDFPmfqAiQKmWe123euY+M
zDYK7tv2CW/C4JpEhw6A8GcWtCFxbQRc4yBRKrpoQ+RCnFOcksOlFeoDBx0QRS2lPGjGkmV16D8Q
v1ZR1x4EnIP5nxyU19Cx4VB1EiqqiiSGGq+8YT4j8Q/Y+m4Oi/Zn7Q371ai6XqGHYiPOebNEBZrB
MQyZJMOX21cSNmaNXF0Uhky4xfOsRj4oXTqGKZEDy0VqxTRXyzA8WSiuKZGOGohUxmCIyXK3YXZ7
E0RtSmKABj3DpI5jELz5BXSCNG8Qzro18OCGapPMHys1NWtL0NdbifvaQiyq/9J8RYdLqE8A3HVr
A4YYZ4wKl4uZIkVzy+7X1oqo9UT/dQ4m/ir1eFrBNIstMFZdGwQI74zdYon5zXzOrP25fZBsIqZz
2FEnYklHXil7YHJEBWkbWTyjV09RGi1mjTJqdTX+UdUYzypstDq55gSVgROwt4Vr/bJ0WxNyAt5b
lcxmq9vNNFld63wdpEWeZBaeDGNPnJR4S5cPHInr3tDtvcscxe37EVi3CqLcnqs/9QHACxpLzwb7
hgszp5SDAnr6aD31IhzGGh0OPQxA/IvxhaH3B48N+JlA7lG36xOtfuLQRJoNCr1LUmGRGgjUqaZN
DAzP1+Iplhl4mnBNW7xCqJltdQRX0R4Fre0Yyitf54PIgDHoAPpCP07ZYvXonL4+/Fxw0mEamm3M
+Xo0NfB/Tmu+ujZ7eqaq1RhpBZsumV+dtGHY502dO+1sMKD8H1tVltxnn5XrlANeqoLBIj6U6HnR
+gppkWAgQNeloM7VWbgf0Xm1i40uRT69xz3hx4Gx3Aa71m986qbuW4lK7a5rSGUfY9oE83N+n48+
g+hOwPOZPAyBUaPnVVV9MVE+6ghIyYqXiVGmMKzCwfRSnrjnMHGTJ6nBzXG4O+z7s8XjF7KB5obs
C9vABz957xmLaD/OnyT9QobF/N4h0FZPv7jJOQcoN09ca/cRjNDY0yA7g2h8HkUjCSHXGJhq6tNK
TElqGCTUk+m0CDQ8SLuuc3iZLTqqhWjjkH9eu/im7yQxhKG2G9EBicHGqh9Cy+D0K91qyR2f3q2e
wG04Pa1IvMLxrr1UmR0WoNuznXktjqFCiloszAYfeGfavuPIf2EwgsoiXHsh8PrMKce2Vdgv+8JR
UdT75apZVu2GcvpTs3N2kxX5IULDqHVYrXmGEiPGx8C3W8jhaYK7tRkzCD8lRbNi4RzBvs/rXObQ
ihvtyg5dDA9d2sCVTodpygAKm2pUT9vPFLZwiaKutlKCBxwMwQNmmihQiixMIigOmK0aAbxJdc7h
nrMzy/h1wHBlP0I8kaLXdJ7AgShLv7xihmIadQJkfwt7CNDpKGdcZmmeQLO7mZ0jU9Tl8u93bc8z
V8A0SuE/efl7+K/S1QSe+ULPaQb73s47Y+QmFFxMNVWZtTRjM4LJAEcX2QeXMkYus2ZgSEPWIaA2
3xjcICRgu1k65VHvndLTkHR+muIg/IstURmbhVvT0WOrvpb4dVMHd688NtzGevxOwxxyX4+EwbOk
FO7JoBoTls1PkfcsryrNv8mPqg9uT8z/DeHFUGyIkbgshgnVQ9TveZzCMe1oIy7+JNIU+AlfSrF5
c9kV2vfWwdtLN1B90hh/S5yTiVfOjcVe966xpjAcXZRwLXDUQYolqvR7+A7gwBu+K80UcWkU1bHL
HMbrAu/s9uljplRUFFU4AeCGj+Y7LfOIrVAv+ZNft/9FGIvQb5WNlxXDgLyZzB9n7WngW6cpNXZ3
sViy8PFXZg5LUbu+FI4PR+bi3tUcVIjc3arDEsyxVOisC/xk0hNsze8MkM5UDFyAbUhBCXclqd4j
R/38esspTMU6coaAUybFVX2I4xGD8KDXxk5m/kRG1pL78E29w6Z5p5Hdvry7bnar4AKqGM9zx1/6
tO7k2httFPMIyvMHWUaYzxinUWOEN0b6saymWECpbcnDUJ1r/bvYQXMm6Vcg7dDjoLpCrbzlrO7F
rY/pYDuxUwBSH1g1q7S/tO0Hl1wuh/m2XvZkBW60SP9SqvTNYG8bBeuIuRsN1pOEfCdlu77fsuLw
CvqI/+5qtVIInEpoP2aqDeeQo4UE7H0C7OhKuH8JWy6ppKYXu6ZVU0Kr5YPE/tZ4PWGSQVo7x+GX
MIM8zBJZCJT3kc9Z1eFXXAUGamOtLfU7rrhon0OPyq3qv9w4yNbhVxRzw11QOazqYfZIjjUnC2oi
kMavj1D/dp0UcZ2yD4sFG9t+Oz9WwY3XhkbAsjosfd7C3xiF2a/m11ns/u9k/usvj0Y6OH5ZUCR9
AtxFw9EV5TLlnLZ9iJBi7HXd35V4+0ZzbJUQCK8i5gfwd6m1xgL17On2VUfvVWYKxnMN/cVTecT4
XdcOPLmVsxyH7WYsUCZpvX5NvF91i6GJtnIeKjGPdFY7SCZSf+qJs2jXu7VLeYrgfGuMahwXXgBa
QNqTfnRCWXzI6f2l8MndtjFyygHAzr+uegs8AIj+b4dCW87p7BhVvfZXdZOm7lfu3m6xRfAfko4A
Q0BHuhMnxq5cMUSuZuqDw4/oJNln7YEbzR5MyzBFBx/RH1/Ze3NuJ96um50Hnkq/TnFpLo/H9UpL
l34A5Nsj4EPglk4t7g2ftODL9FHwJMjGqw6LDkRB3o2as2aqIpoBNUXbEieRF23xg2r+CkNnVXGo
4rdy99Ha0IrMbYWYb6PfV7MFZwuazZwf6LcxzctewDAVDCul5+0u3quq42d7lVXPy/RmiCL62w/r
CPukQiq83UwmUte5S1h8fA3uECXhNUe8Hm65jcbrPB3DKlgplN58fSldgbnMID/nV2qb/xMKKIV1
M2ptH41SRxjq5fGBq6BVORFsLhvnXIM00K964XRKsx9linKyL+H7r3CjTAfOfuQE//t82xBU4ymi
sAtuwblCmrdRZKpqFD//SVp4k/TQVvr+s+xMGG8lyAJORteP/LDZtiMtNbFo+WWWlGwqOnxjjRbi
ZwLUuv1/6nNK/kIl3QkzyLuJEsNNnVpXCkw85TiuN7xuItjzOp9uygFoyAGe/Po4RwS2UQnAuelA
FW+zbovrGi7rW9m89DxQrioqLE9oyQvIFPZ3/MUMmBVD2gmvlEnou1FAQxZZENkQljosslwSF0AJ
GCh7GNKp3FMvYMCM9Yipl/5HtG0koaFgAn61hrRtk3kmUlrBbFLSVZJ/IlT8Cc1UrMkJeYBduCrA
bY2+QB04SA8tt58zSSZSu/FWM4xywXpMqcJdcViZvfKV+HSFtT46Qvs9D6pTzqprwr5vfiqujP5P
nC+jrGbSh6tThxBP3YgvVRVjIdXrKL6dudDm2kCe+QqsPQz9gb3Adug0RDlMlX0KsDqh+3d7MOKc
/8CrNhC0EST96k7MjJWghHGWp9ghs2wJSZIZLHQXHTCban+0N4LWYWCWbXze03DumNVN2x3/p4Ut
XsF16Ei+tD4P7z6vEo/jzeA6nkTHmy7rUspr2eHR4DfWyGzx6I7JVhhElzblnkidd32gyXt0TuCU
LXtGT/vgGlIUYQ4vfpXPUlxLFjUNKKYyJVud08S0AMjKWPV8AxHDKiMM/CRKDlumNSsJOYMp2n0g
FfU2c3VltYdDhl04bm3AtlMTzBelb/A92I4B/SI4/dRRV/Y2r8VGGG3AM8xnazMUzjvuLtz/Z1e9
kqVJKS9EkVRdptkNnrn6B/kw04CoSZPQCdfyafMdOTu9F2rYZK8fvziU0xFFFXOXicH+Lr7vlLBk
mZS2lYu4Z2VeaRoJl4i6FQ0TIo/r9siCnVgdyyVfCZdr9I1FKIMsBhXabtD1/JZqkOKsJj9utvVH
UM0REnu/5Zv9D9XEtTw/GmQ/b8vsUZ0IopBb0xK/GW1SZo5zELymhMyJAsGz4Zyiz882gIaVDdG/
G+vwkF+yHWVoYpo29uXGp7r6U0yQ6o1VJqCqshPSRtYnwY69zhqt2SFpdD9Zo2WP2yeJxGDzEaL0
erGCsm7orBNPfNkIv187JK6Ca+HlUmyIpxCpg+iR/Q4OpQOipgrGSNgjHPGorFUxHZ8gNeRusb0m
EoR4GdpNCE8bmsxFOLNWzTgHJdGzccIsrOZIjSHLOOMZ8/aqepd5sdhiV4xTOrpwDLpr3nrMFiy3
DwlI7lK4xRBOZP4Gd8B253e8ehjL5IdBrfVG9rQjHweZjx1wzvok2Irjp4Slj7WT5PuGH7DIJcTu
H6OKe5W5VW0Wz/rTCNah4bwiIctc38Pgjlb+3qOtLNNfVkzEbHgwuY57mgk9gMco+YDM+nyMFhh5
yjUWnbJFWid4hcEIGTCcnMDgjPwDIwvyxP+O9bvdHb8ATiIyT3zecR93l60Lh6NR1kWlQKQpqwvq
MN7teNzAHEYFcaoAghRYhJyF6GlsPldqdApQnghBQzvfUS+XTTbjuq5epIR7qIBiWwmeees/y4wc
rrvG/qPcc73nnakOH/UkY30DPe+LXxa4BeAdM1WRHEf/0IEBGGtzAvlw4PN6G3PEbPKkqs7hR0Lf
R1XvLMEgdB5MmG6UdLy9jvqllLnRRQXjvJNNc06IuMVu7fqSyheFIkGTxVfkaKu5hVhhRMT72jtL
2TtuWhkRpo+93dZVBcBOe4McT/38FU0zMQ2fgIZ+ahsaFixdEBkZ09wcbStTQ04gKe2c/wc04MKc
8ViCPFdO+mWeCySxgf3Ug1WNcaxmKSD587mhh4WEvLF9K8Gtr7J3HgxtUK9iJSyM++wPto7nsFjg
aGFHvX1ut1P1GZrKh4bJKcnu7LBFprIFeJl9d+gvXTn9SWfB/af4zjDBYIwTEzMDg5h/ghjpSWMX
DSqu6SLc08e/pcRmMr4dnyt0ZsFjX41hrTrjUHop529R+auPJEVWegiT+Ygo6tfJcY0adXugULu9
nuBQ43yGn1y28D5Av7RtAnVvxzuxSbUnxLI0RkLnVEWqXv62lVlJlO/yWCjMwn0IzlPiTTtMYBO8
wdMHLhEcvox6kT8ZH1CnFWX9R3R3JkaIzcsNyYrrY/+DeyrTCw2ifW5ztVxBAB9qAILu5WlkBoMV
dBW2wr0qtyCBr6NgapgcnL2ki5xvI8y26NT/32lPeGXtQnv4jkXAwr/MPMLVKoZ5kwKvpBM+uAPJ
XIa428QqF+phrGl3l0LzYaRrKtesSpJzKWQmOaDeRCjypMGMGGiLl16nF6VuWUgO99eg1zsyJ1o9
S0nG4FT0OhwTtW+6d4oqkt47pFow1W8QUzt46MJKOJaoK1aGClNYkzqAoF+EFuXBfqbyfSj94mrB
8WC+b2GLFi7W7GjlxssBn2xuF3bLtjzJATwYH+dSl38Y0nuTUxsUxhpXUUFVuJiiD7RoSdjEfn51
YVQkTooWX2V9ILj/6qkHQw8MHSDkCRnLrHKfPIRV1+ncVqHUew6WhIblbVMkHsaXUpFBuPrb+1k1
N+8XE4/Gpq4Z9daqzo8cmnH2NeBpoUK9ju82RTplwUL1E/O328p9VFIvUkhOIlOChOOwicGBu0mk
Zhh/qSCG+u2+T8ZmCkKTrllnxef2qK+m0GSLIWwhjJQ2o4R/dqMv3pvIVU2utF9jNyIMkgvE27NO
JGfgP9B0NwAxVOw1cOaLnndERZngAZ9pg6mKvRtmHwEBxATzcTe77nyd/HqJPd0jpvyHUeaZ6/WY
w2rg3NNqaLKKyVVnOXsjkK/iGhg0BqK29UmKtT7I2OzpKHIMyc4t4KHz+Fv7SqCVLBnyZa0Q4/NO
KiwOYKoN/Gete7222VEUn5OqzBiq6OnoS9WPMyIIpQ72OGRFTMD5PSd10QVFh6dWGL102V4AJlZz
GuQT+1N6zlDlEoACqw3w5/9H8tdHsr9CJSeBR0EOtWrF6lzfRyUsc9JghC+e0atN454JPblsbIN9
/uDlMHf5oTM/ckuYe/8L/aB5puOhCTlwBwL1RhAVQXR37QsEeipkJA89Fu2YYweSN7u8bPn6wIqH
XypB8E0fSwvluWQtnrN2aUihqcHRkGIiJ2iGiEbervt1xh6nQWoq1rhMumtMGL3yW5tsf5PXxYo/
yTyMIurgwZvb5vF51NBa3W5SjdjEh8plERA2FfnPCb+/hO8wDvz/ZvHKlvmwlctfJLWFlrRvPX3m
Z82yXcarxxFJMr4nYkIU7E5XFsc95Wx7lSXq8kbDDLJAQ1wNcsTyQAfn6tZKWEXuaOKprU74Qrei
4HVaPi5X8Y5C9b9ahQrjz2yMMohru+U0CftuBD9n7BhhF3PtMnnXkr3V1PEIVKRdUeTJJqGJJhfw
jifRRj53sP/0WiH/f/hBaYkC1tOHYpmY4zrW+wkRWq6JnXeColcu056Fb7z9LTNox0uK2Pl3O/De
fxIwgUOLUZUVnhvvMAZjzlYLnSAbD7reKXxgFu9twlWyKP1al3V8bKVhSoRgyNSFg/D2JwjW6WeV
xeUKyz9ytAmhSI1Mz3IB+ffGW5swQzTxZNJAm9bpfLgL+wC+cd4p9RmeEq27FwgPcEXnwLOsgs2E
qn7ZQE2FJJF/aszkzP4SspJjY27UWVZ5ifjzA+6CdjCmFhpZyzPXqY/Q88nlclU6IxE3zBCINxLo
Z/RUvhnpZNpw0GsT84RLUHVZM9Cy/kP1H0Ccmmb/b6NxAtEBQ7IcxOGuKLXAYUptRRD1FVmbp84W
zIdd2oMF8VXjP/kLl76bR/IKcBFo08mv+MYcox6+dCrX6dUBJ6WdzNms5HZw9e+hRePXfsE4XFH9
HQTvRkuAnFyLbZXqO3R7vWyHaOpg0O6vsDZVwvV/oQGhUqmFcl9dHV4l1RXygYEUFbIbnUOk0E9P
AozBYuGvvqt1p2MUetOldNUIr51UESBVaRWhhyYrZaykKNkx0uGfTcSLj468vCCOIMlCZRnX9XP1
qoxm2Rr5M9inbGPDYTNmjfjA/buRBCfzH+wVMPNPYWlfiM3aZ3Ah3J8oblNeKVU92wHyv7q5fFi+
7jMpswb3eg6rDoOldObt00+sUk0UXJb2p3DDGLRY3zftuAjGJzfqg+mxrjJdpf0luJE3UQtcbPC2
qbO+qUWPqQXXZsHE8EJjJ6c5LvI3cGAAVsI4RA2VqKmao84X7q+U0rHhlZqgKJv+30MRblGl4F8T
w7FSiLPZ7hhy2r43BZXo72ffs8wiTniNBCCXJsoRHIbgq0gRD/mQOJkmHPK+5teBeK8Ug50RJPwO
VbhapQ0VUxDI6PpvPdXeack8r+CbXLikDnHgffqZvN0bwTQY3t75wSG9qa3q6ETJL4EWofCKMCLs
In/KzhVbcTd+1yC2PU1u3vStSRB4UHSd0mH7JlH6AmzOlzL8rUfnzDD+eMoxDrUZNJy3lFuEkBra
2n4A9KMzHlG/fOy2KXHCKkgTNlDb+z54zor8D0S9bX5mp5TTu6LNdQbowqasOCc6PuCTEPKMjwyj
Au6g6KbDkZXgD2kY1pjT4IH6o6oZwNryQN/Eojw5oOLVrl3hQZAMxibJxeeDWB+7b10Ik5mYNhDP
05pM01FP2kGlvq4USkqOaJQ9Bf+HFHyTxE0pWDmT7AxR61s3ixGY5QEcamd+lotv6KSfWuOMV40S
cXyZ961GSkbHn1AAM49HE6nttAP+Ug0KCY6lMhmB5Tz2/shASDtrKR7SIOAtd4TTA0pLLQeXj14h
gH32YUMLB8qPPofJbq2KiYr1odFCHxTox+TmiybrNPUt9aBiUMRCSKjA2bkUjJeW6a3Oz8UeV6bW
QHpNMb5aTvezJQ8pOyfgbPbh2nsMq0P37D1Ed+dU+CpfyzeOhynWhbE44xsGkxy1BgiEG8XzuQC2
OcqxEwU+DmZQv7wjGCoVNqea9jHNBPUSlg8u5/un/zeqQNokdejfasGoi/aziCEGrPs2pwTt39dU
mWhj0Nx7RQ3Z9d9gVk4ZL7GWJviSPo0aQ8efJ6B/P4i1cGa0E04tXLZ62x0Qk7JZsClI2EB3ueVR
gW3PFi+cPUJwRLHhwubRp/IwuXmYzzqwcSlOPg+khPnu/M7LhLgmj13H4jDHZntOwSwKOGgquv6U
i7kj551xbATnDS9MUNHvaDsjl8DWs3IVf9HLGZffO0rs4TXYTcSURAgEWmi9b0AuVIjDnj/SL2Gh
zWNj2EPmXR/XK91ykP/KrcsYqZc/HCsZZJ9PCoFd/V9vVAA09WH5gymstxMF7FUdc+eXVVjPpemZ
32YxcpRQGO2PJbyBFxd0P6E9iZWefMKDcHujNx3aKUP6E2YfUpLDdNXZaDrDHRR1yzfMTQD6fikG
lGk9HJGrWX6psr/oUYyNSXwtFbw8rR2SE8zEfbERwKgXbqIDAfl3iaw83xgm3l/sAZS2KlJ7AaeS
QKvwb3fSFnmELsvgbGx2tboWEL60wwCygjPM3/6MA3GDJPo+cMgQr76b7EW0u45Tn5QVk9MlwOv5
nYRrBED85vbxpcO6eu2bFw00CAE2dnMXfTTrDMsC5z0ZOjea2I+3dCFHCqBxnMrvc+borMZpTAfa
gcqpLM397KGcFeK+8YiM+PPsQyKVCcXRun073fKg4fMcfD55o/5TelSek/hll8wxirv4lIH+bKqw
0pWaUhPaZltXFxGaRkqOw5ewErmQuxiAD1rpFpSnc7JwhWQ3r9HJu+hgRgM1l5S+qy9CC9qGSKOk
zPSOs0zInKQDJZoEa8FGO3+fpPUjfc3tb+UaATILHU9Gse3HbJaPvZ+H2q6w0xkjT5zWYq1Q2MY4
mk6CfVBKLI0EiBnhwf9t/A24Uz/KW7JiMd+XmMlBvrivKsqXBAQV5dS/Rt7X7Se4Hbht9k9ddMh9
Aaty/6MeQU31TYPIY5xox0UR8r9sE/dXibXZypC1MGsr6z+VrQK71pvrHFPFJ7u0dKT/acb6XcVY
Q9yAZsuEyHHt7sPyJCzfiv9aPj59ATs1hE2v08toqf4xUVYhHdXz9tTskzNpsS59C/OXr5Vn7q7o
cT8xr9xYwpH0S5+zo335T1+SJZKJUOzb+M/dM21q4e1vcQPwQkPZOSUD+qaW/XuVZaQZI66mQ/UH
CsQR12NCJGWt1dIHHLHvtBmVm3AxB5uId2YvHx7AZjMI2xJvcuXZpRem8YZwniNlWrjyJR2c7gf0
UYC5bg+hmWsYjle0PSolwaXLMMbfSAQ8A4oz/dMLLII8vNEreNz7YCiBWxy6UXY3RvUS30Y8JOE6
d6jphql52ifSu04PjE7yYZl7XzGZ+STzLW3S36sVh0xdMIzY1ZQhlUCFWDte2BEU7XPUjTk0qiLP
nPKvD2g/uQJdQ1D3RzeuK+GlmNe0sOXGLNt/roUaiJKBb8fd71UhMsJwRAyK0nMKxNN1L+SLUTgn
UpyRj+Hw12lTosspppDFrA9/kFuIFrErS4Kz4qoN9xAU+wlOV60hcP/PeJWApVLHpFabw8UCFVKa
3OL872mnBKJdShEvL1uaSn2Je+/PblXQbBo8cHIfFC+sm0Ka0yUtiFgEiZ2eleNrmT/vEjfuXpKf
3sqHZqwvq1rO/lW8vynA5QLlvHVJi1M3AHctke0ADbEiLijkCwFBH1JCiGpe8TCzHhbb8lYg2hc0
wESzU5vnGxnieqqIzaXFuJkJyj/nj8hnn2Ul1U5W4QhwEQyOVSt5mVUPCC4DFFE3NE6VG6vYs7Q9
pa5J2btM1UKOvq2jdo1Xc1EAh44ISL3AZNiu9p5eSZYlYNslwCzbp1dJGUJiD51PzWBRJHDnq+ZP
53FGzMwBLtSrEnZsVaPQ7oV2Zfh/t8E942cRmknLxlxDjshgZvL25E+LjC1frNpfqvH3mWu2MInC
ZnhCQicx4uQbhesVs+Od4WUsDB7AXCMBuvPkjoO0DKTcKoFRNZXwNm6EH+J+JBFiNKfeirHWK/Er
fwC34QNRxvb2RKlNfQpaQmGNn88NvMB4vtBRM9j9Nvf4H5XkYM6fKbMAHoR3J0fbfN1/PIM7Au9f
nrq6WEvaHBmD7ienplpKWs4Zrb5l95TItg5XE8q5wFiTgSyJFD0syTWSJVWn2XbqKxMykfLPPBxY
h/Yv1NB2uoOspF+K0BHfzCB8nvtq9CrAPJqT2/WTzlzKyYQS6t3b8Ewmp0xYYxS3jjY4f559pMYs
EzrLvfTJJqt/Ap0/FT4E9XEFnxE5wSPdpfeLwD6Z8dGZ6f1Syq3CGwVIa5C8Mq0sphX3IWgkkAnG
0YPzs/rsHJoCpsokm902fZmVp6tBoTtMjvAjCME+F/JgrkmCBuEwQsOHXxv4hKeZ2yu1Lh6HdMC2
nU3X3dFhrRknGkiN11n2QYIwABomTxpd/+WBRJZ85OvDKyjPcbofANUXPgBmwvEcQU7zho0P/rHD
VhqiKMR9Go8sG6JVbINxkJF36U2zu2vJ9/8T/vW3LMjpVGccbJAaXKg7hdABUpIVmisr3+Hcgi/O
D/fiWPLxjqcjOzbiUfntBaXzJXUHH4G4u5ezy+4++vXtNT25xB0CXb53J9GIXWKtPei2aWP+GjYN
L7BpDFBhEO+XYDSe2F5aZVzWSpLeObsf41KNyv6SH6/R7N2ucftk+esVkF+kikRbjBOu3p7+h+Xi
6p+70cLPXSkVaNvqnoDpNoDxLaL4IiW92GKj36DPvzaA+cYRa9Crg6Lno6ykNUdKSgF/BFhDm29U
7yuQ/RVlRw+vp0sETh4Ws8hfvVzXLE4LaAw5CUIdA1jXHfctbdcRivtmGeGQSp4QG5krMkObdErj
DzNuhaO8Y8bASV9xsHKcpFpgqIg1UkepJ8jCzrM+qNCgfEgm78/9lhgKyqrNA5ufRpqPRmwuuvRn
BGo5a3E/Qfxdi6gskLZA7ZRB1PeW+DQ3vSQNDBSBx6UWLceuHGGKeCbzC7uuBBOWEuJ+QQ8OIITz
eoTfyp504I6pAzi66TFHNgMRw8P1oUvJYW4gDPgHKcA43E40qKlHVei+2MTRTMlw2e7ZLSwdvfOF
qG0T4efqfejvQ7pcHICpeuv6jty7BGC7psQ/vLs5c8cFDjeC7yUvqNxf7FzBeCbwpcp3U+u9Cos8
ym2ErnxVQp2eNlJJzOtJ7Gi2yJ8mDe/wD7HARUjUvUzqBz4W2ByftmgMYda5RBl21DprPiwHP5uk
1ONesSQ07OhpSqjOOFMhseXAAjRsJOvfv2b9zEhh6/FysGSu7MTu9MJF5UAGBkVpCWgDB7PTrHGB
AG3sdYDVelF9Vu8r7HBVzV8pTFVyf6bEtfr/U3R7s/ifp6YiFrw9vyYr73UaDOGfNL/l2c2nSDeh
esvCBguuuEkyaHyHU8CqXld128GN7X7NlK7Yi3IVdDMOxbBm1wJCyAhF65jcXn+wc/4h5GSzl2HD
U2DTM/jYxu4Q4YtZQviwJUHXgrD6AC4bJFO/Z04lclCgida5zfazxDx1dfBXlUn2pnuBBUMUyFAd
/kF478S1FD7SYRmUApq1y2zUfeP+9HxBO/QHigKoO1bEJE/7HBdd5wt56IGQu3bng/Gn9nNfZCb6
ke7tYqohztXWjrhz23hcqDBaAhingXVQguhnkV6sRFmClUCtHS3rBqXpLKSwiA+hd6+28nbH51aB
Ng930+GxoLF52d/ZXwvtzKjyTdz1tqLEKeXFxpaiWgZecY2cjLzCsk0uVekQVtUyp64tL8zVXFX1
2cQ/AJSoDrJS/c2+DUQY3Q/nqL5catM08iLBFKoTKyPmF6DarZFqJXU6fASpXYiPCl9gLRYYvRs6
BjIhysZW7x4tQqLXD7fo2QVYOZwHCFJkkAOOGgIfSTZO8jF8tKws3rF/tQ4H3YOymu9rHLNHLyzl
LAYr9MRdSKpCOFQdIzliwDL81vG4whYdCo5m2bz8CdJaDsJLTfp9BEU0iO25vZuAERF7LHpuFVCD
h+M4COdTnQFm/A0MUyHD684kvGcqPkU4AXjOCMUqfBSAUV4ZEnw1mgfUOTQjmXv6hKmYKM3d1rE0
46kDSPCLQn8L3YSBDW4WQ5UMZtKUxJ6VvCW9huv0uu3Tf0ebYd9SWeKCTWKoXaVlcO8CRw3LCul1
ZhZCLuAcVL47YPyFfSz6FzeGX/BtAyKD/ESOfgEkuOi+bFmrOu5FTU3Q6Q7OkSGIZy126OWPrcBv
/PJMovBZVAyXuFfVeImqU4z0Utxt4SHl0KAdaCbcMsENN/5XlqFBM4cevu8RDBTLnOXF1j7HFLku
IW38WVW0QvFb7jFm5EmKuFNC1WLWwX5A6G8WDLbh12faZd4pY9VeqUrCVjCGEdrLU1LEGLvE9v3q
PQAuI0tW7STM8D68bxC5u3OYf3mRTaFsKF+vfVR2qSJR5eAdoy7Zg8YjbnORrKwlXaioQExR42LL
dgJxjv1u8AhDxihdxh4bQ8VVdvTaClrAA5lL6/l/3tgRkVEb45VXAdgpgswx9bIBOo0bL4pNpJdx
Xmx5//fNLWnGr1U920BEKu2NO9hZ5D8m3zqETrYimVgVcuTK55T12qWYttWUpCDmTgTG76Y7EgMe
5TRHoSQ+H7KlUhOWpqI0HFO/LC9cIX89LL9rbta2b/CuFMGRfpBr54DFUyl54sLLG9w3TAb0vfoN
tQlA8PTNslbjjPs8xaIvUSwQgAyApYUDksYFmY/MMJmjoibgPAQO4SiA9PYzb/t4u9ql1zmuIvhD
GxqhHrVozzHbECPf8oriKhaaq7kGHtcy6iWNwHCzquSHrOrbOlxrfk/bbXiqAL8tvnVBCy+KMa9Q
ZzliafeR3FLDiZ4ZlR1w0nd2ZdmOUE+7W/yUr8YKXKvN6gb/8h20+NiiJ9+OyShKjjVL9WU8Neol
mWKTjNgEXhSiw6FVWpvsjrO35gYEfV421x2+av/evwcQEy2B7rX7gzaAyFQNRWCaBFUR/kgSoQKB
ivdhxyiNLyGIq24H8cpUDNX8FLVkQLg5CLULcOgUWFmO2KZWQKdw4CFCw4ktWVGKcRgGYrQE+erV
5WACL790ZQiZCMbhKwmig5Xq+eHg/BoUrh6rrCpvICXCSWw3KKUGqo6H3xgaM3C68UgPmyJDCUcO
0L2HlPYQEhi+8sjq8O9PzAqBRwkKIb+Sr4XAl+tuHj61Bt24alis0UqZo8YOLedHfN2OxqVLH9z1
ZCkBwb/tpoXKKkCmkXluOw7+e6ixa98dO26kACqxZ01bq1gO/J2I8X6FMR2/F26iJAwwVoe4rAfP
WQQd/GP/4CoHenz6H0RkaRsjrH+rlwWXyzgwnNGCGXXL8QHfaTvo+0vyfP0Zw/BFk9X9lBCD5143
7AkmdulXjJmCAPkwi6y9RpPMuR/q+qFCAEvdcHxFccqJ0D94rjUR3t/ds3XMCkptTU8qKdH9Ugyg
jS61wb+AOYvdU8UgKrAhbP9KgtJ5VaqsniHEqgrVUZYRRhGcPyeYKQUEl9YS9tr0beKSP9hHROZi
QbJ7OPb1pJYICo0mXU/NJGKjDz2q95bfEpixK2x7XbiZZGucgWIV8038KMKzlYzM3WlG7+Acd9+t
7f5X/A4BUk744RoboCnnVRbhxZvtkfAj4mi+egZK24WxWF55lLHt06W7Ek1iV4BVJ0760hCzVnLw
HLwBp9nq4n8GSc8X2U6EeTnJhqkzIyWzSzRVOm4IlbfVZf0pCVTyfdxMCfRJrrN+OwAtP4vALEva
zsP2guP8ULeE6komFSwPtxhPgq/7UX/YVAzeCHUZ/a2xWsoBIm8Q2DOF5E/SuN8acKEvm4nnuW/d
kGrXfgD+yA64z+z1WzvJzqnAZRSLWN8zpwylXaERshLJncsvCr6j34tKg7xgfGoj8kG4Mf4YfFD7
1vkUXzYU8UtpN6Xpr6fGfEInztH3Wj/6QG+/NbUDUylreXGlfWB/5PKp/y4s1JGTR5fr6gsKcL/V
maKnzEQeCQGkkTAFYnYVzaQUOJNxjBki3DbXGmiPLvc+mPxzjKwn8j0FE4XXVDSlD8vnOa6/t4SI
LxBrjLHOQWN+/8XQtDDg7zrEQ/rm7ss/jY/sJmcmJ930U/nDAZlxfnJLSaho8tUgvYyuPd8uwEDc
78oq+qHLUCtv2qri9mfTa/F909xbJdkEUGSl4HEBemSpMGayzk9wrLGP07D78lQPyZIXx227mSjv
664n6b7Atj2fALCP5whbsus2M0acy956J5/X3xAw6Rz0C3s1kPX2pYZ6NjYFm2/L/AtqnCYUci5g
0tHW+mJ2BcLwoTQGcoIcR/E69GhLbcWvlmRJCGNZg5ThdyseBxvXoQq9+VhqXBTf2ArMW9rY8kgz
dK5fiaIzZ67VH0J7Hq+En0THo8NfCD1lHfV4Q+zcAz3647F098hUmPm0UveotYhIJvZbhYnjOB5/
TFyPDDvWbEm+f77/y9maf/gSdBgePhrcRrR3wg/Klju91RkMLKrMyqslNG9XpZKevkRaT2lqmz5K
9DF0iE7WpPY3I79PZTtRmaIzKfLVmaHLXAT1v+Z7JZ55DKK2B8D112H11BC27uRFdGmuE/AqYTUF
j+jL/GfRMJ3nJfmwHbxezaeZHqaseALgUlvWWSI3TvLBL8NeNrh2pStexr2LfbLGnOzXnr3a5hsk
damEl90ZRkTFZH8Gb84qSDO/BZY8oDjJF4pny9YQ4VmBjvg/7bAS+QbRsbJ5TtyG+D8zFTiAoPEE
9ihurbY2DJiehrHKD3FgVUQORgEAwza56ydUENR+ixxclDC2imJAbK8M0qLm9dbXWVjvd8yslPqY
Q+dM4Z5cP5wR+lm6N/ca3lMYnMbLXAoIxxIYDGprid8o15RVTy52xyrdSE/w2K9vzjDbvLIWwD5O
YQ0l8IKT5I0Yjs1WoEyIozhruTTvp61Nw6JFWxuyj/4LTMIybdN8anDNTIupVYHg8+HB9mFqbfgT
SVFtZJ4IMQawy3vt7JfseSHC8Sfpr1DUyU4Yq4xaVlX33sOMkBgbqC00XHF7VX15SRfiwDAa8RB8
gChBBQZ2Y5c3ALEDIu9QQz1mdv2vi8s7gCa3hETpT52FIwO6uY6vjZkGh0vfGhAUBqprD56/QqkB
mijNEld+ZEfqg5ZutiSsPmxEcwXFzryvvCL1dz5mjfZO3N/LBR7anvGXpyPQeh8rJDTVbDa1DrzS
Zu1WWiB+Zcxeu9Qjotn0MyeU8OCYN0vWCEeT7ybAMzCNeVpWVfMvJThcLiWIHfg50c4VLknHtvAG
E0c95xuvxvfa9qwiVQ2EY6ayAMIw+ZacPycG/fYi1h4/iNs7MITSmjNt3i6BOKQCzgO2pIibpHSI
xx3pS34cSqN2NCHIK+EViv4Du7KV0Bn+Wbr0XetlADr+MxMTjHxM+LcLTBoAwKlETWzi7LQ6Eak/
km6NIIkKmePGJyb6xRsXPdEZ8BMCqybfQ0F7uyzGUAXgEMbAXswLT9XLQ2fRIqS9d9MSaAvrdY4M
XG5M2yE2iecdEACmEsbqXP/v+tzIN06jCWhvApjMVC1QEbByzG6nL+qLKuoyV9ak2fW0WSGnWifs
qAfw8IULDm0OTJc5rsL+1jmD9VZmtzacwBbfadTrmw3lZJthVV1wpJ5DQbCGc7pI2oTL6QPWzbTV
bWgHG9ezBz0WfMFK9MKtpUuRrvl3YW2TOwAcwW3SI0H+kJNT2ntGFb22Whpe3ffmwy+iM45oMpkT
t5JfV6u7FrbOvG4Oe1UKjviQHmYcPYugMwwqFaPsT3yIhjpgPK7MdDGC1WHShV6IDVSVOaBHxW4Q
rfRotodYz8mBkbRd4G95Gs567PZx0UFoN3gDGNQQynHKpeeMrfhLq4I/Dk/JReQbIjVfRP4BLBY7
ng4Yv2RLxKDAWYIDe4zy/gjLbi2PXZAiMt6TOX936CUGNoR0jUoGjfOAxVIddifV5Gx2QLEJoTjg
Fbu8OeqiIAXBwrX7Jm6Q3bc54NEocxjl5ibTSFHa8Z9GviAO88BMJvq3UX2tFz+Qj5Kqp84tZkHx
U3tH/1y8vdDWDUZ0sD+KrRT7HN0CjV9rWzhEq15kr0ig+1xhW84dTrfQ3EjCHTXvfdzFu62gQgdp
89lexh/zbp0qIXTWPYOwGTNLV0NHpuA/CH7b1EO7rRPu4tCU4NaImnj90B/iRfjwU2Aq2Y5hH14W
hqL3dIiXtVWav/1wkN/T5UKUTift3Z1LimSNQazBlReV1RTZfYvPlL/7z19umP0BjCyIPV0y9Igc
SeTvgqkGDbJ91wSej1KIQDu7neoqiWxU49NB6NmN8qqU0jxe7NF34zG9245lgvYVPxD5qeA+4UwM
6C1JimOhtzgRFQCwv+jTgcP9AfTmiRPtU8Ur2O3sHTx8mRbum78gmAkR5q7BE1Nu5BJTxPiiSLId
Z8nnwpw7Hzsaqn1yBIdWypnRLLlrNkUHNwYRbbj5t9D7JXXo5JTmsY8e4BFaN1BWhTTvy2ERZeTN
ZqPprlWyr6Ftul30KOOucYzQo7M7HHPmja/ExNjhrXHwWJp1YCotInTSntqDGEHihhQo+qNwYpAw
OcBMdH8mpakC+dw4rJi+1W20l5f1TJThiZk9SPaye7+ab8fnvqVzelUI/GaNkDZG6gz7QaFBO0e+
rQPcFohZB+lnaN1zNPvbex8d3Cn8dvBOHY9Chs/gl0GuIEoLo9HCXnYRk0a3+UL1c27G3cfeaEmM
nc4oWi/DO4ji84ReplOR301N0Yj/yMNBvinew3N+oT/1rNtPelqzQ7aj91tFic3iS+XqaVNThhOf
VMamRoci/koNamQk5y4twPykSJgCTKPjJJHbQA/oQMIiCAQ3x6Y0soXWWXLPucfWu8K6qLxfpSTA
98ttVWWK2/scdWO2ATUq2vi3/lmOmTBhL4m1BDp3/UBHf886oT2cziUiI/N5WQ3hw3QH8/KY0kcX
eMCo78KoXGZ9lMGvyUZqybgfib4r0JZxGglXQqKbyHT18HnAKL1bTzAn9si6I4ZRLeA1uZEIPqU7
SorRRFwATkYy2h8bcASdW7wZ8rDoMvegLKC2K7mn8zpihX8FBuxO5gEtmHx+EAETHz54CqgCNd3t
1v2b2nbXm9CyzVP/86wX+Vh31WdeKjMH3mcWtGZsrNexFoAd9u8abYhyg/sH5UBC/1cXPQ1oWvRb
TBg0AtCifS+P/M6DlR93FRgI0jE9ipCskBW6fl/jD9Rx8Z5T/a1y+OymI362Nk2cG6DZ533PDm8V
q+57Lwr8NiytNsRrrPvGHm1IvYKDtjKq/ogcmBWabY7YoAYPWTNSm0p3OAxKBJzYWpgstQd8aPA0
ct1mlKD4fXNlM1K8Udx5RWP0DSNay19YAFJLwXufixBdpLHBb0sivZZyDJPI0e2poTFijCJqE5jC
oPuR/AocuBuwrNrXLe9mLGGu8H3/8GoSUkz1g20DgFpdGirsUTIZSBDzfjnJa2mdsFPvkFfwKQm+
PE7N36vsBv+KwJ9O/wEuhRxd1CK2Tetlq/BDA9xB3oaFokyWjqxhgH352890IJ8E9fJlCpkkd5B4
cx142+06hh2tRqdRU1RI8eaTJ9pE76BWrIYRX22bzEXNsoXOfw4aFDacJuzBGxrHMTKPiNLXuodg
OhAcfSrz+Z87lf3KkqxXQnV7YiS339M8i/Y0nCrxFgtUV5if47fSDMy8XPTLHCgScXLAy4FpQ1CU
iVhsFi++6Kb5tEhqRlqgkYdhku7MbhhGUKFlIDqtwDe4FldTkvRUkZcv6YhL34u77tnGiegj4LLf
l3+s0AqTs0LFo5HwutDALKuD2EZryaYCd5qJQdM01Vm2uA5DODFqmaUFEvcXgAK6RGe/ivLC1JiJ
2Xqx7NJQObtZcRiX9KE/ZAhl0yB9QMU+4eLw46SalcHhS6rAFwMHEPk/7KUcxVJik2b2/UqOabwt
p6de80YLX3l8q0S018KtG4A01jOrUIYt3TYvhTfPcXfVbN0h/cwopW9DIIIL1liGz4BAMk2Ck3CX
rfKlDnBORGh6rrf67adDoDz6gXGzzqePnHID64QbztyDJ/oqly3sSkgU0/9E3jmEcC9EtlHiM3xq
HO41gYdONfJbHQC0q0G9IY3/kmJW80NN0sao5sSg+f7Zn6S7AsjDkYTtP1QrmRDevHO3LsdPohHy
da2zaDa0z240wHR1rktzPQ2T0dIyg8BAkFDGPGlRopWJIo0ayK2vpUgZjVOojBkZ9FI3PpaAc4XQ
Lbz+xSZef1w2KJKiJwgCvqA5MEgJksyuQtKF1MqvwpIJ6S2BFgyr2heKgFGciXZORKkSK2M9VzJj
tJPi6SxW1BP1Knab56OUKAnKi0KSRMYhoGOtGm25KcWRWMwUhbQyHD83cfqP5LHnREeLIkVgYQ9f
UXvLtdSf0o2YH/jLwyU4bP/r07fQTQSHMyoGLyt8mPh2tS1djL/ioDoTRToO8SQHv/1Fqtw0SBz6
Bl781IKicSy6BK9741ifJJU0u/GD1YXwGUAzRQAk9FCPK0v/R7VWu/PBKY8yd+15BSBNzgcqxyED
bTzmR3ShByWPn5Xg9g1840XFDjChrtorg1UH6xypORrieVuN/+w1goTPVSekOqmhAyMRlaTgH2EQ
Jt5iyFAtyZcCe2KoJw8AJGJARTSxtRPvtQyG12DGHqdOKibll5ZBKH2gX/+91KUKZf/6JL4Lvw36
4hLPHBSzuPTfAw4k4OupS8Bg/GDmedAH/SR0n65UOUDo1elYUVHmQToGIeX0fnFy3GBW7cVk7sGx
EA8rwxxELAHfVmRwtFldkBTklEWpWYrSlNXoIPUyJssux0xv+tuAVkCVs4SDkjZuzYIN5qL1i5oJ
P2Yo+emL6cCtTGc7XQykRbxwmzdFlDLFgo6fAgF0GLAWBR0raqyPXpJf25npSfhq35Dwa4AK3QVy
xQ+p82NVeZHNj5y+Xv03Z2r0uOll9RaYSKHq5HaNdQ9vZnZppdyQ45SQqmfHD/pKo1OKTv3HLpEn
liwALtnGYSQ9Muf824giqSTOV4gmNTXDlguRFBHqNqwhNdFJot5eJH3xL/iVXtUEV6WAnS1Tb/wO
ckR5xdSwCSFvot14xJ7RuL6VYFNc0ID9vvRa6Xw+1p3bj9oNyNPu19J5SfqhiELeo6peH5GOjrAc
1Zp2BjwEKDUBTGWbL+NQl5B0b9aHXtW90fIvIeXAaDHq4YIZVFIsMizOzpZJyvT6F+9rldzkjxQP
r0sEQeQaivlDw1PXih+YweMzW9MEjggt6iCPwQBn6Rpf4VPv9liguGwjMOuP2BoyRcZ1bZrl8MTK
l63NNSgYRSTKn2uPn6r4nXMiGZgF+BFHH4989nidD8VAwcCCaDWF9fdugXPP4EF2SLUWzABofIi+
WqJMaB4juDYx+KApZn6phbMkIraLZS7TqEAex2vAbAfVxLDvRIu89ESzBU0GNTJyHsOocBl/jM8e
vklxFT7CVw/yf1H4cm3mvKCHrBvzR5iIvgrOJSGQoihpBNjDc/0QNxUm+mBALWEyVXHHWJtsF7lx
aoxmRRE4DdjA36xsxTBIXaS25+4FV7FYdUVcGRE4324V5222zW/eDSHsAuXKMcVW4mLkN/DNGDc3
aWJ075ePxk7337uaM2Z5VWEcHD2R5MtYLyLXOx8SlDFALQkHgn4br2BM47RHg22Rk0hjDUWJZhoy
DQet/0JF9GmBv47zSS7/5opKV5VLqvsERwwjLFa5S34z7hlB3aMQKDZTLnYN9jx2iaRy6Gfkr9oh
8wTAi3Ko6MgObyQQVKjqO38dgAlOJ+5JAjlxyLKivOxp/MORIluQQ47t1GbYVF9oSoKNgRE73td3
MA3JtJYsKmij3i14QzUeaw+slH1uIcfdQI0BtFHlY6J38isYIa3aeW0oRzQ/sodO4dsw6QKqLAgU
vKIPJfRVMjrcXhuiE/mSdvNxm7R8h9Rugj9cuq0Jt84sIMpsKW29RryGirrM+GwWzulyNnk8meKp
muAXEf4ignH9vFS6rlhbs09ecaaOAe2l/k9eLWIy0U7lOjdBngAJKil7VjIynyxt9cYmqvT3H0HA
yIRKRkrDwWMRKwyX86L4XSigy/Lc/xt4wlVxtYrRavkbm1m7DSc1cyFEMdcQD3PHXgwDRmvrdjDW
bkT+xIxh8fNSwzjQHw0pAZTlik+veNxLyaU3pdgD3RGV582XjYNzg6yr8fMyA8fAIRcfchxXd7e3
1ud4prBSs+cmvn1ON6EJMVSI86csiGYPVHfO5cpaMqj92hgfSLoUgcdINrkk4kg0FsRynIO2nY+l
iR2T7NTIHJT8pTYkDBAot+Ewnk4gY2CJkItSfxN66vCuyvxwTUQftiQleH3lrORZOspEPds0R2KH
jP7ru0gBY8C7pKO4ENQbS8WadL2v8REqZNjZteM6OLLzfMwlZ9xPDpV7O38kAFzD0wPCiB/XIugM
vizq0mMINvxUJ4Ddy+CAYvgqLVyG78L37tBxNtT/dz00/EvtjZu+UbTWAN/kxVt3McyEGUvAMGiw
JVqZ9Cac+NMDoSAJyUHkKaLS36yV3nn700tSCX/VeSM551RFVU0B6e9XiIcwbhoV6FD7CimA4aIZ
nT6zPxGtj8LNVe+CC84L9kt9fRPlv9dkpjcLUHMWy84yJBx2L11uobiG9+e+6Bx+3FYlogcjnuHZ
SlFkDwYoBccI3sMlaGS7/iotDtYkviT5YXNS64q6kqrgFDbVHmRSZtqUNRUhkKt37u0x3Redup6P
/Z4sK4fTMZQT6Yya00znAxTS0AOLG6RuQ7dFJV3Lf8Z0QP8L+oI1UQVBlij9dfDPrM48WOCLfr4O
zi97OxDnq0CoVCSMtjfyZcUcJhzzyiUTBysfjw4XvAz35axzCAyxvWt6NK1DNs1dZS+L+LfeHH+A
bs4bOzoNZ2E63lP6BEq1wF/6bt+byYTgAcE/17JVyvKEywEJrddnz5fvktbyhyKwCoKQZ5fQGZol
SPLeJ/r9pnFWk/PWrtp2roIdGwU1zgn1JWbHDKaCW9zv67+p1aYhQgAvrrS353sLaJ7ohDBiZXED
L1AefQnszs2CgPKVVgQfltss9Xg9tB8qIKlIj6guIGA3j64x6viTQCoz75JH7NNN1MwetoGZ7tgv
6AdHaHAiP4jiiKuyP+/cyaZYQXWoH8z7Mvd+5RwGYF+AiBwdjNHASorthvwUtTqSGV38ZYGhdzWR
uKsOrO1E9v+0OXI++VGO/V7FmaeB4SHvi0+GyG4/umgDb/uwv2ytwNV3yVREwEgEmZn/SxM8tjNB
QZJn+5G+CxQ5jExtfF5d6F9OG+roQkiIKYqnqTp8jq9sEeXLegyp/f6+sk2TD+IQrB80zWfNoHxe
oitBnmIET5mx/Epu+XSyXzL9fDNVOCyfvdVutU/OyTmg2wp3eyewWVRwaDRyx+3uh4joDwfEiRYF
L2J+UaEYImh/9EdE7myrbiEimFArF7XvKlcvbeN5gHiVSEMTLSf53oKA3nOAEz9mfs+Fzm8OwT7p
w6mi2TemN7UmAoDUHn4Hd9ZR9ASz6RUjXH4DvC+A2KR42DkqLQoZTyXYerk8cwsP6B6RTHrlLh5B
mQEkhsaGUsvWFBLyMI6qrd4U8Tc0RUuwDjAckME/apg/QhXOA1x49+i65EQQjfhcopyB6ZYKLs5D
jHD6z/mrGE3SyOAvgwL/0ddCZeglg3b4NhmJN7kEre2gRso3Q2ODMDJknZC4JQzQVZPhLqZshr5t
m9ZIPOruiD2AY3AKov8oCr2ecrVrYVi/gdseocquq0219jIKsZ8F6s9alfmt0XV2Dcl+K1iFbNhF
rRt0bUN0udDux/UbvKbwxkn7NLRsVWODRb5adR9uF50fxMmyeghnkaIw/IL9Ie6fbTf7KL7q2e5O
l8weX5TbISWBvycvEANUKatjb22/zR97z2vp6DsQ2uz/4Yic0WN8RwEax292WpiqszjIbTyNf9OQ
24peXL4scIHORNINtWnUdNupk+YxfbWcTOknsfbItqngvJ2ObsvrXwBXf1bFAIt1MxI2l5/J73Qv
Khz5w/jDjXpsyA9bp+mVykVVMxyW+OTYE/fN4MnWhOt5vigNtPmU4hnHBijFz4VHPYJ7cNWZzpAT
SOOI0sBJ5VRQezK6vqJBxYCc6InBmw+VWAxqVuIPVThqOjZt/oStBEqPIoAIPNrIaqSN1gOqOhWI
AYq5N6PdmRsnbM9foxluzVIVlwiQWOYtD5GdAnYcIIWYKhXDUn6KhKFGdFbbRRoaJ9I/K+HVkq70
prkcRbC96CkvIGpgxFlqn/J+rTEzeIAJ/4xx207oclGMd4icXwYs2v/0SNzP3OY7oV922rsBs+zv
cEB70cGfvZKLlTa/nFxnNkrfTTS9kPUnMOpbOWKwsqw49lAUy04/OnFUAFySLJd6/YG6la6Fkoyi
B8ZssKsS87n4CIa95E9eX8Rr0DlHeaNvT/o/xeTe86HvFt5CYhr1ca25pSF472dSnqvDb4d4//eM
SdswpYZJVC2wFrwvg0rSRGr/cbZt21OFKnAFZV2UKs2plqETq6RLf56/Eb5L+c++HDq4AP9j3POG
Qxpaxz61ERoCYbuoBM52ssbWafgCem5jrasbEGDlap+K7pAjAsJ97KXr/f8NLglt5ipUrXP6eqOk
4zAvt2fqysvJTtr1Eeo75uqvYO+vQZ5iZNZ2TIyd+JZqGCku4X4lgYmxDpeqO/iIaNBOfNKmr0xl
Ujs4DKLHOzu6rGEr+4ktUSpK1iDHrfN5AczsFOUbjy6YZZWp0YFsIRnlhlnScGO2Un1AzAzelqNc
ZiIcXNAqiXKcolVGZ4nW2IZywDP6lyEByYh1hQMhRYBQpiyk1WQy7MLhL0lN8mWRA+0QnfvLNjx4
+w/40w2uKFORekXWx09ErL6vzMTxldpdZT5/T7LJrQ7zG81GvBa1Anuh4SzL38mpX+OGh0Um1wRF
dj/p6unzyYBzfn3+kgy+v+znH2siwHybkZBGTwHiLqW6WwO4BDIn0ACpoRTp1xMokgnLXqONpBDs
pVCPA1IkP2LrvX9LZOfGMGIrUF8MPVx6VikzeA3iNyoDG3T3gfkKNu1RtAKsSrJtWc5k2sP+WxVf
sUw24JUmcXHqF4GPYOhF6jCJBi2yUQWBLs0Bi0BgILpXYmbp+CLoWu99MrrLWHFgK4/k9meNQOGx
yAlsb5M7BVfsEqMI/dbnss1HG9/5HAqv7g7+WZQP+OZzySvGgqJGMNs6FYr3xxjC+eskpsJDfsDl
TwdA+1dKU6LgkVgUJ0uD6PkAegRvdVfhX1FGuONiiXqTKxcpZX0CkakSf1DaJyPHLAGIv82Ib4Kp
ws/VttID98l3MzYR42OVhgmciSQR02eonPnzLp6fRMb72QDrmYlxGK87BOX+L2ASZykOFZ28RqjP
78JOaeSsDDlotE81+oEUFL5S70zLnwcZz74puwUDBTGrkrKt+UsfVxjl6dUnaq/VLBHbmPAC1AhG
nkE0ZBG0LmXGGC6DibBvWfhxjpX84jr+6e/ap9r9xueQBhhAaA+v25U2Qxom94oCCy8ptnpqkro4
SRO/s2fFamhOROTT+LjkTsksOyu+OFLXCD3BIhFd7Emw3NwJa9SQE6UCFVKeX3sQu2SmUg7ba1RI
ID9kPcfKTq/ejCX+/9A66Ljvjfqz2QzjOvK4kxrhXu44uocmDPVjDe6KpX0S4fUxR50TWGzpWm8T
6ts15a20ySYL856nrQFVezhqYDsyeldlLrRgTBhUp8E8T9wqrgnU5a0809xwQ1w8TV4JS2dlQlne
9/UBe+DKLLdv7XeB28zF/v6l2W4gStyag77/w/85R+g6NwmGUS7/L9RkAohnzdt61LLNj4v/dFuZ
KXAhoGThHSBfbCLn5FUD64rp8yIf6+/5M+G5fBbK4eOkQIfVR57u1wiYw7VpfiB5Yx+BsKE5s431
sKOsp0tAY6+nRjZtLQbu+h27+w97Wah809H+6uKB1xC+MBvV5djxaXMxxfLL30da7GiGoSqWKsFw
sXiC6o4XZuo7MZLCtnWrIXtC9htWXzE4gotNsTyTt5O8NLMYEB/w4rIa44FAUp5Gln6elsBfDrAF
9AZ+NEX4WAHyUTTVklDW5lhcZuqBRNVCc+QHRYx9wPytu2TL9hF0gxvXtm+9lN0VKG7foGTyK1wS
vnytqDySfNbpdRHJGZcUMgYtz8Ceoi188suySCE4r7wQ/peQ8DgtC5EyRDJPlYxizrEuTMJV7ZrQ
ejcey81bmSM14SrTro+7Vr4Va+eEVkXLinyqUeD1wfbZto9UmN3OeAc2fBjc2TF7+DkYl1orsf1k
yz8aMsR7cYq4+DqBKz3IdM55TKNdCxtNd4Ybpya6cXlJcgeQZ6LkBg/EL7Nf6z+u4QGpV8ZmP9N8
GLGqcTjIlA4CV6UDL9K0sPg+Lsre8fvMNQ85pQTnQvggSQURiMfS9EmnBrLaI/88FBdG3fQ08ZxO
Q/BXEoeidLxSdFBLtFDqyifXhkMJjeVH/k8ZMSscKkvzlYSuQeLO6wRvNEK+12XANRNjRCwHJHGz
aMpi3qF2k8zP9dt0tc9GmHLxd06O9Z+GB5lNwoI8NnUazBhf/69oDrFtOMzYvDewYtxZcrqIOA+j
bozj8SeVz0iws9+khUXRzrI3+rjOQH9px12zN4pzEdvu36YQsPZjsj6UU2C8Z4x0dudyBz5TNcNQ
wa0I9suImz4p0Kg97wIhpNBm4+Ee1tKHLX8E0cEn6WqwHTS4lUEeak11KCmCec5miMrzZIf0AOLX
53T0UiEY9pLn7Ws21ql53ANYsiHCBqkc88W7kXuVy7ykqXgpbgl9CO/PbjxkEDmMB7EBVjWgDAIh
JBdeZUmAQdj34pXBBkSkPV8TdVMjQ2eElFb019ZInNO70f8XHWSdVvugvwqsR+teg3HihjNrAOTM
eGBq/Y8LM2pUkeVN9hv9KIvBICe1nmhgL7XeSHOpBOCYmJAsuY4GLWPf0Us2Bkfiew0lWytQMtxp
z16gkGAbskTstqObExj1sQr4ssP5IGqfvEUn/c1+YAagQya93vA3TekZk97sazgXafb8m0bc1p32
MEpnslJ6bHSvuw+ESjFoUKVKY3CtT1tT57ntit8Nfsg8qpL3F+t7ZOao1hqK40Zr30I+hgtmp2PH
bp+oM7qAIY2hqJQrL2w0tTUIjgBTyIHzr+x/u0dGcV6IVJD7G6lDQL+CbHtO2O3K8sTMv88NBQZC
+4ig2rrL6HLC09ACx79/V0Xh1U+m9TM9bPiTuETaunGc8jUGtlXdfC6wRkFVXnaQ1UoBvV8SFyEC
LrYyD4GQMA+MXBwSWTRto3mYvmP+cefnxHtiHG3KONjZtKyXTRZNarbAbQ2Ue+ACQMtoflZt/0kz
tbYjrw0deAlmD7apoCZJUzzzB44cpfGOr49rl8fjm6qnjWSPcD5D/t6o1mqrjhy05zsZwOaHpspV
4AEM42qxe7/YF2tCa0weNfyGTXSxupE/Z+vIguVJNolHkfMI/3iUKtHhhQ/54Qg1DbElWnbVXqJP
IrwcqjBDpe1xGvC33g1i91MsJdBPAKTQsMNlcdDw1YkPbIun+so+P4YL7p2y2iZUiQ5S68YndCKt
f0Edfopwo98c8Dfic3OKnx2defGi7r3GW5WexxiOdeE/Hjy59Yf/sRzqGyZe/3Vw6Wb/e3ETrXdR
1O7QQOSh0t3AZCV9OBvUx8miRi84KbINBmcPsIj2LGxmqds6d0k41WjtGkD7fxFXZsYsTOZfbxrq
qq1blnmZAUNPteAH+M6a7G4Mi8Y2EdU1JcNJtxfRuzZt4u1JptBZnTZKeqdfxORUNdvBu8uvJclJ
GkDnG4yD6c+jxsWA/fLfKSpIxiUcIF0clHBHHTmPKVQPJolo4RmHQYpVjxB8C/FwIftspab5xxMh
HviRBHsjur4/tiWOHxU86mYwRpb5ZFxsfVKl1G/pDdIMpmlanOHMzsrvXuYeHpZ1qw8r1XezW6JE
9Igo5xT7WW4YOKVqvMyR708pQRci9k7dyDma+D+xH/nYI2xNdXpCctsMbEEGX+nxTMQW1LJa4UFr
K4gX1wN+gq6nIs8Sebboz1rAzrr0AJmq978VX7z39ODRbh2M1z3McTUeubVVITDs2wgVBH3hg/Ps
TEafcP6VTqeMaNZFeFARA/mRmxHeff5SIro1iAEzlhPwmv7vkq0gK0lLRT8np/tFw0/ZaSrVOqR5
gLOotazWRhQnu07tOj2fxaA4W/feZUFaPVcAfdgOVaeVoO6/jWfzdH6L8f6WNdpQPZq9LcdZZmEA
gfu7H+vIguY9WLms1Je4Pv+h0mTCKdSLPV2EJf2d/zE01IsBZoyAfYKy+j5PvNz44UdGYkQaE5zQ
LrOdHUGCw9k483Kd5QA8HbiZswvfld/T31qBb+ETIIt8zLe8d/p28zhC7afm021HxOaRSqnuxWId
EOoB5SO20dZewnD5mYe06FjbXg11dOX0WvVs7NYCqXSfJs/ZWmKdr3vJ3JyREdpJZfVs8ktERQIu
Vb7BG5xAYAogv1bhdzQxQ8g+SxCyC8AiRTaSZkR41bY6HJpdAPhM1w4UCqJbCHu4mEj03kI33ALs
4NPTjR9qjFD1olFIzMXsgCM2xo0RSHxD/CoCQN1g+FvL4HKL+R1hfT7SgBe4v+D0h9xDK4LGxctH
ooo095omBCdO+QXO0IjKMZzCw+rGs23Mx9NQtvEa7cXWAWJ+e4M6SgGPRRX7VTK8Rg9eZVd77gI/
cQ2w5ZwowlJO2Lx5CNPQzXKcVBXjwV/cZNLQyx+wTe8yMalk0Yku+udGOBuyyYIzPd5M6PvvvDc1
D5OlmkrBepYeGYOv1lMPx/HAinU7wyg3Kx5P7dZmxJhMIAtfafMrdRDROnHszIj0FYVXpkSoeoEg
Z3J6kfoI0jBxcFIIU72/Ke81pqb/RxWvsamvkvfU6IYNn6tNHfwYLHeX3nVGwfw1fY+VFws+YWOU
G3m5CSHhsdsB9+oV9r4bus92kDAMuw3v0luMlOxVwv9qw32u2wshfyrbJcFircUaXVxNrgdEZj7Q
ahndhNcV4tiAAj+jfMPk+x0opDV16a13JzKX+0F4hr+22YSfuIWbia82dscxdOb6TJe925qFI8w0
MPa6tpKkIC8/VputKHXQDf+RPi722YskRle0lFc6oH0K9gumAkAi9B5kHACjlULl3cGw3jpN1pPF
mMdn3vpz77k1zZI01ePZ2XtMwUcpcI8IeMHS9FmfpJTSBIfyMtErMimth5US10fJXKRZi/lDrXcE
ufFVzBBEFksXk7o/61BOsTuBXpl0XrpxIr7x2JdnWla/htadsyvE+ge8qpVQF3psy+YLrpBh1Qz2
4IyG0vosAeldoXRnnMGIGht/+I4hV9vXJftyA3+a/kcMdszRS/HdFI+/QAuHDqhIj1/QMaiS5jHs
clpqCM8Vl7x8etDzygTkxZv1531ou3raCqJUiZ/Q3qQiezBxRdyp7Sd2TP4dTOywB57BSncEnRS+
OEpUOhwPY7uM8M9eHm5LQtp2M5+KOXIrB7H0kyMxXrEwfRywGLKgDS3kbOK+RXDcR0QDUHJQXyb3
7lvqxYI056p6qwlgmdJfwl+D0EuDxKCRsNhobAyVtwr3WNikqFKur4w5UH3wmD5t1HQEywoW46JX
/t4y30Bnkp5gYCsLkVpQqN/xmXYKJwTIvI22YTqBhRIF+enZnDdHOmv+cDXek4MhQLRLddssQr4A
wfCnD+OIaOCqGkU3BQ9J/2/OPSTXv7x2Ugx4F+qy70rzZ4pT1mwkKOcIySv/w87ZCMgKNnaBBoZM
Pq0myWAtAnK1fMT1vm8hscidjG4BKiqbJtTJrQxYCgXsLJfz9tUnr8LdRiZC1Orey5rt1D8JuMKN
0f5o4u0HawJja3Qpe5iKsenuJ7WxxQpgHOJh4XmX5tgiHlcdtcJ+l1CqFv5nNGUfmWbAzbKCaZhe
MLfwNFRgDFmXEnJ0fs1jgwfA2bvQ8/dDUHBSSLOHrsbwLMsr5F9iectMQTPaxScC/qYAG4Ulgx2D
SQMOnMrW1cYKTI1PaaFQJqvAWbUDfcP8tk+qs5v/XGipxA0Rf48Vzz6K0TZeM04F/pOzhcV42SoV
r5AgK0hIiSKsT82dFOniMD0Z52vlZAWMkWRA7D7eNhk1vsBQ391iakzcBSMjKNFXo6FZkZxBSO/f
yH0/LMvt3TZQS5GxCrtHRK0tfWS5DB8wHZMxDni3utZTzSnV/QgtmR6KFSb0NWbiXJI+xHoPIBeq
dQjz2dvb5bKcOffi8a8YYee2lIQ6FzS7AauvZ5oK88U4U1mJ28NC4E++5gEqG4DfGr3bMou7Ki+c
ouKPIciax0zSC7ufpMQFq26Zg+5LnHefT16GTQPWF0fPHht8tHkqhhBMjlTjh8vpEjV5bn3dP6ud
YutcXmPuYjbUEA7eYP+QUyEmUfcNRY/qU4/fTzo73JmWrkRdV9GPjnVb/uedamkFLsuwE+GEOn+x
ZLHJ6tglAbf7jZGo2RbhvcV1akNLqBcwACu+Z/FxaRHPF5wdbxca4LuMAvQfFaTpGscYC9APcVtq
+wGe+I01XBSenACkIFHh1oo1XLLIPXSuAFG4cJso8BVP4+/KT0i8Ybp+QHfPXOnC4dxShLGnoPEV
rJnZ/3/uCwdIb0aUpLYEvkZEXbSeB5TWdWUT0kzO1uYzz6SL7afbam3j6CRb500JvsZiS2Q7G9Cf
K2ttQmoVRZTFdrVHlvL+M1bViGpfb6Y4NZeRjlVlVVFO6NSCCU9p394i/JJK/4yxlduqDvE+dvit
yPcyL/0M6OckKXfAtsd+9KRfpRYTy5jXuB/Ghr3hC7ZHRt/YrrjNSL7u23HN6YOjPWtmo3PtVxtW
cg8Dq9z9cdk2SAb8wR3En920idHGd8lhj+AHvPnD75ioUOE5nsKKwxvgHvBHTYTDJZmfoN8uTwDx
wvdlGJI3lvfTfYwRx0keU8KJ7MLCsVZ0fwTAkZgzjjUJ+nBMPy4hwhZiamh/HNfUjR3SFUO13dZZ
DkPnqTQc70kxQjhWTqpDqEIyIA+bFSi52zCgEVwHMzpdx74vOEs39KZdtW5LcPkIBl5ep1xA+oxg
jTyaLq9z9Jbc9ASlLxqmHVxh8kpjQkNn+plDV+FAgIjfxox6+Sylho+2aXzidndCYpsIrEFJezfD
gOBXc8B1pgWKBNUbHM0gVNTwsuDzTtX1s8XPcHUD10toS8Nz9YzvA6Rf/DbOoNlvr2WL4ktt68wc
cIENDYSLWRNDsQCIi9+2gFkUtWo305yIdEFYysyzMnyKEvi1Pdk9Vs5VDMampq/ua0/P8TrMCpM+
81Yg2WvFn9HBo7IxM4GQvI4BBGQOng3QIRD7F2Lc+cDmNVv25MhnoZ9oM0Xt/ojmWW9WMNI737Y1
+G5yZW1ZyTR9NDT1QJ81wSn3L439WLqHpXYruAUiT/phzmrXrTYVLdNqB5xNceWb7rftSx/121b1
dSzNmF+e5RmczvjfNMBw36OHl7ltdkKXmtubP+ORfwry9ippT54j5hBipjH7EdVaNOeitWsPOSm9
Ol0jxms5XFe7z4uC27OOTJ//6PMBUa0wq1wUdXEDE3KRPrAmnyoOI2SWAsskzSHhqYAasdfx7LtI
qa1Gzl+bCddUnrB4bohq//uRsy3gIvB+5PfFp31IcCY2meO2ucYLQ66NyR8rbgjiwqHUxFGMFiJY
YNzvKa67rwq9wjqh8xgTcQjZSg6GnqNQCQ+RF36yC8rPPK+jdIU+F59GaYSnJ6Ck1Vn0jp/+7PiG
kFnlsrkz2zOqMCbnqrkml++75iqLJREqwTX5YV/qrI1uMRWwvs/RugTEMVlJKiAGodwrDfU6Rwnt
GZZHXyhh7pV7Np5IMyEIjVNXsDS8ej75Txy2Jc0XQlR4ZfLcpmNOrApACZsz8dmiRHrXCBLMYly/
2/EZWHKZGs3deoUJYzGuyhvFB1MQS+UttvPSN9GL+46NW/CBvxbfgQJB9M5YEL6fzSIxiZ3dhVvW
ZOqFDkTqvS79yAi/PtVGZS9JyYY6Lv/Ir+d4eHCaABN2fKpbP3qAAhTGvmsXO+Why803o353IGV2
xm/aY2fdmEqlMc17jcVlkuER9yr2kNItbzUBvsDwjk+aHpn5W8yOIjAovvCCVQWj1LVEnzxmM5av
O/wh0FzYPFMoAVAdDR4Qt2sKSEWhD9+fdSXCxmljkWi/+i1djtT5PuPZbXnuqRs4oD2yLqYBF/7X
a9Rx8EfFSllLs9pzmR+Y+348/FyNIcyhNpaQNy7l8Db5ILbMkAV//YP9UzY6GDPHfLrBvjyrNREk
GsNxA/8GigNXYgmt41aMpkclhorEgzwHh0L43L3JWo9HuKrwaKuwxYw6C+etrSn0OGZuS/ZP2Dcr
RnNTO6oqKCOEaWG15bYvcRfW+M3WLVuIbXKz1rS/mCMtbf18b6K6iiP4WaEsUVEPaA/VyUF5QLTE
JD26nlnOiR/RKsUgeIcs38IfNX8lyjHTpPCSnjOzDfVonm1QLNO/BcaakptuIbPq8XZDN77jH1Uw
3Yap0dCv/AlGuDYNl9rmXmPaLVP0e7bgnIvMt2910M+uz/l9UIxueANnrlhDFQciCuL3J3KODLlg
4Dvr8wyJVoqktElNok0wzPnH1txHZn6LQk/56yFAzDg/Lx8k4uOix9O2RdN41yaurgJVyVUFm5qK
HX092TZvyAzGlOx9XcR8Z/a7Imh6AQFgdCBQUTzO2gU3xSOhP0289t0QoG/JKdL93h4kxnpiCpXx
BSSlGUJHRcskbE3sXiEltEY/S92YpMLT6yxaY06V/Qd3w9se5GKz0ohfAqY4155rR777JBYdZODq
EjWSgzGnVOkH/AHRz3KDuladHzn65AB/p+Uc1Mgzl4uuzwsx8u/+lmguhlfNJkGmRDAtXZqqNbjx
RgB6HxoM4T/ciegBSVaiNMS5W8lkQprkZsedLNtk61/6Y0CfO4tHluZNz7e7JyIBfH56MNJesLr2
nj+Z5aEb5j4guLh2HzDlw6ORdbEBobULp1Z95zmE2vLjWSZDPO9qLbW4QTDLBu5u+fOW6YNDz5Lu
lJVJr5ENjIxHfTV7VZf4CQgenr/lULs78i8qInHUmC2CVq0o/WDRs5IBJ8q/Te1vvVF48W2HZ87L
54lSu8+XtNKTxq3g1yfSyrSyk8kq/v/43kqhN+QhvJ8KK2z0g0yrUK3NqS/IBMLcV5zoboTkt+Gs
9NrQkEzU8dyCfZTZbGnx5fHYeHAtryUXFs6oSy0+WXLLeD3XEFlteqTCpYDdv4REeZUcwfkTxHRN
K8WMMuBThe8MQy6+3F++iskvUVHkYDG4VQlv/ZaJvou8u9vyEOFIdFT3RKVAp+3jnIn4op4TlbXv
J0aoWDvTKQVRtI6msz9hd5vJQ6jM0gpZPk6LwH82p4JEKsaVu0oPqAjZAEkY81/36FMAvv8h2Y6S
RewxEFGKDjTaBWud8QUY7QrguGa6sjBXKIkHTzbRTVVZr8LvgfutV7dRRmvO4ksJWt4+38AZrkgj
9FyiJ7EETXkYMI/ct3PZqCgz5taycoZI1N15IYp4B3hecrIJAK/ieCKr/2slYZ2buUjIKmvR80JB
cATRzTeIuHo9WbG8dabpi3J/hQwbNfBiTlPkArfzJ1/nOZaHKca8c4FezjaPMbqdJKePB0hFG9RH
XXAaRnd0Kxnbs1swmSi19KhF2o22epY3Ph3+tixKooWRZkE2utcmH2vn1eEXc/0j60bt7K67GZ95
c5kGM7QNOq768iUJokU93NtAMIuOF37b3GL75EcadcpTZxPuNUxHu+B1pjG6TcBkv82grc9L3sdm
eQcn3G1FQI1mrwr+LCtw1oVD4LLUuP+fSXnD/G0xyHYtpMnYeaHFRNkplTDZGGM/GzWh0JGF8fRX
OI5jxgC363gB0LsgPTHcPObZqqJ/+AQ/f7sUlH5a/aSpP7OuNCbuIiqLiCGpj6LTUujnsF74odPH
PUKlmQTlm0ozHaZtlQNE4BFwy0ylT+bOnjcV73pPJjZ3hAeYuP+gJUGNfQ23lCjw1N9ODcZZni+8
FLet7J4OFPkJ6dZXzRyUY+q1nzsoajAw89kCyvVRyV0E5S5IOS8ONxPej9HG2GRx2E3H7m4ihPhU
HZYGNrLWRIu/+r389gmpeRU8oeTbeIftT20Lmf85zJAjfqvDwGetuzQhbXD+mSDx6m5YUYJqDWXA
SlgMyHUxhB6qLwjFN+qdK9vFqFgeSjX6xbHJ5HGDwv4X/2k2kDn0XiTp9oZFyHrytgp5rTbwdHuo
MDOgtyn0DxlgWPsc2goV5gJOxnAPt1Q2Hb45Y+HJGJPlzX7n2bxFITwy77CpakRnuXRy+7I7IdLs
nqf5ugLcrER96ozVLSMABKuuh3e6zKQ0mvjHEC1Md2ld8iAyr7qTc/mSvswWXbpr98CEM3JAOFGY
b9ea34/VoXxEATqWawb18MmgfjycboXyUrn7lbOAXnfSAnbO1CJOZIz+3PsECDInEJSeyFyWyKJK
psrRl5XMuYzO3mKXyDTkxqsG7/S4zNdm+Kb9AlTtOGdOvzpmn2gHTAKJNkofAqbJfWQuDuV5mKUC
M0MzWL8PXST9rhVY8yGOE2siZiLuWjgF8LG6jM8zodh/J7qATzuB4lF5ivPLamD4MIhT+DQfxx1f
1u1C1tX1vKVh51ouVqnGbh2XDgSfpZUoC3ojwZPEue2tti8ELk+OuApsbCz3OEG4e8FMf4Fn0KTv
6FLsnImCTZ2c0MPsj5CN01u0B70FB1VGg/qUva5WVNBfqi96bFXcWI9NnNZ6ZHvUbJO1XMdYDKg8
SA96ElIHYWt35ky5+kakhyGD4fnVEharwv78WanYB0vuz14lvNKqGF2yX6fhH3xe81IT9ZQ4qpa0
MYqJKkVxfAr8VW7RjKwKtxdIo0JK3mFqPuU8fRtN6w5Ew6mPls3hQ3o43hyptr4AksMPMWyRxZze
EWmUVs4VdKoiBotrBPZqtt86BTSvnyGv500ZvxkwyDcfrqte7pxMtYN5NVcUhC7Wkl8FL5r6wC1N
VlPdF1PrxbcmYRyL6JrsiBehqSAlfboVhqDF96R5E97GD8z6XFZ0dlHNqdoLlwnfYgNnxpyzywaT
YZ4bBESv+os+btp6Ejn+sOy8fwPs+FUWlu+cdu7iSXdk9iNEcDrTTqC1MhHjE8WF6dBGpKmmUdrR
dVcye0+nSzRsL22ryd14XwN9Ns6FUFPhBYxFSL8yMgPtf3ZucgbiMg4e8J0b4/TfywCPdRmXctAl
RI1OWccw7lP7g3nGWhsolYmKyaRlDWVVsgCwqHVahqi4a3bebhRz6slXVcz8tvjlUWMX3eJJbLwD
Maj+sufwjkOCDj5yoFgUQoRGeLzAtwgJOLbIMSJongLi4gris4Ja9+wGkrDaN1XElikfvSYtZ37z
cY+UWF0OClSafFONkwGSVSkZyPtZmEQd6p6lZx6ErVWkHYV7QGomr2agrlWlIWUM2PfcNv/qP9HX
rW6SKL0gXETcxBkKJ5MuHF05StXVaH980f7DANkwDDx86F0ogj55xLq5TIgIsIsZYbF4Pwu80Csb
eDh70OC6IT38Ay6g68rl6WYP+W+5gZFaUHqeJa9PhK2nwbSZXbkE38q74O8uXWLDKk5qQJoyqaW3
FWFkEpiXlA2El78Cg1xZbm9+OzTrqP7AifmIw3+8ORE2zhUqeDi49i1cvC6TJUZ5tCqkZHXGQVRA
jhDigZTx9GTAPOJF0V3R8hacssBBGQVogNaXCmmjeKxLcsvPCIATr7HNYFM9hIoQ/Q5pfArzPVQg
2O2rCGad+G5bI/GXQiXPStFl8fl+3nxLyb7DjTOh9eFsGlmVXeriG0i0EO5w+outm/TEcb+SVONu
YN3HJu26KiDlIcVV8QiepYsYv1ZwArNhagQGIj+SEqoLXRAD4B1oDwwwIxPUQH8kmEQ4HlsBGaGU
yR5YyCSaJLdLFx1ofgfbLURsxkFwbLB2FV+ClZbZRlqipxyozgIaaoJw9183ceJfDmszJO2oPC7N
uH5ltjgc0AWYD7K4Enj+rCGf7P+AHyGyoWgKXwrT9XWGvEanhWVVaj0xNtiMZ17L6N6yXKFvIoz3
CUnJkCaLsymLurOe3Iks8mY7ELME8whE8tfu1LfQMUVZV+raJph0b91//A3898Nxigm8HMtxE/f+
MKwl3z4w184ZLD1MdLInEHaw/+2CyHIql+6jBQ+Ryk1eTRxFapXgRLNBAe9fdDjAA6dXXvAqR2lz
hEDjXwk2SCaPjqHrYs0lKhZENyWttzU0+qHD2EH2VdiGFDud6Jc+VC2OhqyOuBwHt/FSBiaYZ0b2
9hnfawTn66+P6z0EmgSYC0u/Asgn7GFri8NJ4hfzcYJOGaMGiu5Q11hS/p69tOCkvkglU/kt724S
gW9DiM0CL/rFsCUvc5lfi8/VgMQKXTSwSff6iARf9ZfyXmULB4hKBex5iB0YJzM0lrGfVuSwbcQd
2JGyV90BLUPGO8Cbu7lk7d6S6uQf9U7RusWUz546pcN0f1q4kCDNPqXpD4HiF+UfoeLcSAAkz0cn
DjojxIVi8FucZbVMEroRXm2nDW3oiv65hL/2jovuMw+dAlUvpIa0tucvyUQ+8hP5dXJXcgcTgO1u
iY9geRa51pnVZAxHOGt52HOURitCwARj4MT73YJc+6BcXUqo99/TQ7qAEjkGVD2Xg3VW1pk7eefc
ZlHbQ3fVvb1SCjOpHXX8dPaIKYNi1heTectEMykPnAeHfHp5RPID8uuQEVtL6jYKG4zaT+xS4qyK
DnjnSKn9yW3oF9ypSIoyRKZV0fCaC7PVIR3J4ZXO1vqvslAbNWNp825hhmKX1Ll2J66VHMjfQoue
NXuA+63yBduHqe8eMGQ5M5MapG/t+AaK5Xy8Lt3mr2IEqEtosrfqCZ++3E08tyS+yDEA5yV6TcXt
MjAzJ2Fjq6oOVKy9Ih5XyZSe+lecB2lRqJYpcGx0EGhlu7CUQAz3j6ehrXAkbZ2Lb52Tnolyqs8K
fzcQhfUY4Go64/t079FOstPYHnA6iN5Yb2TfOCpiCn5mVPXv96h9ycm8npmszuNI64l0rorJ08I2
7cHYVVm6Wn/MpxKqru06N2YVc1KtKaa6UBIOiLTeYFg/NfoQ2/59LxX+7mgTNwmioJYkhJiPmQ5v
12HoJQtZdNtUoBL58lhOU1XcU5gK3gUb4BFiROE5T6R0A5KVc+vow04ABTiaeomNKyWDTcKBeQeu
SiiB6l12mebHyk7nUoxjnd7V7fOKxukgLKn2aEG8lbp9UrB0HgPM6M0BQbjeEP57nNOexkLnE7Iz
tT45sHlEhypYlvPofm54lyhL02WLQQ5EIDN2vzPK09dkBdgkNQFCqSVNhS5ofgD+rOHODxEo0AUa
MDOU2cG3hF6O2BptaPWU/qUGf7N0ldUqUQ44nmY7wL+tghKODwBQLfNJhgmin43iact+EGNBj1xl
MqZR2h+HzvYtN/dWo67QAx3yEdgo3y510T7PfDjAMO84IaQB7+hyTLjXITkBVU/oB4lGuKBqlKV+
ytuLwsBX0PKrMNQh+TKuaRFRKJ4SZIOEw2NC/FI2IpifWVjiAzxAI1WuSAMoBbKVBclD2xRmh5dv
+B1iu/nCAC8Ycp+6vVSVAP3lw1ntCiF6dnkAEx2K8gmvsRjwvgLPW4PMkFU2AqvWIZIDslJQCvoU
5zWTCufCXTGAlmqMMP7WUr1ZJJ1lyKVWMAD+hWLC9GZArgF75PTObAc2zqBehkHA//RmFOFFnVwB
NgPDjyeP7/603DLExfmVP82G7SPzsBq7+0jz5A5gxWKQZS87DvNEnh7bKnrHtCHtI6Rm2qMgu8fQ
YUGNYSZLPEtsCEjfsnajokQjjhVztgayQwZ2vAipStvpY5PVr7l5mzU1/B0FVU/iYpR5hNu7s79O
jV6ahyY/XWbdR6QW9cyuepoaXNtki6z8d9ITwX2jWm/sjgLx47v8w7vG9vzyjv3nlNst887KzQR0
eyXigBxS7R4NvHlo3ewbVHhXmF0KmVQAdjSmh4GoIi/G2uUlLEzZKzl5uTUqmgScwEfYFArfrAOO
0l9uqa4PRcf6cwY9cgTCUbiw17SPUHG1mIZphWCDssNFvIQe1WGf0AWsOLZzlBlFs/J0/Bx9z+ad
sjarAqMWHYINyXmJj+RywQU6vRZ8mV3VaDutLpgGziKUfGXEg12uJ88Emx9iBUB6VM9DKw67wODv
8vRIr9dFAE3RYmZfQ2GTf5EAlrckVIeoQZSiQSFhYQ7ndYhXlJOvR5UuEH51Mc0EC0+3ZzIWNCsM
9Sz0zJSgYMLILVR7C/ZWf6+DI3BA8cabEERU/pA/GCwpD4bMOGm5S3T8nDTnGnyya7eJVkcb4hsH
T9j3PAmZg3crZMMwkfP54jw9jy1DvDVQdqSXFAUMl7EkSaZ+qB/uHo6E7ntjOF7x22oTS6IcKsJm
tU8yHCCW0dM9YVRKbjMm3r7/fhlGGIAwS3T1ogisbA1nLngsutxLHCRrVJP+9eZ76UONLFsUgrAk
6yS8BNAcKUGVPtc4J1oYKTMijPOy6YVyzbLW6m5iflhutnf8GbHWE/V26/cTtp9fNc+KZ0ZmvJ7r
9j65x/8OE7Nn6gowMfjvCn1cFUL0PpoGLzGlWUcSR3+/tSY+UNaSaDlnL1vbFPFyGCsn6/Qhlh25
9HLiv0MV6tBQqeAUxFzO/QVeXUXm9ZpGg+80OJVvXiZWJNQ+Yu2IN2ZQFnT5PWwRoL7yHH86/SBc
PSg7N2VJol3Gi9iMsDrMtL0Ulmnv31se9jeO4kZFwIG/zdJ+DYMl8pHY5DqTRblu2WK0I3deLkVD
02KbN/8T+DqG1uNAB/i5X6pHTnRLT1s/0HEXypLa+/mhdyfXl7EZFj5/6Gr5CkrRLKlh106IcKGH
qRWuLkNG+kY4prsZk/HwH/UKKJIHKPhM+eNIGCPhok2RsOOpZ6vu0e80f4kaO+NlaiUK5lW6HfaJ
7Yz5XOjjeQZhjEQgw25cPe2VFEtS0ZKbkKDCaPUvLUiVseHs3nLVMTGjM2h1QiZ7f8gO75oNUQp/
urSha00cymNdUmS4C+QTX6kPB0LfIl+wsnYd5C/0liGjWit1Ozk3MpftDvx7AHiQNqBrhqECdVgZ
7qGDoXLJWTdvtj81OgyyDNvUnUxsFNhjMu52KPRnJIL4E++rgo2Sb6vJIGxrWCbnLxe/PqmSZX/H
t801ir6O9yUUWrMpDz2Baj7zuWXyar4MR57pJ3czl1ymP18yNrc5WW4fT+ufO/zDVgfinmDELLOG
bTa1eLJNXRr+yoCC4UsNPap0Yr6tm+iVxhUVc1aiBZ89bpzYvoEU54ZNUVrWMDp2Ic1Hx6dm8T5G
39fRscvb/fNiYBML4993Bp+k0WY6aOYY2jV92PBPnM81EkHBrPdz7VOQssScYK/eTO97IRzxXQ9h
dyI/aEakWW5jKhhbYlIHeeXcSm+yGP9kcdIZkBjWBggiksVmXthXiZgZWemL4h72DRge++q9UG+f
hqdPb9Vw93UScVno3Z6UsjkGTLKOCu48VYcYgp4ql2mae1bK4InOBKTchEuzP+HBdrl0gm1WKOti
7XnNDNu56NWfmVupBYCMQmZKQqcUc/IHfzPbBOtm1Tx/YfN8MHdM8X0E9l4TaSGwltDeLRmPlU5y
TqaO0Zy4gyb0C1x0Ns6x/cxtBRvqpC7WMvfbFBMMu1kqxUxfgXRkMbjOBmezCk79MazkOkzaFYTE
LJ2HWc9zJVkkTsVx1sOY7T5157+NbphjXbigdnzPAsHmu6S0wRb35U4KoxDH875MbxXL85Qws+AV
MPRH8Slfiw8xVui0dzOMCinU0AYXklqRlBd74TkuAHpCFX9hoBZ+dFRD7TuD/y9wZBqlbmwi7vIy
3k0IUSM4SSgliyofXgmJv/rDdDaaeqKEp0hvWea9p95I/Op2joRfzEz2524AyjRUDzwbtAKQqB0a
3WBGTU0fooRYEkSc3sQZCs0Irvggjz5zf4oM68Qq+s/UzUp61Xkp2mtt8XnyAQ3LEnnnsUu96oya
s4ZMby51s+t1jF1rzCBXH+gAO6D3Iy9k+mrt+ssMyTFGvZZEWNZ2VlSgBiUIaoe8sucTbflHKxac
FsGZ0klSf9agXAidepy80CtyIAPe2c4piCeo4pYEPIWZfDbUL+nEQVUrbf5f2eOvYgaGVN4ErlGS
5WKGAmJKi6E7zOVsQw4o7EpGY3PXa9ZZRddk12wpJo7E4MFiT6J+zaRqFPdWEJXv1d64+XaVFhAx
v8fM4RXHiZam3+wGIOrLtLqaMYeRTumS07OF0Y1LPFZMobxZF4AJ4xyQaFWSldNyRoUx1UQP1u53
9aS7OHwNhmtJsPSDksz+SOR8/FOSnMCbDuKLviugxhSg9UQphtvPz6odOUMd1aOxL2sgNYHDT5OD
KtYF7HHmxlnSt0XdiS5ue21HZXT0nxjTBengxzPe4V1ycLUU7LDfwHGFDGvB4sgLhiADzrKqth92
unlc5MGOrL4eiMClYS9W6XYV3gUeAs2sbDLPo9I10pU3DY+dDR+KnolZ0jPiXPE8jA+/X9tYMQ7A
qg1S7Hlmbw3jpXPn+NipXK6jj5WTXiezuxfcWepGcUXTIgIFVof5XRlXUVBU6jzXIEoTIKF1gw3g
ddoRyb4wCZL5pM966Xrw+bcuVpuV6S+q9v/vuQ26Kz1JlK24IbyDa271aoZFZcwmbEhTLhl8nY5o
JCvaApKafo6wYcZKJJzsqJHS/CnYOwpTDEQbGcYYl3w00l53OBOEd047yDkdIPc0n1zR+09eJSmA
e/RedVo9jheQJ5A/fJppWBCL6W5rJyGGp/SbFEt1U/rrtIpA0TEZJH4OsW14VmN5E55Lf0+2q92b
yKVJFvHvwmpXx6v3PSQG5vK+jyEim+OIsWGy5eNmEOIg1ve8jW9sFI+6jSuSPij0w4PGbwWax3TI
XPv8FS52rrcYQg1TdJp5g2QLSjez7BLr9d8CiC2ZXakJId0URFlB5RNc9XNEYUpeGboD8Qq+8kKb
7hy8QKoecCBXa0RdgeQQ3wrBjfHeyoKtWYWdzSgIKZb/iEtPxGPxpTAgkEP+cW6R0QQi5x4XN/Lf
VZW5saNVAHR4gPtPFz0+WE/zzCUd3W5eq+fhkuzQldmdI+pkQrMhjRpoHQIyNy564TYAJDh9fg72
slCFRpBYgQBifI3lEdmbpO/3qhIcgsaITtGLjK+yzWu50m9QI+MgM4M8rHPC/Dd44bKCFy6HH3dV
/KJgH/nAXnTaboBfvO8C1zsomZrsfe3FrLD6QlzyAyyaJBqcCrtszNDYvzQGFgsKdqnOR2L8/omM
CuCzkieV3QUeBwTnMptIfNuWD4cJEIDPtGB821pnxm+tt35aFRAfKSDo89Uq6hGFd4nF3oGvjbdR
lqvaLBKiSOM210lVXYUAnQH3cQr9IHpFYg5tbS/Y9fNbOGjgE6ghrtJeSnlYPE4m8s7OMLXxk3RG
0zZxbrkL7Ja1V4UCgmydHFR4yAcjgeGkGFJC01paLLYvdVSDC6BDLNxsXCWZnEq36hU2f+PvHXMy
7yChbH56l0pEflAhf+yFETKgf0MoeHblw4L9mNcpocWsryp4e4B0GAL64dsxHBspBUKJ65ZYhwTp
fjRqm92YKxX0H3q/hj7DuRsX3UFN/Pk+bTzGFQuwJq7SxYLCbC9g7HTOscNlKLTx/iA/XaZrKQFn
hQzxTit2QjZR+iAFOTFKvSS2MjezCX8R09iMGjuda3lHpx+aQKNENk9KYEle+whVTu+t3mzNi+/F
dpYLZIg4deZW3SH/PASfLHhB0nj7O8pQY+OMUli9YJhJhwW6tfblR0ZLW2mI/kavfigtYSaDzx7N
kfSgzTHejRe3coCJuylPsDBsZkKwtK8igpMKYvr/9Bk8sQEtwlvkUvHhV2CVtXOuaJUkNkaV7CgB
4q1LmfHYTWY5pzCs4pm+ew/UjHWjkBVdsNmxCvz5MImmViC33X58Uy11VKwu0HpVo6dKcH2bwx0v
fD5n44N4m5gkGuJj3mIASGYa8zogC7hTHDbCFCqv7d4CR+R4LUcTlsHRCm+ForOWCLeB4fUyD1tT
5ezTyI13jA/Au9Ld29wenNtLEBKC5ri0UBq3B1+8YczqcbNOb+lT6szPYBTBtQtuSVFZMkSUvG4s
USPoesshuTcs3MNLVkOx0ZxeSypCPWeuo9eH6x4IniYqS5wcDzjjMB1t+OGogUhdCumIp0Fmp+cu
mwD4J2xsIVrKYvwhlMlWO04j3ooR4HFiHJNuU4Q0j4CkCpIU/iSFhrMWjoJCI4QokVVn7g+l3Pal
VbZdtfZWMPBbQt9KVqXj/egVc6Vj3aLYShreB81wCkxAsQkXYtjxxScbiO3BtGLiivnaGpJlJlNM
m7SY+gN6j6uIUmL7iF0gwOr2Pz/4HM962XOPM3gzqeEOGt2A6cpPaHRoKRYfWqxWFu6Kbig9VM1d
vPMJd7Fs5ofhl+3Xp/DZRlTm4pi3veXSBT5g0ZX1twzqGNrIBb/CcFcJeKEdssXIHA19iHcBVex5
/Er6XhhQmvcLn/mXaEcvjrIFAjSOtKTR/H9NbdoqMIeyt4DdPb/IjmifZay1IqTpgqFcdyxLHuHX
nArm8JyHQA3lrMO3dcdExDC8w/c2/fp9j0930X7HLnKf4vkxUN4opBven3StQqdNJ4tC4+CHO6c+
ywpWGjyaGx2OzmuKVOAB+KXd8D/b3UCOTx1/HNepNjPLw8I4aGf9Zdpim08q5xvir42Oqtep/YS7
oZkb/eLXi/wi8ocZkcL8RYPd8QHzWBDTnuFA8jCbM38SvaT146Ieh3iq7DR21OsupE6VxWXfSK3a
aeFWg8XMm5z8R5UVqRX2h0N6AaMmyCnn1MPhdroi9orKFCurfjodvNvYaOnipdg0O3vMTzMbhAM8
r9MK9ljDNR7EIJfu9lIykjmwmWOdfPGNUZQX36k9J0QSQ+fM5blhAnpHT/eKflbQjboP3d4IHIhM
jdXSmtxyaR1L7DePc3JZWfuAUMKIHgTyhwHG07QtCNyp2Nuy9zWcu5TfmNY3S+pl+cpJhmG/WnB4
MwktddR2UZbD1R7QS9oerp/xwieF7Xcpw7kRJqPNioE2j7qFQgd1vMGtVt8Vak5+y5qI8qeSNZbv
jaL/PD8wlEG/d5RrA29IV4P/7u2fZvTi1HYfvEHpf2+QQzdm5dSUZ5Vetvv6URqjxkyMWZffUNOL
W1CDpWOJGuMe3S1Gd06zrxPDFZiXibh1C2mZH2aZYo6PaMbdAqcGaRNunlzEO/9BlerULYiUVaD4
udYq2/OPNzPBimi/C1kACQ1NVl74kYx6f7iJs50OJI+SL7dy4EehWuZ1xPtXCPDdpJkhFZK+d4Mv
j5dhHjPADXsa+aOY7QDu5uCZvPXOb2t5RMc9q3la0SFm82HRMJzs6XveihNBlhxuM4KHHsGnfLeC
qIc84l8q0xJLFw53bijJVlht+tPqL5ih2iudS1GlyFP56zo1D0WxBP1GjdhBWXfo0QMYN6Km1NEm
eRqt2B3zfB34NbuW/FEiiaj2GJWkV3he2ugeAB5sTZPPjkJNuhhK9/X0K9FTTKFIy2q/Jwx8zCx0
8vO5L6NQsd6Y/lBpNRRwe9YfeGMIW/VwY/OSVU71bnUwhjKn0dd3TYJcfFIfwRmrYxDCBwhGbXFj
bbPCeOM0unOwAZNhnXgrBgeAUNqozXKu5o7m36SevV38eTfuMlweU09Am7kITpxgzqTRgvGJwKwo
ZhA1rsH11Wu5cG8XSZO3Yf9zCsV5pQw/+Gwz8VbiDqlKV5XTqoybl/T+yUpDglcfOi8zh1SBlO/E
2u0RWuI2vPEepfcmZFSDvfJiPMuxzNuo8VrYOAINEV250ujL/IK5EraQiRNk7foC/a1h0fCCn0LJ
rldOtC2f/Qbe58uoGXgXjERWBeF8AR3DYjO4BzjryypMWax6Keu9rVQN9uo3pzJMHaWH47Beulxi
qEL4tO/QYEQWhlTXEWpbuDGBL3TmiLH+PgjMFcIINWWMIUr9xW7BrgbLuhncqZaiku1Ft0uN0fvf
w9ZhNymoWs/hqEKgKWAdf2ZF5rQbF6sXiEjb3p88BamCyjL44n0xpLln+COdttyKSwd3yuMgwnGR
lFv8FysNzOS1THSE0a+vVyU0NjiWEvcARnCjg93gE6Uy8FyDc+Nn6VMaW8CDM7qe+bLS0hb6w8A4
WIxFuXLG5la+1eMHTFpOwkdFa0UUD+ZL0ImTXwZEa3Q9y60oi+c+LfkIDvZwEZ2qJN/8vZBQL/qK
ZK1tw629G7g8iCVmLQcsz1dq5KfyfEyRN7ACE9cTeRmGgihgjOHnsaFxVxBBoGyl70YgAcnQOPw2
hFaG2+B2/4OR32QXBWMofsvrZcCRD+TcQITx+rQtfUpYWT1RggOi/i2uk1tZsthigbbnTj8G8JGS
FRUsNDhDoL8nJAb+aZFtylkq2EZAjJXFtWX6voZn0kiAtNrBQzumM8mrpKZxvgn8CwuERiHneWSi
tL0MGwuJ9urCqPN1vE73b6PaCU22M5vlBifi3fbrrhgNTm8tzRB6W1g18DE++ddTJHvhhZVoQwmz
pTvBJyGPeP2TYSdohEHUxR0dVX3JPdULrYVFCqIQ803awcbiqQU2ocBI5jXA5D2otYlfNGZG1s1R
VtRM5PGbTk1kkasFJxNqO+CqaUIMBqSyFcILNMxOEgDRQEvcBGW8bsGwOrhG2TLsTgOMIEbWrM7i
X8wS62u/1F+MsPCR3t4CwC+1pUV8/EssNjtq22E9JHnVvu4JRy32EwxfyK87YPG5yHcfwoCRUGQq
jPk9xR7V1dmx2YKcMIsafgRXU2Kwm5+dc/ihCKr35N1Ymk67Ng9bh0Y6Vd9QkJweGRx+45os7xpm
3vwpudivBi8q0HmFROT1p3VtXqSPgrJVemvdBgAhjwo7uJdq8ty6LmW1tnRLJwf/uRUH2iMecVDB
c25xw9yqFKveWTQWAF34ckmKfiRLuaU3YtgLW87mTpYAJLH4wPWS0zlx9gSX88eZu6WxaN5vkGOY
ps77i2vLthD3FRuy8g3uQ4+Arg9q5WwJyxqVpG5L+rO7S9V9wo34lxN47EDkMjMedUfAA2K8swkb
Y+kFOVoylzeO8KFnrQ1U2BlCnM39ue6uurLgE3dM89+JTmwoPiAb/bnFk/Q05q372Kqe9Axr0Er2
cEIB9fw2zDDju7g9cnp553g9/WKlgKWP55UrfCahZPOfAO5dsM2Xjqt89bO0El+vt2p09RWZCbGV
1QQOfjAU4daCa6ogY9ntiepp08W9752gMj1uyXN/hBBvkl8U1gzED6+/VZ/fOGx+X5ZlXpmE7oEw
J3eutMPbyU8OYRLsE7Hnm+MpzyewUH8I0z9ihws/SVdabj76oxIYyet1ZYEG0kHGXlb8sS7ccE2N
l9sKkaW5C8mW/PAF2LTy6Lajodbts8KAa2bSDYU90DCDHCmJrpDTAWADgrHwypLHzRBpRFdI/TpR
5W+6JZt1yimkNPmHwZulSEzmtKoZi58us96Oi7b5xiuz3JleO9A5utubsnVMfpsUbgwTsgbUo4e1
HuVxcczXqUklwwUrFX/gYgc0WA2BUmaTABYkGOPVolH5+/4/Eu7kd5g5r21XWpTo4QJOKW2oNnMJ
KCr4R3m4Zz+GYPMn6V/KPmK6H65Q+GpHcDdAq13N+ynVZbZd4ssCOD/Sog8TaQ2NQh5c4Yk8szFr
3B755jI860QBouwCDidCsrP4mcAYqvfuRa9mbUnKUaicfgwE3Wm8piuPBsslmgomGbPUuLTxORl/
hY6e9yd366siCzTzRf9nP5URyR9t0EiiR5WZGkhbHdKaf0dJDLvfEWEE/O2NZCP8kFWQL4wQdIny
EeVHwulRY+ve8F3vLSNRxWxIvECEZvil8+OXGNgGSEdEW7Wo5tJaomamBAy7CEUCORFtnhr6yGzr
ukt8juIcnOfu9uAGDIxB/Dw+iBe4a+6ms2mLRlUpaqzIVoqLwk3Mq9lizVZL7C+tSAQHkDxqFM0G
UBQpeGkPYJiKl53KaL8BphkJt8RUgxcD6wDslF894C7OE44EiKGHlcNm0lJ41vFEcfFMzs8L4Zco
z81iBqkGVHS9zf5e7lERrTrrbPjkdxiolmyYjKFJu07ZZ+/KvPRoUwhvot9ifMduX5FxLoRz4zSF
7UJq+tgoMsWr5Gm0Mwk4ZTEK513DLl4MAhyI1UQqN0Kok9ZXsyh3UeiJt4dDMhKePqEkVAMwqujx
gqqQlNxkd4hxyiZWhqFCLQhTZOcRQ0rc7WLnySwesZmJJsAkwgjo+qPH9CO+6G09zydTnfzBofj5
bfYpm4yVU/TSfMxOxgdkdCzu8mtMvtXP3OcvpEto1hRVvLDfvs4LO1rnz1Z7Bv01p2cbw+nu+ytD
CBH9AHCWxYiiQtTiVg5vX2MuJGzMadpIDdCjgBQ0go7HnBzcH4Vym/cWjJ9chtBtz00cdOkK5KjJ
ZDbIuhfdTs7UbY5HHPAnR0oTzSPeeJW/t4hJhSrUcZzh3IrdOd5lFWXESrBw/um9DXaQJU3Q+snm
WJ6QRDHYJt04fXgsSilVqWhj5yHkYK+qyIiXZjzHTBuaQCPY1S9pEQlPwsyTpNTKBKYc6U9NJmct
nMdgxQqlTN7LeJJ1XTGNoHd1024TQBFAX42EKtPXHfx1vHb/CCKKf1Fz6U8yEli8L87+sWbZIiQX
ICZBUUUQoyB7nhvaINGiEPnKPk5ZZCDMIuMuJhX3ujxMMAYi3YqWl5j1F5LyIrWBBH5jxmHtmyxA
+0efVJyo7vWv9fDuE0537tJ2ZM+tlgBj/WzcAWNxctUcY/RRcpatmDA19rL1P9hPbcRN53Z3Znvg
QGQsQNqAMO5vydphFS8ZJokHPbFHGGxjQ7FkDYBDCHmLhMHExF0x8i7WOzs7EpaQQrtfyCOwKWmG
2LeZz50rT07mkT6pO2c5I1+Yw3whRclibyVGmsSdOzX+BdVgKE611A+lOIXbcZmer8tLBOElSpM7
VoFP4J+3CUzZgah1nDgN4tn4W/27hS+N54J6mTG1gxgPn2Kj7rZHXF1XMne3Fvj1tUGingS0B8uC
6HL/MR7NA2Dy6a1cKsbQWufRPkOBCF0sBjhxezP9YcFXr+XLqOaEGDV37Cv50hzJb+5nXruZQ/KH
lzNuiiHCEnOxBmCRaPud/1a/BgqSvljnWiJ0X5YeO/EGB+rK8rGiC2jLBnuZa5craUhnhToDNgYg
50hd4+dXZiktoLNeswjMCSyCBU01FaAyDMlkejLEU2fAogbsQrUT40j4PyMmeXrGcpUKnKPoOoS3
0yG0mbB+ZqQimOoiHvWzSQSTrtOsp3ML1PB90FrW4oBfhyO98aymA6X60+5gR7TiW1/NWr6LDIzA
U+nChEUiESdI28az1lFnjTsZRTHMMNfQYd0YNzoK+LHote7A0Zx/OB/iMaBTHEGw1gZE3awrWR9Z
b7ztO4Hpme/dArBUAUTyU/xTDE6FYxByhK/ePH2kTW1ufFQHzNXq6pSfaQBV0i37owqCUQxWC4J6
8y7kayPme60xhr17qStuMiVu5rV0uWW5qtzWwiwjfP2L23Z2ZMWYtpxh/77v2y8tgWbrI2iwD9AE
N4ekEwR8EPBQPFH4wl4GY3NotWSb9ZeeepQ3RqX87wA4jTncm9Ev+HsgKG051YMYvYS8roaZTHnm
PYyv04CA0vYtPulu3XWzvwlGy4wgBd0D8FaOQco40UDgQCePMvvYFMy47Rgmn/Qnw/Wv6Dxm1A1l
Zew4aHlEQnjgRg1SgbwQiGWCOCfrWdFtpd6evsCnxvXSa9Zb+V5n3BvPJiZdQjYv32uFBH3HhAt3
bi6YREAapvsEOLpt2uXzvj1qKHRExwAz1PZcFspL71o9FWC66ml69fCBXA0mVgSFzbu0jzH87ovp
rdaO0yhn28g860eCgkMrlsRVKmdzcmDfax5dj81/EyNv0wVTC3OZbP/I6R6nzwKiypIVhD+G6uT+
MoTFVf7I2LztO2kBTOXfWDracXCGsKIvvA8G0QKw6ePYFu0xKmX5RNwZRHw0FTS7xpM4F8ktnYKB
0lBy04aQX3uQI6TlhnOzAUAc5Iid+Un7JpkF1btbxSxaSZOLcr524+763FTpb5scYOOuSKhNENnq
CazKDEFumXiP1EEZZA6nUUfz8pz2b46SeQ82i+UtTsutCqldo3SkfkRAwYa6ixAYhuFORNrddGIi
DA9hhyxowTvE5/Pioirqrgc6BkQk+JNMx/3AroCAjYyMm1o+C7F+9XK4pW/XqZn9VXrowgUwtAq6
wJz+85UeXNn8eXEJ58nHMDUS857g13huQ2A9LbuoK3DEUPHcwZm5JxdW78GzZ74NoXxaZj03hBgG
80alswl7H/2L+Ow90raPSNaJYfG8Ai7JpytBkBYRFRRXmFBFDyt6uHq42HBqiDgHPQvjHPCFN09W
/Inv3yWZ+6rpDt1uuG6JBQgJ6VE5PnIdrpRFRBQB9y9hHUXzM3yNVZv6UWhUxGv7xY7kwyjAElBF
SGdA+Xv5lZNxsuzuJ2HPb/yVDkRRGBmf3zp4WyKG0tjjdvZ37/yhzwpgVg3NKKtQ58T5r9x9IBod
BoiFg3uZLdJ29JoTTDEQ6kbN3KwgVG8l+3q4YZrtnX7Bt3vmQgEWKQj7XfjRfI2YahjAN5tmOKDL
tiNd9/374KV8TnIcX+Xw0bV7Q/mtBdgGTTU/nBcdEokwTieUoGuenA0WIiVxVU5HMPGwEwsSq7bR
EwJslAHr/m3tz+HD7Xyix0ioHwGc/Diy+AmQ5aW8XHD3AFi5Jbs9cgiIFy4NwumuRgWFxy6IrOA3
teFAyuRkOyi4ZP5GvsTMHXBGBP52rBaTSsWqVROC3HUKmNHHVpL3ihpnBR290Q0wP1HJXel6oVEe
JZotKPudm6DwV96Z/78I4soBgqOyTXuOm+Tc2me65uyl/nHRpeo3OWygJtCrayHpk2ZBkK1+Vl3w
PImuyVJSe04wMRRFGcYX+kqmUpaNeacxBIggN7QQ8YIBTxTWCjFZRyjDGLVKA56sX6W+R7ykJZxt
ZlLWBQaBI1yp44YT5/2tHDnukISizGKsdEbseCtZ1qvyU7xf6Xy7ugy0rt6ZwDBv2hGw3lyY2w2J
TpjEh9tGw9qQAc2lrJvSBIuyWTqyzYNHPH5gnHZK8xG+obTU/iuCQ0DmaB48fOvO2HM3mg/SbV8p
yfbA8YX6WzgngcxxM35YN6ke6mPQH5XTaNcgb7lpOyGrAMS3MU9b/A0XQs+1YqYaXBvKUddDMgec
9QGXcviAq1tvDpou5JsP0vWpDSKVf+qhuC55brjCMX9/A8k5Do8twejXCmTyNuMxTNqhydZdFy4K
hnAlLwVU4azbKTldJMqS4D0mxPOMCpgPZHAcHtySGy4LBzHDQ3lWaBgutJmyAcIWZP4Z9iPOjXvl
165oI7HKzkvW/90wlnIHV5vPqWWiJ0vGnnPBr8ieJy3bOXREmhTRsdm+doDPrCDjaL6jBNzbCwDG
eZvQvSHgqzBzDu3/chHAMYAQK935i1rhgEP6bCCf48PCuiL4beCgrMfP0NufIfMpTCKOjakLy2/v
XWNWriAHHI3cguCmf1+OdRUexYVnG54OA9mDNU/CPYEHzBeL25KMFCLhTMtxvpfchnSj5Rkb1xna
orCKQSUbuEByNSK3XtWdLeNDzDaMdNszWjQ1DtYfGllvF8gtwTs+xFy/wZFs1tkhyuOXc9zWmg7X
wd5MXkTt+OFah/kZ/uzF2m+44jl/oC96EIfkpLTq9Ff6V42piKKXI/ne0bn2YLAVi5Wwr4KoB27C
qyIx8s3dowoLJVdfOtSVfK8E1xUiAKoIPN+zrE0IslQD2kXtXq/A9t9SS2EsgOB8DRBM1ULxPEQb
z6LpGAVINPgfVUYXXgxvucw94gDs/Q1gedTsnkpVTkLRi7rXJEO1847rjXENeQl57n4Y1TkLOmqS
Eo04Jle2l9OVb53jk6MeEpAMukWPd3UrYR1yopyn/hpuTR767dcc12vnyGMvzSxP/eNlVOkEHFvG
+609RS8OplFBjky2apeHBP7AO2sSGh5jlGfeN/y9CWcKh8BooCVvyfZaxTfOQ9LAp0KN89oRM/7m
pAVruIUkGQflyUyb4w38ZYtPJg0cJ0tXQMNUOkaxuTGpQbTNKNnndI7c1UWwWeLIhX1Mdh7erhdq
ZDQVaF8dqboUKpNKgk8KrZvvA5/aR5JGX3fxGyaJSlypBoNliDlIaSaPn+fBv3A8WKGvCip8sZGf
93kp4vG/ef734ffcRw/GXPLKnMaYMfqQR1HEh+iS3oMPiy0tq7JVSM6NgIwQrpUhcT1AaiZh6POe
gRffOXcuUXzWV4v8xKnUq+QVgnFxzgJTh4x2QUtcFbRvHGZMDJoLwIZpTYe5iJg6M3g+oHBAjVQs
q5n18Oq+1lJZTWS6jvQE8l9NO7ZLyJTua68sx+c9C+GMi9pOPmgpXA/E1QUhK6+gAYUg/LL26AB6
0oq0uCE1QNnLODooPtILXL0l8ti2UIfmb8SKpl698PBIikx1HyH/cuXLPzyQbE2XtPgnUlXGnpv6
K2rF0sbpa1Pm1y+7TrZvRUK9ulDcXYeuWIJGsy0hxdzADBFAO7D1YsZsttRPIxZbVS6oyYXvPT2l
LQxeRSnsqfoSukcQWOrtdxuEHDEUvzhWC3h93n1rAojAkg7sg8z8dW7FJiekDVswl1Ia1yqMrP9x
0ZmFLzSzXqYecshzaJPyR5cpGzi/i6rRCcMK8duUdzqPX5M80Iire3qQRuXFryWK8guUgReeW0sE
7tiZb23+DLDh2y2DlKuniaIEHEAzVOez/UntYOQmd3Jr/Ixig9TewHWCH9xmVojcNYAJvoq4CFDB
lyWTQOp0e6erQcgjlLfnHzEaFwCEgDOKTfidSBxcCEOzLQTJt1YeP3F1eocYpyAhJkl3gaQ6MSGi
JqxW4DUTChPaFfHZ48N24d+FUIoVZasD9er4+b9/KzyfeThYvslE9lkRxUWBtS84HEN+/VboGe2L
++RkGqkKiKkneHhguxZmuS9b5CYqMZCKJ9rtaHmTmhYbA9VTuTsONVpTZiM/2cdjRqGShLLCZ2iv
bNRSfkL6kZy6YsFb/TAAO7cvjbImJl+/ukmc3rSLga32IEzEGuww8c5WaDnU6gUlnM8n3pxBhlUF
aA8na0/zZlzLmUjI0ZnCoYsuc5TCKsIGR5tdlSsCKMdaQ9v6d6x94UxUeuMEBdSkfA/EdaJO181E
NYgoUGpLd/E2omDS/8aoFGLfrv8Trmcc6WnZJ6Gcqn1/62ovhrvzo/4FzK+YnplNi41llPjkFAEE
0IvtJj3qvqVaU97XKrBz767+sFJTBs31KCLSwfv+1NWmAqus/VShHLKQ2AJomDGcwWOgZdjF//pr
pvwlHgrjQ/fZQgBJicJ7mj9Opo4JFzhqoR1ItPC5LICqTNd5UdW+QvI1C3b0G+fvSJI+XOPRDYRy
XTaJJ8pJZbOdBEWOicikiZj1lwdGw6hYuEywlUCq3+Qnuv0e67qE9x4pSe0Sz4LiDfDyF5siknFx
r8/mGeVHTLmIPaJKsEiMw6hcxn+eQL99UQzkyCbvVI0QpGo9wv7bUGX6Au9i5LJYTUV9JO6I4CyF
R6Op1Nqu5jloy9gFmh1EbYiPEucNZdwKGzsW7Ni0K8Xk7LKiknO9ZT5ALea0Wl4YfvuZOvvCqMNh
2Hj1UJanxctVo8FQsRcl2b9IH5MOc3T61Z6Z4KZ72y03TE/iqeyOIH6dPh0YJ7fAUv0LL4zpI+iC
4O3sw7qXlowKu9GL68o0b8o5tlEssUvqAOnHmMwqdMMqJvlaD/PADl3XIX+BshtH8807d7w9pbhq
2H/GYXFSyxeH/kPSlT4LGnHNbqSsy/QDr0HJE1ZpoXec3WOEKejGzZpe7EiqKJ5La1VUTQKeXyff
oxUuX9fE21oZeXgO/YgU36U2ZHwx2QYOC1LpmnlF4HpxkElrPftVgglb28p+NMIaHVslTdVTsaBZ
yL7rpXNb7ir4/aWCFpUul8RoWEVokUfZaWRKmD6mxxuIjKyOaCuR2eXkWF1OB6dw6USRGGnFihfJ
oEbHbWcqKvQPxZikMs4J1HYNEE/UjQfdCBnQxUEXZCw3bUJQew/rBJVn2A8UE3/eApRtNsESy7Go
BIrucOGS92ORqIYs0IC3nEszz984hAY+0O/A2CEeiogdi3EN82bMx78PbEKyxqVj6hTTGik460iQ
2EORJzvtO4R4PyDVjHW5NVnApze6uY74KzwdIbiNfCTuhaV/nqtVlQ0mxDgY6l4OKiP2xDCOPsj0
PXjx5LhJ/2CVPtNnko6fLg96nLAHfgiCkxxn/x0P/cXQtPCoscAWSoJ1T7Xja1hH+X9Mnn2H5VL3
yDlhV6LY9dNqMQYtEUu9CwjwYM3cDx7QBHHrHIA4yt1Lpy/Mbn4iI8jOgDFY/dBSmLVi4uP2x9Vd
STMalgHtukxzenH3Noptio5Y/S+Bdm5WrR54Ydwosc16PPGXff6WPWYPWFIGx9mFBoRI0WvfFr8Z
Upq/DVAw8AmAKJRWBQkLJC7JcDwJB3BU3yPKKamNAdBlM5VlRDw9pl6pImqWbs4DOc43ScxNvbYJ
YXZHNvC4gkCgrXQgk1PDh09zL/RFj6+mPnehDg0VMp2i401FZBSnlO4wHRP94fG5WifcQOyuVcN3
sSpStKqHDsAni9n1xslEDimF+3qlcjyrE+x07twgXvOke9CAdjc9zB1gdA4sy4TjAkgvY1n7prEa
TKPp1Xlpce7RC3kjBQ5cck1x7YmvYEhqz/OslDZ+94XJt18r8DeJO/q68l26GejSuftx4yS73P3p
qOGhZvTt0TZBuuL++Hrcmb2KxMSGyJ/VWceqTm41yw8aeFmVUsYyMj2jIm8urIa0heQc4aF/NkVL
xZq5dHjEiqdKb4+2EDXd62E+z5vosVnKaLBkfE3+Zw2IAN3UBe9IByBgwjTZDxWePnzcdeS/94Xe
8GuQPH2kJfCTx9WQxV++x6YWSWXQGrAq6+5WvDdD54afR4kUCtzTiF9dUTmFnY7SO+8gKHgwgtI5
fekA8V8xfUtlKwipzRyboPCNGs1rqPlRlwShJNCNL1gD+xipkrCFJlqbuHeR/G4OlS7/8zcK1idI
upFJ/nKlywonC+BAWSQQd9p2/AkreorbDVZ6YNoJdf6csavW8SFRkIVocRbGno/cEjB2Kzqlp7lo
P5KFWZoigS3+Ztmv0ejA2VglOCPhZ9rqK5bTVqfMSMKRGcyzpaYqOxdO71s4NRfEP+onjXFdEmBe
KMS07YbapbQlGiKUt7VpV0VdfInb2CyesK1tjiNZcloq0vGBm2SHvqOTnnEcFRfF8x1r5N5zXb/f
qm1NfoemCGZ3N3GRbRSl/wMdBQ33dFTlMLMBSbYezD1DUEgpHIgAp8G5Wm+cVV3xltEpunlIM0/0
XzIeU2EkyUQCqPfwG8gaKtXXlgGbaFYouuxSX9c6R4a0ZzC7vcd07sbMVS5yamv2UFQBEr9XvPsi
840QkbJ0mhCLLWp4FACp+mxQd68orNPtOYF3iO1PVS24CdssMdLbh0M7EDC/+cKpH6Rnr/AvEBw2
7hcF3aVaFH+iFWDJD5qQ2unh5ufR1CEtq9cnZqF7ccqGXiHYJq9KgHtcBAVcYTrZiBtotI9k6fSs
Pumy/zfG6keNxGLeXrd5noSLaEWzQG5NlUQE/fqVNDRse3CNvi+pi5/n2NQ6g/Srsdqduvh5zfSY
nyH9d23TXrgfY3bPmvkw3A/8YlaEZLiuSrJ8wKck8k7DwPm5ntlceJYTMZl/SJHDO/zKchlafOJT
tIGp6laStil6OiU8i8ywmu+oDRyv9G/eH7krUu7dsIRjz0yuO2GWr7IvnQq4epHXgB6jL0zMnjuP
UOB5kY89Iah4cqo9s4ERoedTRk1V4+6v3obaH5f7UnWPTbXfCqm+HxGlj2O3LwR7hnGmbHrh4HCY
6nEzd7zLWLLd3PJtWCrn0x6Cwpx+RhYEKOSlt/aDVBeYwHGSG6FdRfUgtDDoe4Moum5Xo8/6FCbR
3IEUtw+lBoJmBquiTMoGvIoD+EZRlefushoPvP/CkIJO778UPuRfEkvoCgN0QvJYscyb7Y8HJBZT
IgFlQ5qoDJQwXWq5jFsnlQwOgiaoMva2PnNr0iuTmXCudFH5grgmhsrwc3WQZ9RdsDOwKSm2anLO
4/nxdQ85D3eK3+50VS1/zrlvTDnNBECdFmq5irRxQO21I+ANjTcENsMZY63HCa+rx66O5Z/UeJ6M
a++GcesYEsc1IE9qXoLisGKmJMBXcGh+0hrJhjpYzyhut5+6oQoqf3VmiqcQNToGwH7DtoAhrR4a
ru6jO2jpGY35W5IxIX5UsDczHLYNRnmRp5nRlUL5yNSYMNbmO3at9jGMGOmSN8xrU9yrvZys7/0l
WBMaI0CMSkhiwX4Gw9TQ658o2gOE6Kh3oL4ojIa1VSZO4wws4/pY9XDRUl9QxGSY5QtjZcdmhq6B
uPITniN0CkxhgR9PCOoZuuHwmj4yXOS/FLxVaBDCPqhn9x53NcmNDN6iVuK+Q2O5bcKOyEbno9DL
EaTQRGpvLUjjUiI1L62URSTtLRIIPqUf8VS7ug3j1Abz7PNMXpD07H4+a/9iPuEj1KbTEcJvfEEt
isWfF8zgmZeXLeER8SfDZMwX2WdyFZQYogrCDzjfgpMmgQqyQ/VoVa6S/OXum4YgSjgIeefTNxd7
C4cM/b0VTTmH3H3kHyBQ9uikQhnvvODf2w7s0q3u104MtJRbSeF7Ud18CwcoDOLGLwzi0kGsM0W6
hqvgBySZlZmwdzQnpmne4Enfh14f5GOghPuIa43k51blZbCBANvUjH8lutuG8ls27SNJDGvcMSKy
YwGQEEjXkcpAw02VxxdcufwAHh87f1TTJFRa+4LsKRiXAXKXRDGdfFeya+wkPchHukCRZKVrFmTR
piJy8xUQ4mCYbQ4ccdHVUaYqVQEZb5/b2sUl50fnM6AKpEL8WhdFw21NQ+7sFuccxAnbxCJvCxoX
kKygzmLIvMgGbRPzW/pIM+VWyFamjLuMOBra1jwTKFBFT5c/QjCVas3yIBlV+tTK7IE2fC20dPIN
MsoIFOuMIqDXrBuPCFHqFXOIPC+jkrfmKb8FjVgogIks4HF79NmM+KNOKtu2ogdx2zN2Gk6iQMiH
hyK+p4PFdvWsv916p6K08VchDyP0XSNFTvxFJ256i/1ZpgP/zGHuL7+PZPlQAL23YXMz2m+aRmi5
+GiHTNBut1ph/cPeHDvdTm5wIACf6lgABP0djtnrzPhqpqi5QgGdQWb/dn+Ar6nAhaAPFMbvq9Fy
6YdQXGwe7dMtiyzMgFLY4/zoTGuTKN50g9N5SClEcSZpxu6UO/IV+/NZXKQ0j5u3DllnU19d3P2o
aUf74f1ZwieveClObMGoVPOnYM8tGXuNEdxSvDW3DO0pKWEYe5Cf3xpWRveERHAamqqI2IKyrxbT
PiNmCCQWtx4vcrXtDkaAl5ICyYUjYNf4ZKUSpgqCLpPkJewNIVDWJiwy0YQ2kFlWsRGLW4xUdio7
npFYU6+1q8swoBPQBtApdbVJonXDS7A/y5dc7zHvEwVHsr0+wLNFXhmg07pBWMLWOWTk/4iCKXJG
1zSauLrAb0QIKis9dJiUtLj1gXovs4BTdIptoc+siUoMFaj5oUMIQIWbFbJeWuH5NXcISvvYflmE
nF6dHfwnxLG8Dhs8/w94/iQyIsDLoob9bVtDufiIxrQuVkDiDkrtwJ7KFXPFUZK9LOgyvKX6lWwM
7aPP+5gK2PC7L0n7ejZkOtlctytXO91vT/vyzN//zTfkGlKjXxLyKoOGULovwCYdvOj5c9cd5kRt
d9jvSyZW5ai/JW3HVhHO7NY7n9Vj8O+FxK2sqbqkNXEnqEOrj9knggpbBO1XpwtMkMZPLUUeHSJ1
eSgpnZkPXdgmoSMjIUPuxT6sO2vb+kTsk2vvO27RzgDCb72CL18WNNpV21biZqvPoTNRBzZ52vfv
gyN2zLY3CkPlKZts8lfw7wbpEoyIkYuphC42mnNKZVoq3Vo2PLhIIxmGrg1dvIJ7VNbYExqt9Zfj
YUe6iDrUzH5ivpVfBJlD8lujIWF+jl1igD/U6HJzJIL88Vp41I6KwboOgtX62Sg1EW5LZ5+v0x8s
wNd1NcMRuHl9QxmrPm+sAEHJPDJaI8+CxXU/QsA2iJWakFwAPX4vxRD4ZSCfCEPr4yYRf9Z6KEOi
OrCwn2d2NJJcUh2gTEhiDqRDJQ+329xNcgVkD9Dh0AWjALpR6IIdUvl9Ad0XkPhE06QQVExPiAwY
M4SHgo8p34FHSv6b8afspWEc8Wr+RQK3TAshYPS/j0/lgwFJsBpIk2wi2+khpwxYdwRxsUjRBBMv
rui+JdC0Ex3C1hUVqjnRpOYLC5sYuDd4Oq0xmXDMkoasuOmCx+sG7U6T0oS80lwG4bVYdpNVfEYK
YAyaBun7EPNu14SQ8iCSrnsuB1cNTeVsjSqmtEvdUhcm2blTemI4c0Gim6Y3naSGldGLYJEoFrcP
uaskkXO6yukIJTrzRpDPgP+8BPfgvhkVEvE2FcH2kighFxub2+yDP+jyYqiwNuvLjOkevgD5sWJy
7UI73Dl5goV7BuoXR/fFcI8toAGVvoTNA8BPHvj/MtJnYt3R6SWhpDJq8coXj9hTqOycBKDbn5a9
MGOfSW7g5k4TN4NMCRU7MM1rFqyxWo0RLnym9n8dQ+Q9+GAfqnXLnqj/Sw9oMbEngIZkO7qdXMrj
aDXMZ9RmRej/L596bkFlJ6er4xo+T+a8k1uTzYw1/VcMZ8Xk87ZxX3lNy8yT+XnC7YShEjjepSBb
4Ynw3lsN49VO+LMvs1lrnm5UiukUTaNExyFB6VuLiYi6dcGL2U6sduHUHR0EUcXD137S6UsBUnpp
rPQ0HQHvSfpszEFw20ZnTR8V+GtYD3hfMnU4wwJhUqfIADWqUoOPakxsX8QBs/SpGf0tvDbItbPv
HnKCdj59SreT+8UX8cTQf1NQDlt17qsFYyIUxFh5VkAGMmjvbm96gFdhnRtMz6XyU+Fpu4oLwQxN
kybiu2cZdNoFOeNPbjNStNZ+HBPq9TlIIzRV/XB72GAn8X4KQhN/myZw+f+479oTvfHqkw8UfJa/
gs3VhEt9w5soPwHVA9KEZv7x7mbLfs0Tc/3TSpxScNC0TzjRCEuXop03umD4VMRkwWNy0V0E4Zf8
V1KFtvSBjd/GeMamIihnwnI0b6dVPDRm2lQdbZEy9/y/Uu42fPZDhup7rh7Q5zwOJll+/6HP5V5W
NJ6pnwndunnrCiEBAlQL4LPSCIPqZ0FIFh08bL3BoZjghKq+kT/CE7tfkGUF4hferINHbBy4JOsd
UEfwez4nsP4sl5V4WbxJri2Luf9WKnBesOYo5FzmWBWGG390FQrmghRjJzGWOZU6VliIrDjzBrPX
SsemRg7LxQJ1kIZ02i0Uevkrrry6/oGmbOpYVanDKU8JMfS0ShE1rlTHklGGnFdOhjdYguYQEUZZ
5rol4cc2eVal1WWWXJ1dimgDrEXq05t3DrD/qhMeiXjcIOWWI4OEej2WESDoQxDX/8b7mkzMdCUT
H683jh1dCFD4oLcNrZz+aNqHAZbD5ssDbpuHywG/opDwWocT5XMr5cjIDLkHR+tlRp8oRnWT2Klx
/m3FFgSQmd7gglbALJBoZwd5gnPZ/y5TjhIGv/wPF7uzdj+oOftryIisnHCuLwtyYQODELs+UPpF
E/tBhUiVtJ/nqtnihNa+CllBu5xkmyA6POaZplKRWyQbOG7GuxCQbTozyxSJZ03HYupNCRuGnmPu
9QkJMVzyMBKcLG8/ppIgMGpcW/fArTWj+9EwSwdxOW/V4Yj+Fa6GrXWQdHQFWXHu2ctwcuOJ+Aky
lVi1JWwNXNtiDLWwpjmqC8A1rL3Ru+jKZ+rSZeoAFFPhVMTLyEMqTZYpj5l5s2JvaLY+wiLGusNo
ZWZ7HZ6zjYHSBdjL/9zUjfyzne5vnuArn20zhZL80Hj0BGMCEI80TxDkZKlQEZKOxPgi1Igg/KTt
oXLvs+bn/o3NBYHwVr4HmNgTau/luiNqGgB5FyQCJhAuXzF1uIx0gEVvOpk4d74yquYTUCv0dSm2
GGILvFVplXGJ42dwJmjY233AwN4d4kMOuw49KxSaFSpy/FC9YWShBMi9vWKATMVIMEAfmctnnry6
h9azR6I4Vn5iMcoMDEuzvPgIGb1vzF7ZtYIAsf7T29s3M0df+heRgjZOf+qe5h2nazKbBScd+Mdj
CN90Wk4a7KNJWRTc72Wq1Is8USPB8UEFfR/O2rAOkjXRqhH+cbQ82ymJJOv1r3AFwt0cRvRzMKLt
4q2JXi6ImBJ0DHYGBiFgcs5qG8RPm6X6Ff/Wn+cXOPzVhxIcgW23l7gE18rbxoOtKSb/ktTG0cS0
AVGR/Razdg2VVMWozZSN11Vua4rKPZVmPSXyX4BvZfb4QsbfvYmw8iPmWUBT9NJBhSaWFHkiy7Uv
Ier3OXkw988YT8TrIA7JrQN3M/A9exetv0jsaDeoUJkZ3JrGQlSbpNzwRJ41IqIb99cNZtWlN/2m
q9GqDXmCmn8IfFoxrnvwrPMjbpAnfFUa5kEGTB71OcsX6s//PIFSP14Hyo3TG7yTRt8u+3vfsRCo
eIh13GGocEvdxByi1oQqVA7fwLxWftWm6F/qlcIE+k43sXVGSb7cJJcr025r66eVkPX29ddAPs07
tZn5zSrPlEHFbskL7SFSZ5Er4UMgAVTnZ6aPRCzBG0TeoHGlejQ1whrxd32wa//+mf+vVky4HeKk
FmHBfChqLDSs0lb+8KW9/V6yXIa4cXW/LWJBOlvfb/HXhjlW73SdF2I9/F6Ao/ujEDAa3zye3+gY
4p7/FKqBCxUyij5Q5g9fmZUtgMyX7CpMtTSNq/JiuJ4rHZMeyrR2tym7CgigLY+GnBDOmSdDmwk6
6ItjfqcCEIjILJFdSh8hPqImOZGdElzduT2kDg/Lh/hAdsUbQCtvoRvhqysK6/8afQtvzirZ4HCW
KuDdr7IX9tdbp8CYmH6N6romPm6zrh7++YykthU+16+XzA7KPaKS9ZhLa9W9DN1l9/rHGoQsyZkh
pVE63PewQJIEet14zQQH3BJVLT4pi6A15yR7ifjes8Lz1SyGmwgJMYvvIsbr08+xaW/EVhsZLf5j
gzmqODV10YBz1Q3x21HfHs6XPBRrTWk4UuXVVXIZE/rx5K/JtNPSpN0K0owr9Z3Y5SYIe/vF+6bc
fOsImVqtLV4RyijMdxFycEAYedP96Azqoufe5ABTT3balaElu+07peRvk+1uvH8wXPKAlLXB8S32
lQAU2ytE/PkzcqGVQNhnLdhVXLzlLggpFZtvTATsdws4IGWB2pEvk2Dz9/97gBiwNIRV35wgWxfa
mzAVcj9ThDv8pleW5DAfQMiEcJweJ1m97MXCRF9mqthWSX7sSLJz1aDyIXP53u6kxpD9XKyVshNV
fNYImUVfsJSgZI/GWNqDWb2bB2UP76rHc0U440ggnWNqhkB4TVee+AfOhoD0mhbXOUeaMnjBfQvc
rvWuYqlC11qvranDSwyCMIgO1A7LpzDZq+AJg5fDW/MH4k1V9YoSC7CWscvwNkIXR7/tf0HMHiAG
rV0ISdBGM5F98ooO/hQQbjjTWb7zmB15MCdXw8Cte8OpJQSh99HOEB6WjzVT+WsteJ0vLZDO1XUQ
DDW/BQbC+eT7qW/u8UFN3xA7AuwYd28V6iWd+UAmKTmSzQixvuK+2UXOI1Q+q7QH2jk9WI5W6ExV
EB1+y8E++thLatoNiyKh3qATsy+r7qqk/UyBoJF5iyYnk32dTW9s3bBYqFzo3p9T7h4Jyjm+xV+l
3hyYMcGwaNZMqnRxM0sX5ggg29tCNtWP0zNaaGhv//3dfkpOGtKuQui0ABOMRhnkr0E6oNuE60KC
DqsLdU7JvrMrqLpyqF/iLQE74l5EoNUANQXZBpaqTZsE5w6yjhzuKqy2dPm2iMZL8ifH9tZ8N3IX
kR7yLeOuJnYkZBkQzdk2AhAKPi9sNSOO9Tq7pki/lvgTQsGqigKh8Dyz20cLHQ+bZI57LCeZDark
tJC7+e9Qoet9nRafdTDZiqey5xpAueyPcM4I0Edi4fAH0IK62bVdGDGVeUT0xcoZVCrmunfEGihO
gf+Qzaj6cgwLWmoqRQwFnJKewTsMz0vkGKAZJmTwMnn2GS8HhXewpIEBll6DDzL0TBbsG1YCZk7h
We7Aq/MbM9wjZtpYMTpLuox7FFOQitgY+Dq9TMJMYBR85uDCWWr/LP3/SosZ1IkCvmOHM31K0Wlj
YfHT8GZuY47mXkeQq3CAXppWX4QQgGPSWR8zoyB6nT22NdKsvmRZ4MLDgwcXNx+9FGXrueYY5aa7
ueGyeFxOlrwieuTjr/qYXhGxznBvA296cadbwiw10lQ9XEcGiuLIzvz89I9S+10nka62z5RiZMIw
9Ft2Zk8n22j6Ear5vzNLkGwEIZ18jbjYEKTzSBKp/hhgIsGIqvc2kjzuNCT4u1MYf9JHwa4Bg7WV
RFxCjQ5TvMUtg9i/aonoLmwQM4WsmSHgFQ0bhmttKGHcnQ0lV6bFhMX1VZPFlixdAGdInZaLjpkV
sD1J5vqVdRINHDfS8UJJC5xqnrilJDZQnsGguw94bt/BJzW7iA4hO95GRXY16bSrV8DGN5jgL2xF
Td+2iPu+Jzc8dWBI4GBONyjyEs2Tyy6F7WxN9Wj5dOXvq+6AednSrFWL0s+Goa4IsFLCod0am3/Q
Jyl6peGc1Fv1oVmcoAJmtc/EUQ6Fq5a17og+SwIJSjvY+6Dcl7szqZzmYH6s9EshmCKQrwfEw9/y
6yOdz5Fr3Z1R9OCU0xIT27BUgKtnrgDYr1ERPBfyK1kG0mQ8uv3EI0j2tq2W4Qny+s3QlbmySR0y
x1TwEaj2z0WltcmyMlqdIcNzeM7XER2nXcqGLuJFPhp9uYtX2LP/qwMkgMkY4ef9tZ+8LCHvYDI5
Wc8z4bg6xTIbiFS7ML1XpFfcG9C6Ad6osHM6HmoK74wd3LBvBgP2bblD+O50jqOcOroDCrVOmAdd
17KY1qQ6jAFWFwGbNGPXfKUCX7pY+iFIis7aI4CFVCXQTRGpyiSSTMpuy+ZDdlwDtgEgx0RH0asG
ILG0Tk3o4k0BXgeIKpcM601SHBVGj/lRhC6FR075NkrV9vz81BgaOKGKx9l+E+JHsAv/dqEOWSqk
c+k9Q1hkvt0wFygf6xzlpMxGoTTzQCI3uQE76WPNv3c1D7X6bV3411ZGLsYbV8n12nPc14YnDpZv
JLdN4k7ir5ePoS6G+4JlRQHHHr643CeOGqViRn2lpEZpt76QEEcasEqZrI/f5junH4geEq3NPniI
LazyqruCBWMcVVKzNtt1TkZ5qnYsKgRCge5m8CRKq3lqvBES76pGpv5oVGLdD5s8qNJ0taKrpZiU
VgDqQZXkGGqk21nKxaORny6fYm+I2d08v31FODJJ6Uc+WP13G62XrgE50pgCJM8YMo/dLZsvSGHI
rJ7D1RX3/Xk+85m6846JFFF33p6+rJzlBasnpiJ/X/Nd/8+mwOMZpc1gYFsnu6VXvMvz4usTQoVF
3rtyj4bNGlOaYaN0EkT1OIIJO6VH7fNGfIus9iwmbEL+SXMphGoAOhQtJKnaZGumNMDIN7x7hlOT
1MRngko3agkLOhBvXoucTgMNBzD0HRAPBh0sNvp6rCZ2CofKy06kZjlRyFlBdNJ92SFTKxcZzJsx
X1H65lqreE8D5i5pGEqce+8mtuMXjuEMxnqb9OzlxwTH6AS2WWAjVjkJgknzEOW4oLSXqkMK9+10
HD6kUiF+URbvkG9YND2wju60OmSnVInivr0/av9/Kfv/VL2qKMnjey64gdMBzb/T2FncV2xxg6O/
J74ye0hGE8HbJFjUlZxBUeenJlWnodbKwfSTWtuhvFJ91mJoRfqnfGC65vWCra4vtJDjUSD+QTOB
YDjVaBxs2MoUFdz4aHtO8P/mbP+zwH5tXCptdhbTkVKdc7nOtRWhFfMTlOXd/XrQDUzxTfESRi3A
NqeKNWKN3p6X5FeuoT6kYvtnk9A9jxWeNngQFFDlhbjlh9ruOLcGIlcxtMfEi7GGw76BZXAPv4pe
qq75op17VuyCp/SIoswXacNQ48KpB/lZqmbHqY1lycc8rpZWUoGfWwTP/9EIGAZlOtsurDVVfS43
6C4/LwC37t+Q5mumCoy20lfat/qpyaBwh9ZY01Nd1Um4c8xOX+UkRJ/EDRvq6hjfJ27ys06v4F0V
0bGa3R0VoSDZLnG10OGoaC2Qzg5mGlTxC5+NaOj/+v6Iv2icrHB8t738WzMi9MWE3cL/YbN68ZNv
vZcdAJvE8YZtww/zkbdfGnw/4CFPgvg4+ijJN8a0qAjC/mF2acKKl7fT5a/znLz9oyJIAy31ASVx
hRJUuqwcCYhxE4ijwITUCJjxVHuco3Q/p5SCjJkbgt7OLy5bvO5jmgBagx/OBy4GSsjIwd1qWARg
8XmIdFLoUwMDuoRLHb4l4E252yttAlj9T0XuM0jqOJeEYC/+X7M/NIXC85nm6UN3T3kQ2AyRF2xc
XI0fTTXs6qP78LVvpSvJpbZqXtZLP6qM23qZ30Ewdv2i2s0PSY5UZCybcbwLifTrW51T2St9bQY/
/RjLC73ceb53RSuzmNaWV8nuLrVlaPPhbh4WN/wIm7leT0Xv0+Td3PLbTXuEKu5fRXtEHsyZUCST
Cw/6+Kg5aoo7lfdya0w3jPyqxCPZT1y4ZCnLtfYaWax+gYzHiqFaBuu+124H7UFTJYioKIX7/NJj
rFtx3CO7ILkZ4r3vLIFEZUKf01hNcjsGOaP5CPLgHrw7j1qln4+4zVm21mFWK2d/zgdQcnEHNceU
UspUPrPB5Ar+aYmMiOLUB82ByJIHdYSNRaIUumHFwBCml2pmODyoMqBSWbfazl5W3Oec2cNSAZ1G
X8aoALVPfEbZFkk37GNPQpEGCvz0hKLjwU9G78XEqu+l6Vka9velrLrTRcPf2n+DsftXBS+INdUc
iFFXsfBBzpCZKSVYBGfkXpoavHXH5C9P5nA/zquzHIKehQiuu46CpnpqOhmqnzMuWzpEqBpTfUYh
jsDgOQdlMvVAVK7lPdhJ884Kco3a7uS7Bm6l/nFUNbwJ89hFpHGehJgAsSvL58UAuXr6uXXwRFjc
6DEPWqHh98MBIGkIR63UwbNUO10MzdimJO3L+UWIOz3xqceoj3s9PXYYsYcsJAf77ixRGwx1FW/J
6iwZ+N3H0WhHpVMXd48Ow64RJ9d5PHwpONrgM3WjKhxWeVuVrmcGpCnr3Ph0VyB9vN8gcAnVPYmu
ErIM7MYdppUXi7hxnBzUwT170qZigw3z8VvQqeCh9eD1X5+pxvbvjFLC4X+P7otfFkFGge7w17En
iQOGfwuCKjd9oMr4bcRCO/vcO7d4djWWnSGHjPQm10AI7o3WLXEjtbQpIvKPJRUPDd7Is6s2U2HW
XU/AjTi4idddCZn1QKc+nsiIA/LwPJTyz1oodrLTAD8mW9nCJHAiiSPI2lBovFo5olxjDEeDN0Mi
jTWCl0YrFzmjZ8wzVcSu042haYjR5vXL12bk47/DZzEqEwZ6zFEH/DntRK6tFFPoyJIiF8Vv3XC0
zpuIpGcKjigkKaAwBHyuNE6SPILYaU9RuRQsrWR0XuJWjmsQAOgJIpSZEOHMHpCCCLKm8yn9+QPb
zYhyr1jS3JqMB1BGjHSfkrO3PhvUJ33a14O4Cb679dET7z/tsZpQ2cFXDfekzrOclAdib+SXSDUU
vYGLTCgm0dSH0ccnyv6YFk7PC/53/Y2QeENWxWHlQ6EzSuYn6Qo4bVKeqDim5P44sd6tChLRpS1N
ldobt37HNN5NKMkHyqEnsMmOL2LWByg3IqZwKFHE1DAF18mcj1q/aiw/L2PuocqD9vdn+NijIv4U
UeehRwlbM2K6WVqjTnN0Uq6joDs5qQBJmi2nA5GUdD6yaa0mxHuk4Y/MRy9Sg7OX+daszQaydCBI
yuogOo3LFvFUVB03sr2amoTmEbow2xGlQholLF6jcLCLLb5EaEABM1zDQYtiqwJ5vTilYiSfWgJd
HNnmcjk6D9+H7iErCnnApbpnXi1Syh4w27DdQmmV+uJpzsRSYfgSuUZ6WTGyiOh4fxMC559YXNME
gzW7BhnacHBMZwkDo5hw8gEa3uRsBL/zQvZFQOo44kEAhg0EBpi19H6TchflqPcuTGh62Y+6hsMn
yjX4EK1jY2J2eSMPIEhHHtDgNzoDth/t4zatZSKUiyySEC+WJNW78zsr+pBw0VkxdjO2/hikST4Z
as125VQw+N0Fis4luR4g/FqYYx/FoKvxKSjbnki5A6Kst4MgAnAt2mWWrTqkoNPtwhp4i/GhNiEc
tqFW0Ss7j3ZG1y4Mlsnu7W0fRKLinVnEl3G8WtBzHA1CHuFzcttz3GZdpWXIh9PfkyLOmkzFmBW2
X3yumoLhUdGvAaT9g6423mk9TP/Hl/SAMEmPUg3jPLJLsf4XhF16r9hBY2r52IN1esHV16wssQjj
6uKVORsPJk4nZOyN3v5lXHMfKswdApqqzskSATNn/Ugit4bxU4eWuI4idYwyAOrUecq+CD7llv1h
O14sBP7AWnIdDVwZCyyegdbfN6n7Jmm8+cIaByFxmvrjFIg/jnaBxBr0CS4rqRo2GPDSGcKDUOXT
2UaWIi/2psJ/cqX+xJbxZlk0cZSXLy4riuoBt166spTLxhm+Li22g9orc7Aa2yls/Xir7wbtsmhS
oCmcHSJLrzJv4b6ZxJYzJW5yyoJNohJwUkv4WEaXakv/4XeWsgQO+JdeDkGMktRY3TzcU79BM50L
kmpUiLpcSxNcnG0nsDQLvKUzAvJJOyYVzYZi2LNqlK5pS0N369DQ1n2N6/zHSW54bYJ5g/b3hhR+
4VK2iRZfFrf9g3RrvEIK5xmQg3zIdKHb1oU4eauGzKRTP8Vax/r839GbngbQvl+ajuwT9z3IKiQ0
vs1NhkdWRPix7VyXulzwPdt/bUycHZxdi8Xha+yQA62IGZXHpNO9c3wWIP3Ou2TkyH2ZCR5z0reB
+b6iLFmC1wRMfdgsh0+bXl7EjINV0+6fJnyuITq3tXYyqlBkZ42/6F/l/UF2/UzYBinjiHlAJyze
44QQBluVECsxV7nKmbP3dcG3I+6056GQ3P7CKM8ko2gNLrtSP1eXyu1eUcdNC7d2kWFOg6lTwGVJ
O5PhL4bVj9OBMrQg3DvVq9WfiYPPB72UHR9+8VW89ahHPtd9m3YrW0cRPYiCzd6l+mOnBbRe/+yH
f+nRJjlcf8Lph80hfojfOAHTC8E6WriHP3ZrxRbfrHBK18GUkciWoyCNuEQkYTAy8uxgo0iiPC4B
tbNuH82Irp+Ne6kICZscNdmagyxlvKAXhbHjpSCydEcYq4wFFgOilc3bkhlGT6osHqwt1gccRMRG
yrITK1rfXjT5CGd9p55u3/WCFLutLbC3jqiXTmKrMeNsJGZd7bNfGnJMN96lfE1NQly/9hLRuXDR
vWl/G4s52pjzxvX8g+5jXo4AZeUhLhcnVGern65xny+1d/JHSkLhptC2TLAYPpCtvy1URlGBO/Eq
Z8LBxowmbLSpMEnhqq/AcRPb72xdNl06P9l0UjKjBx1A21PK/YBIiNZd9gg4k6zWVbIX8Fc0Cwcs
d77KkAXmIhHPFIdKTkWEEijZKftifXULbFv2bbtEaDfau0IXe4L1VwbcFz8D3fG+kC7v5bOdt7tX
57ckR60srF+zFwA1YKSyOhLkUr11sftcdl1y7YXAUYyFMrWpw2Qi0KNPVan+/SB/dFy8SoiyXg9I
f8r/QeGRa3wsjuKTjitSztuQpqCdE2uNsk0UIhLzNpuDWDceP1/vcOG+uXcIAraApk69WTOijwOw
zMlpyWyVq4k2h5py479+yEJs0KYVClx5hj31J97K43tj3Svvzi5PD6QYv6EkbxO+uGh8/JRo3lEB
rUKKyPcD2haKv0ZkjfU/ugeD43o6dFeugqXxpO+axXN15L9clMgK3eAwL2Vx5O39+cRI73NQ7Mk+
64/lfJmMNqIzex27ByNX7tn5w2/OIqWI0nrJmRusvlKSURJv5WGjPJjvIXqqv19Llh/sVA5sXWXI
23ruZ66Mla/7s1BQvPYHCQX05kP2dn2/TerLlkDwTMKco4++sFEffQAf+7DvXvaPkdvYp0yvnvjK
lPcY4CL7lHtM9Dd17Gj1HY4/5tFsLFZg7BIG24hV2b/0JHy2JUCrAUzr2sytORUUfrnhLTgF05GL
VAM3kQh8XWTiva7MXqTtLJ0//Hnuo+oMGpGFlbAS1eUU9pOVYyUglBtt5EiCkCMqjv1iZLz2erd8
zDsup4mG89s9h5kJAJY3GWNuHz1EOj1KOjBcjI8LUUIyJX9C6+zWGfS0VTfceYJ4df+0Z6EaZcwq
znVcTcmKJPQ9r8kzCwzt5yoeUP7PgYOBptFipXVTOfT97ZZaaXsBzdF3vukML/g+7KvHtyRKf3OI
rRdPBCmQYtyXkvv5o4isfcTC0ZPGqjoN3xglrNQy6+iXNa1VRcoqwO+UyHRybkoypTfbHWQB8lF1
omkKBpZGSl1O1Q2iNZiYDqjySzfRkrbO6QX8y0xJun2+lMAJ2gRUVgV+Lpk1KL4DK8fkRnBKe0xN
+y+YOOyj0HEyAenWT8khieiCB4GuyjoNM/M/Hc4MdKGP8NCFgzSQhRxIWxInA3cxa2vl6FazPws1
Vk/PooNh+1Oy9FVZY8mSf18ng3TpmFAjwL7k2am4Sys8v4zw/tE3s0WPSEoprogzppfMcQMZOfur
ATqauVvpaAbyIAJQm+VO6DLX3+p01LspnIGB53TD8t3yMvyXSmN/mYLNTAr26lTSKDFK5ec/A+p6
rUWhegE6KJIygJZFhYtlVMa/PId523wwJCgnDZpjuq4W8LKO72glcLO22yXdD0SjsBDoKPocPKli
4G60P1PnT+CG+Lz5sF9j2TaFVs8bcPdx1SKS+s2OCKPPYeVaJV+aRXxoURdplvrUtTa1SlmmCOVZ
yM46nT3yMRpH2fpn+ran+jCOXH+/hKXT6rvUCNVtlM59MOiZXY04avzFKLV4LIlF9MZdMyHTpcgf
N3R9kMOcCkqiNgiHwiieB3xnHBJJ7aPoQxht+gg6UNB8aqPLVIIgH6jyzYtQ2fa1yoO1QCpgnoQc
1102U1NyOidO40VBz+t/I40WX8CsZ2bd8pOPWRdQYIhozfDO5CUOxus/fGu0K64LeZQsliDXL/zd
Yce1QG1CZtrSR7DXm1dwhQgsGiJGTztPJ3pz6adizAUJBInD5c9PAZ00Hth7fT5qxATbyubO0diz
lKqxNRGsH1lpWX/0nNdhZ1TBmIl9l9niAJF0E4+CPePpi+cDbsbI6v7/eF6BeVC9Mcqtvylv0kUJ
gY6aqrJ7Lx/kvru1J6hbvRiJfGDUvK7TIHNFtH5lysrS8p6s0yjPAB2GYqS05PIdvlUENeAOQxoa
3VkyiCjbpaWoFUj9Q1s0YwKz1A5vkTp5R8TKAD212v2yNjdLd1KpAhbmxZ+ktrpSopa4sYpDi9/N
Zf+oBdWNXb8esPjCB+eyl/aJLT8thesA2CpY6Gvei3oYIqIALG0xwyXJwoHyvX1U8sbn68Y2icL7
jUxkXodvTYaLwBNo/w6dvVN1z3wdfNBNJcWNgwbc4lAFn10RMBdU8vQoYMNgHwXttoBvUqg8P3ZJ
aFidA/NGM+3x4wBFfhgbZl690fCboJmgy7h/JgKYIo2bQO93KRrF3fcw+pwE3566OoxUFf4oUc54
zVXV5BfWI+tW0zRm2yFFVhrkCvZHkbA+8AF1MdtiYcVJQWoywYNMagkv2ZmbRIu2Bn0vryrzHzgp
TJmVx11bEQVPYqumMMHODUo2F0XXdxicCunT1rCEXFIjgx4tyxrXAYVSS6fa5du6mLKJ/c+TR9b9
qHXjiQMk+mCt6sBfGus9JJUJkkpr8PlViFrrygWK9GQnX3B9PSmpoLNmQDjpxL+mGOd3vkPekIs6
vfI9jLa3767BMajLZOhM0h6ZIyp3iHSHn5k7Ze4As2QoUcDAJYLTIwluh2suRhnYncr9FR2e1K4I
/6+UO/8GBV7kLkG9z/eX09VN0INxCbiiDd5p9QlWosl6t8LqsM4mfRdBBatq9wP9hFEg9RGYB9xa
d1buIERunXd8ocaQ3B5pe5WK0bjmdFmW+1FI/pbJqx3ZxktDIj2Ee7H7iDGnYAnHuJjCFXhdqv0B
i3ctZ6O/AJYZIEJFVO1RZYujiPFur3L9yTUpjlJbRzF6Wodc/WejEhR8ApAxXKIRPtd0p3rGIEnY
9AQ/gfzTB23s71G0ClD1xmqFWCWGiz3CWCCQp7egX4wGi70xSx8jwHjmnXhSJ644aZh5d3B68Z4a
nRSQqoWH89OipyzsC5DNSpo1GOX0n+2gP4wYKIUyokHLq3L85cVOIihWd71rqus85laT8hSKElTl
HNpCF78+aTsqvcfkb0xMVBRrGsoBAe+G1Iz0wauVJrZbtrllcgq0mP3mKOIvrZgUU4sRqMteC7Q7
8u1QWv76nt79bx8+5O+gtvm3xTchIDntQCgYFxf6DekPk1pYfw3916rmsIUbsokL0pvzQ8sPTIWF
Mqtqi6dH1af8m0fne7teBuQTJUA096qCAymy+64nhefk1fksam2sCmNZCfenT3j8Qpxqupls1gVy
4tRtU4imm5tiL9v/sZQT8xXwMfe4rLLiSDaMaCYlFXOIESZWf75WzX4CeRNF47PD5YCfHPtzC0jB
n33GasTfkUcqmOGtMkbqUpWvnlOpRYqY9VGJ2Xi8FvbX742X0Wb4cUhR4O+dr1bnJ/elyBn69v9P
cJ1iAnZv02lx/QB2SYszwXV2+EYStcwYNwuaGl34b6Z7lY6qGIJu4d2amyOwetl/fPNqi1yxSpbS
NBtjVCxneps8/SehJoFCIa02f+apnmrhiCHPbW6PhBocr8eH9pxLKRt6HIIU7k5Wngw48qVdRFHo
KpnWGG8LAsGvDgsYb8HxdAlYjyOljehjbgSScfUyIqNfIdzopEFdgIUiPcpg5EMBkJOQOFerkKFn
v19Yy5RDUWFmmi0oS8zluP7s4UsVTebps2WH+7uVOZsDCTOAoNTu18PYOpRZptZ8O1Ef5/PnU89K
kMbPa2tQUcyvWSPGsj0A0n0G3tQJO9s9uch4vkMcs+3WlsZShQuNGamiZsm4in30zZC4GUoobxIZ
Yng0znt2n+vpCf8D91VhNYNwvhdOMPtuMB0GD/uKgCNv2bmbUB8UXw2tdwNVgD9JCNccAPiIljWq
umFeLKOwHmxgh47Domv3dwemnR9R8+NBthSG/gOIkoDd/R9h/P6sIRjkPTZDVQfIFdN3uD50sf9W
80P92oqNK00YX2TWDrEzxxa2M1ccqrw7XW7zNpdtugbXQVfAb52s0ME1N55vwVm8HZaJwQ49Qsav
TCe/eP4SPRWTh+9/twMaXVsib1pxp+GH8a4vbhU4ksi3r9Jgn78Sy2aORd8mTvza9VSElOU0l8Kx
pwOCFxizpROl4oaBmddnHKOni84m6XURv10ziwI7JW0xE6k/TkU2NRygKRKQdGfaB0Rg+akoi8Zo
Fo98kY5866oSmoEQjt1czRAOr9PToegL5fq/VJYmfvtd6VARJ6jWApRsRmrz5Q2Ly6v2rqsMJDCZ
1ble6LGj8G/JWIXdrBQhKIzgqfWPbKIvHtMF0CuvnCtOMKSFBIEcUiWXNcvVIE/qLOLu1/KqJu/C
ec5OwuK9ZUUZA4dNo4GvaE7BP45WzhmyvHtkjYVxlrMbcle331rchlX4WlDP3S9BIqH5DY3kvhte
hWE19bnSPFR6MBMbiL7iGwb/bHk/Mfas+kpMRH56WRO1PGwla+R1CiOvCmmjhhJUeMS0kfMH12DT
ThkHJEwjRDPVETfQxQdIJpFz3EPWdcRVBUVcCSgs1P+Zn9//YMs592LysCUeki2uRztE7j4jjgUu
ZpRmjBHKogP81qcXKdVS0LE4ttU9jyIal/nmQCcmDOjbUvjVYkkq51pVIIpxyN0w32o7oqPufQAe
RHtST51zP5kGSV3YMjk/DXm9RMw1cIfjHz5DKsj0D/UWV+aYNHAqbu+onSgm4Ro4LNfjMFmKBtHb
44ksYQquVxNa/zQzekUVYVFmN3mcTGKmQi/Sd0EENuN0CuQ5hXpqdl/z6GPCcRXgnd7JDMUZvBpZ
6l51GfvdUtXTo/uO7I+DEvBpFAEQ5wPiE9JEbK0cNcnj0e676o6E0YKT3kRLPXHS9aOUbJCL2+nD
MLBhd72vZ59GCKsNvDjDwKxKLsVYzgQuv/+pbjmspRY9hitzyUoKWxQpRg2++e3yu6/6e5Ljtn2J
qLraz9Y+cI78Fa5RVyr+d/i7TQp7TT2pOECkKjY4hpcD54PhtPSMXXKQxyQb0S4jVp1ErgF0vEFg
wkMZfVVkORs912IAjmWwkKZcq4z3LoAhHKN6TETKPZfw7gTiEj9ZdiTnivTlOnvGR3H/EqMBT75i
Hlq4b8X5QRIVqD3tH2dXKt22weEX0lBpYIXq1Zmk28iDK7KJ7vC1nCzMZJwRpQEH4huFcdcoa+d+
hvCObtzdcPq0QWSjBILQT5BNShwNrm+w0EO81W8Ho4GLqs2Wt5UB0HZVjVAlaw9TWegiK7OtZoDl
q0IL/MzBzzRWyVDUmiHBYOKDQJIWhX32CTFAAywGTqwSvMI62rZaWqAV8bQqFmb0sIcBFDgtGV8v
46fqG51DEr+6Pr7+Y9UnVWx93yL7x3+NwqGDnRhT8KLbqDFLIJhJP5/eGsJNQ1epJ/GkAdjLfhU8
NgMWhZ1/LYLvUMbzzFWw8GlUY6+QXySNDF2xsaBI3jZYLvaDCLH+odToc4p4keWGsDp1Y4MJl5vX
v3rmXPvXypPKvV37wl6VYwSFFCpXMCfeHlQCJrVrV0WJGcpgyVpDD96NJEzqHB9EurZOO29+Km6v
qVoJcydQiAIkbfma+u74zMKxZJr5U9Bu+onXoqZ3rsGgSm4hlKGpE/p7EMIIGei1vqLrIeqdDxw7
DcZjnnMUdQ5OIHlvO9K2Ll1cSgrrYPAp7Y6/UT1+Pi2Dy0ngz2LfcRdV4N51IfIpGNgiYFFqnnHv
8CmMKU2F89JX0vv5OH4LmZmb6jgYJ6mre41unPiSNFL6Pob10UYFVmxLyVKXXeEafkRJr21wQ5Gv
1h9bp2wq9rFDpLJO6FGGgT2Msxf/EZXq3/DERYaRNgqUCYBtZXe9a5znIqVsh/b6xFZliGNc0wUO
GQfmq5ymtgo2Q4SH2bsDYjOnGitwx1Jl7JYRsO5NOVUWoVgEE7C/1g3uHPK7MXo6pmDGRb6FvGe4
2sXcBBbtdP4tR1xZwPG23+CHMh+oL9bdsgy8eVfobVY7TuyIfn99mYM7CqUCXauLosEjBr3KSnKs
EAxyNB0OQLRe5dNKVwS9eCPDtagoXGNY59cQndF/PkS0rPjgIjeX4+oQMV8EYXK26FMgBI+mnCNm
SnqCD6qekwMmkULXFK2TozfReYE+LMrwDm77Yn6pJM5MQsWhUqYhmsas633iMUkYLb+jXwvqLs+v
nuxVlkeJqBHE6XDJthUwYv4mzt1VpsvXXqnjPSsda8FBHqOBHUjZoVT+/sZ5pEwelLLHJeZ0C6DG
Rv6bbGvgmkJoWjBTGS6d+UKAhgraJW1fwlYwIsOiP7tAVJMbTOm5HAK01lKt+aiU0yf5i78fHwcO
o1CN3t1cAFQjZYcFaEsUckkB1XyRou14UQ3nFlXvASZOtVIRcnSYY1nHXrB1F5wYdMLLDkeWK+fH
vhyIthrFzfb1snkNZgqvwzM8MUmKTbdMWCHqpXiILnWx9PeXXmB6fVzH3VDX38d924UxXAylHMgS
4D6RJ20GKrkIH5u9oXcYOS+iInrW/FaP4UCUAhOv/YpnKAG4mtuJw/j8qCSUatmIFhSnb6x1xDuY
FkRwPt6YGadYFBio667vltTOOHP6zeAx9S8AUiten8j7f6Cf0DdebUFPZ+CVqonXSupPyBkYIg7d
YuvzH0Vhrlq0kRSl/usRgpT72VAbT25x9qSf9iGaTDh3AxUDBsWrow5fJ6Sgl3IrKjps2GQ5Lzy5
9qVxk6hRlDfKH/DV4+KVy6mNXBhaUr4JSWvQFLalx6rLvCjSzwKDJCETe/JWqmSZ6o0dKOHYNCdR
p/O0s7qyJQmrAGEObQQkj9/tbv9nidGtaI2CFIZJxUjWVGFLYaOFyW1DZJ8T5LdxINhOuOF6lPDV
cZ6+eUF8RYzJRRCTd2ijIpMXYlU2+vAPnDnHdvYtVwqO7KQ26LNIk21EPKq2j6PKpJjFxsUC2f+l
2H/8/az+NevAZe2dNAjI2Q9C7py9jIyRB/DawQYaerfE39MT923cSCNHsOvVPNxsiT1RUQgCGCCE
kyuBOxgkuksiH9pNtNRXbkfzPAOV7vuuxbU4yLf3he4KJonHMr8Uz11xjPXAxo7zRj+TRGw7ufrN
txhnrnRWDpX7EEHVYC9F+F7Yv5kpZFQak4nsEgSbPHrsBoILwf8PlvNmia6RzBOw+/2Hd6prA6sy
NjlKIW4Mq9YV8aZrX4zB6feJCF4dE6AaVNmFxpJKM5CRerDT8qz0rzvmoFBIBTf+BquCFfdEdn5z
mbbW8DugDBNJ5Vg7+qItqZ5yjp/PkzvS1Omtl0nxNNvtoBWij1MnOVXD9xFuyjh24p/saWSZRSJS
aUPOFaFfbq4NQXuIxwJyiGmDUg6JUoxKBMZyafR4QF74JC3vJhH6LiP6uc72SScx6sRqhmrfYPl0
vb5Tc/OOWH4TqNUdJ4sf2XJskWQx46+4Yrd900HF0dd+J5AGqvfc/36AdKza+T+4VmI8ARiTmspt
Bsn1eBRxPYrKLVLWXxkO1UMf/1A7iAL+7Xy8rpc8MGaLfTRo2WKVS32QER0Oehc5iO7b0dg7Qa3F
2imakS/QHJbsyWtHWE3UKx79NR/eSFk2wfqFWlrn/v1Bg9NBKihelOxaBi7TmWfMZWc5mcfT7gMT
r9xm/PXFBhrGlM94tuAH0ehJencM6DWT8Lfz4q4aW7gPnhMO7uQas8SWXlk/SUuu/zzzdhTYYcfe
N/dw47bzBHDRO4E3MptKEGHXPaWlB87DRIo/jF8LS3dUW+JzDEDmQG6B2iE2+3FtKQYcVGG3GgaP
V0P7vUfYjCZM3hLuyavWwA/7nKcrei7rYruBjy9ZWTwlLHFbxK2ep5TCwkAlAqm/NIK40ZPmykUN
ddQJQjLzFpRf1BLfw/X7bHQtlpejJ0Wr4MWy7QonZzrZLBgF6nZAG4o6kvajEB4OliDhwmLMR7er
6y0WdHMBR3hP7E6oRbRPrpQIDFSpE1W/fDJ454uUz9lLSYVGMH+bZ6No8f2cbb3GnwtutyVFuMKm
H7UhnDp6K7D3ofRWCizRMO3jgbp5XTL8AarqIF7UTqjm5INB0pSW8ii+sU/ksn9PK/njVXcXI9nu
/tkuJSumVV3AAVpMU3ltQrIxm+n2+AhsSs+Nz6T8EBDLhmih6fYDFVn6d8dmeJviU39qS5YG49Tz
0PiWfnF0ZiyHCQZbACQeoAAoFIdAwFXLXhOqLV2sasbowWErrcGQYrLJQffewr+Tdk6zUw9Qc5/p
zh1v0NwmI+QK++QHCom2QrUlsKFQBr2QT7hvnjaFQy33+msVdliHQSqKBZ8/GrQhjy7AIFXpmfna
sJH5YSrrNlcV79/2X6HXmy9xvQDGrXurx+mS5LuOixZqCSDaqomFEOUQZ9jFVj7le+KTsq2UVWil
M2Ahb3S9QZwxcwr8mVx7JQpDbYu6bOeyUa8bXp44ZOw7q6G6i60Y8ZFfUpZ1dRvYIsY5jwPyKgt9
Opl+QD2LN8src8YknWNuU5DK8qE+W6F3gezGnsrGUsFOihc8T8NaRJc3ZstofLgZKaeYopHkn552
i8bcJHs7FCOyXK3rPwKCd6Fg6DdkRKv/8Y064a0m3Oat7bmTUPHJD9Q+ZzAMfEgt6+OkAGlM41Hl
osK5DM1CFsbz4MAMVk0npT871gxeLSkje9QWNPrmwjKiP/rCxSjQF7OxUCniAxSiF3uqnKVUrBjc
9zXzuQ3GFdVfxG+4hLjCU5VxzYoCWF0Dph0JrkgzgqU5ia4jf6C5I8+rtlr9qZxFxdnKD0EsyXrb
iE4yH6u2euT1mxhyD/mgZAULAkVjDKWTFlc0ZeCEiAJqDqKRbB3C1yaHhOYxAjIXm0p8o9LYJ67r
0+iwOj4d7SHs0+ffYdJAYl3T/egqbWpE5b6jqZ7v1RRScZ9IrWfxyGSK/KsoucOr7+qAlZQYko7A
Z7/4ZimJCG9w8Pn870+ceG5svGMt3SfSX7m7m3qSWVHSo6i3P58/hAAfygDDvDTC39azCBhsLGGY
Ug161bwFlW16Le207HTaDYmnkQpt87m8V7LJ7k9Rpgl5kGAV0vrREFXhaqy9+9V3ng9+ARMy6wF6
eF5pdXZVumrikVqu97DozmBUjm5ZavxvMNoDEQ9OWMQOGHtQGZ6z/MCVVaw+ZigZiF1wQu8CFkhS
UhkMaWG7Rv4knhcqjNknNMsndBAXcpc3eKMF6Zej8nnOQbNjLCsZA5Ygv+AGrjYSowkGDYNwRqMc
12GSgS+bMS8mvviv95QwCZzyCLi3Wr2+pGA1wT1uGMT7nSD4AF+suWusunTDiUBEUAPeMWKrC+Im
9gblIhqHqnKbTLlPTIXJMcymdozu9CwG4HWOLuBIeehud1B8IvGBMLheDYrL+zAT3AHeZL9QdaYg
v2It0TGoNAIRT94HnKG+oV9fkgpVcZ2Me6lgCSHytFitGoqXeF82jzLuYsp54yZ3MCyiI+o1+FUD
U3t5zNJ+GNIyG89e//U1LEeZvDjRr8XyG5axH5sxAflQ8VLAu7Bgiv3GS87s+brhEWwAc5dEu01A
aY6NyV25PdSMDOZBXZFqcpF31+d1cImoxUSUsCfXzX2uDKwZRzCqqqsnmekGL96e9k91bVburgKk
Os8qkrEokykEe9A1DGX4Uva05bkQq+QBA0VvC8RG2rZ88DxsP5gARcacpaKvDxG1+ilTNJ6hBp7+
wx1ulW39wUXAiUfGbOTMiQXRMpyTOITfA76PJp+XXrnKXv5vfYu8NsJymmfHKANmXLCRRd4XAHgm
ZwY/wBdnHSEwyFcQ5kdkcXjyBjRYOMzLnTdD7+GqBwBzgcprHIpeBc/LtnMOkDcjkcGT0K37o+yn
eA46gV5QlrWHNHto4Xz2reFYPtiqzfEKbCMMKRKhGkeLSZzlDg+PgbUowOE9bA/7gM6v4xMLX9fG
5x0+nn5Ref8gKO8Ww5XKkMAuUqmE4ZGX+fOwpn5OgHby6pjEPy9nUp4+aTtwWPK+CF5M2XypQ/TY
pHvRLIDyXe3CltKTDu+9c5aQ6T4dwZgpNHIO53Ezlk/nFbWwtGMmJ/W6U2U/73i3dGmU+YQ0JXbl
gZOnKHesLI17XzjsJVrECHP2EHxwSfaZf+ww1klK5J08asILJjZzWfImwpDu4WbwyTLXncwUN7VQ
NV2m28gpD21S4kHkdcwjQnYG1k7z1r5pIRHrC4V8mVEgccNXf1exLE0SKeEn4LKRZBgdOsbwRVUK
nl+jyXSdBNPUXO1P9jayUV6lf2XhWqF5zsxcg7cN9p4ZfdSylKEGWuQdZEKjfY8lX3QaP5no9tna
aCSbR6d0iy5VJEpX+sVIIOkQJmX1NQ1gYmhO4BMFlHR/1/mNRAggdjj5o+GYFK47gm6LxMTZfWQt
WFLqqiAIjN42zfloEyAJdnszn6qXSQUTivgRzJxWhI70Az0rFZOMNyONaRC2XUo7h36eFvLaoQ3p
AM9xGAibwgL3I+SNiDX+yFndLNRImL1Bk1RUx7SfF3gAM9c9bDDJ0xZUvNc/0BRCwfaz+si42aTv
VAS/VIAbqsbwdosHb8HGg4dLqlTDGou0xdPt79BYfSxNmixXiKgrL0xzubo2CYZdhLlpkBLcD1Go
uC3m/8gTwXaoLvjHs7vOBpuHdy/Po5w88tZbUnr1EQdFQBDkWxQTZsMFd/aTiI64tq2Vn5khL61I
n+Y+n7vzNKOCCB7K9vU9iaoMLBwajRy3DSsX1GOh3BirnNqM/W+eF/PkDcwBP4z062Fh2RDCZP9k
S0J3VykXOkVuXhfG+uuzu1pSsxdd9eKPFEaSX1q8McK5XW3KQRYbnRNCLV1ol/NUoSH+AExkpBfT
FUqPnZy0UsFQbkHixf6V65PmQZ7Z7IACPja0STKkMB6D0h7KWtMY9CL8/cfEcB1RHpeZTG9Iaiqg
/6uiNqf/X8chUE6eMjirSNHKytSywzgniVIPKJG1uyu/oEyNQHvE/UfIkVHzZDNra2i0axKdtZDB
P/X9Zt5HacrjoCzaJU8rg4PEIlI5RCA+3I0RqN+O7WyxE35A/QW91Xxie/NrpxQbcAF2gOaGa1ZK
q9V/a9JXQRys2oEYRxqe9VBgBHepJ9QAUzjNtEaYQiFobenqWsqWtA6y+atd9OL1U1IRuLEWl76Q
TfzNb+BDZ6SPpBSyFCZmdUvvdSqv4lt+lrU/flBhTmoy54swLhi9qZCmSkpyZ7iLC857PHFYgswG
dub6fXOtYNpfrsjU5hOXrXETg9qN4eP/N9Q3IeO1jGPBDDh0KetzkztCmWn70USwZhuQAiYTyXEk
Gmp+SJK53Y3d0dQEsXQxgUc4SZBaxrzeWXo7ktT9g6CGeoOIvxJDX09YeqkFeed3dKkNrQKM8Q13
Wz1wiW84dA3ygcCyUhWEv8bQKJ2ZytReRHDMWcVsKI2I5zw3AePAiGsN7+B0OkAZEsCPGT7KBBHb
2RKcp7DCYZ4IMVzaUzRJ6P1htzHfXOuUhoFqCj2zPCZpiypxNKa5wQ6542kcY4cNbHMh/VX1K9yp
Z/7IjbeflOuz3PHXzvlAQn3FvQh8BCSKDB9AUKnxhTYqBojsONioaOtOKBiRVnbExCIYGxgFNklP
jp2Qsliy1f9tIE7FFjb604ODsQu9QPlLSPaZQo6+d+ctIi1Ny0m+zDAJi4eVU314tcFp65DJxxVf
y1hdjaw/eO1yyxiSA7d6reYfHwJBdsih310XnqeWndwv2HPqmvWMB0UI34oi+efYVrBylG/g7YQN
5VO1wGMFZWQi4J6WAnFXC6JwQ9f9O1aCdOKWXcOoZ5gqssX9R7Dt0W4FS4UpA4nukOQPK1kM8X/Z
8zxfnWMp+qvJd5i9nQF7eNpo0eLg9HPC8oum/IEKpdvb9zv/b56FA6WXt/0YzJf4bB/uDMj2sy9i
FC1KQhFhn/gmnOn3j22AkHRR751W7k7cwQwq8ilFG8OsQbMKLLI/K3/ydBmX0XBpEnER/GCmzIDy
0mvlYvaovRRnfFz+u/JRKeJgXqlmMWa7hB97zPL59TBnHan9YvfSNYrWPWppQcB935nPLdmivKq8
XdHJR6FvgUxXriagoEpOtlJWSOXnLVtXne40emnkOQ6TtT6lDYy8OVw61nFJaKEPh5ibJ8Qhr8S7
45sEYWoZmfFV9z8F6rE5wqKiJeGOPIqBk1WYcPbWf6lz9GNI2nkKLXatySx9JNmDVrABEQkiMFA2
ipROoWH+qFMKNuOrQzkMYheFqiYebkQp2Gj/ax1elkWPcaP/QAU8U3IpHeUcPjutPjHH0cKKMEPq
ylk/R1TzttCDluZT1R+pFGhUfLHfdTUfDQ25RUVJmqjylET9DWLe4b55ZAgOm2Stn7ka0QDwDVXT
fbZ3W/iupyCQeD0En27C4HNIPjhuCmjgCRmDe46B0glEUnV/n2QQXoh7koO5YZVIqaH21KAz2mAS
UGi/5tZYrCXXHWFqYk1DjyFa77V84PUm7dcxbuMwGabU0WVmXc3wUel9qYZZXuNa7dXcb4Lvj92L
LZc7TWNICp7lpTM5Q8SOrqpJHGzU7/Eq/bEa1CwzJNvIK8cAGBWQIRjhNJt1EWk+ILHSWfnqG2tI
7f5Yj+6soZxk2WPUg4XT19cmGS7VH3n9WCaWbkXaJGBFNq9pmUMTLYHxozqC7mCuDVfBdVHo21bZ
r/tWSRvxOW+DYU1Y4K1DaMp1ytWWdIj0wXSOWUsnYUtjyRyM3MQYizItCMqM4csVs08nM6keZV5L
To9h/sda7AYLqjOoi5VwgMTOV3htUeRyGcPvwdN/QGdXX99NgP4SPyPTTCxiShZCyJCHPUYxNHUA
XbpxVofsj7GZMYstVaQysd8AmA55Q+JyYYhmPnJvhCrF1ISugSzHDpnaxASE7e0d1fruNC+PIOQC
8ENug7tLuCBJgN00cjnbCDi21s7WGW6KgW988rmfmE30UyeX0YQ4IkCl5qNTV3KMZhHW57Fx4Kf9
Lm2cipAOvxN3RugGlWRuCrTSJmAtpa2czCSc/LZVbRkg9G6yluAYEiQ4m1RldKFaqzjGye1QHOKv
+iha9xlUYL9vmhWwjh/8CWYUGW13TJCoV+gEFaJbzfWtGx0+s18/NN8cIVzRc2GU3DIWXf1GG0Cn
1adgLQ8Q/U1LFgh1fY7ouTBPeP7oMG/S6W2QeKwbJzEYh0zuLhFNhrIjMvTTD2Tbi/Hl3CW6W39J
i4GARw8yyZCKFmMurR0tByNWQzL+r2aH3tU3Q73SxmCqkdtFb1gb11DvEv5XGFLNJLIZELPXVAPg
s8CPHQJnpCSXo1metqUexy8DglUSG7UNjhJck/7hOjtEBYfe1LiuS4LGw52c9OgU4vooMsqTg/wJ
3wt0T65/PjZPk1pqFfdUDDolInxI+19fLaAkvc1A5KbS5ncjRUiRPoNghDpP3L8aLKGuQpoJfyCD
T8TXt5kmGWQKbcPKUPY9t6NlTO07FcBHkm9vr3TtNNYdiFxsPyuk+0fJ5f1ZOeXDadx1b8jITtJI
M4WQftjxiiSQRXIend9uK9fn2gEF6RtgVhUL3xauXVuvIoFyOHVuICk4vzq5ch8TQ/SdN3Embudr
qvhUlTLM1OaVEKrFHduk3Nnvg0md61RVnPAbHRkIaYLmEyvPN4BoqzHZGoIrBN9j9v58opnUugdY
EapU16GbS2nrnbTJx7deW6Pt0qUkdGf9jz3yRFSA5wr76i0ccFehVM9XFdJ1ywlRf32wd5ZQmGkw
eiiR/OMQbOZiiCf1EEiTEvDTj01GOGgtte2Bu/3b66VSK2YF20n3sW9qfye2/QuG088x9MWrLMLW
Mq37hVemnoPnX3qJyfi4X4rrXnT2c9ecKxlJqo6n3VepanYf4RBqRTXEO48tgvD1vjgl0ozjIy3G
zpnTnO3TYluOy75tyg9TzCljujlGTS8wu6UvGMJ50/eeJHIUkF3eb1uK9cVJByJq4IwuROGORmzy
XyxB2hg5ozUHRbAzt5grptZ3vG6+vHV1ILx2v18PkTkQqBm7fDIlZSifNJ+e75+20htE3ByIUYjM
UzCuhqX95QDpcBFz1h+9fmp0H6uuxdkw37SGQdAw0CqUFO8Pu7gflMpXqFOSEjnxoDPw41k+3jWz
dHXa8OBrkEYdQIJIgyh3Y1Rl3DMJNqLqTa7zJqWLU0FfvZvRVnsUPWffShZFrDV6yE9zSY8AiLG1
H/jjKmbmBM+eaNaOmU9DD0KAAYpemA+A2hafAZ3HgIwFueo2mT7fDhwxSCMtq9oH9owoWnaAHXuu
FRokX6QqlAvfc7/LcvnHkJqXk7IYCvQJ57f3L+eVrX3wx+q0I93PbWO5lGJ98cnB6oq4yAGiMrnx
bJPs1IK0VePbiBthZEqTi6DmnAIVcwsAK4msHe61ZHmathaku6axgVxu3/pkKVf5e4saA2/MSygO
aeTH/Cz5v4Ah6mNmBQ5wsS/Ww5iP8lvHr5GJVayCH5CxJWkG82rAUeo25caDAkD+3zWrPVcgmiH8
ZyQT1t8WCZHl0GMfYcSdpDKZCFi5SQ27UOG6z/zJsBr+p0zkhgIx+EDRi5L8F4r8/7N0ufr026nm
Ns5dFXZqfc+sVZGF4fPAs5Z/PMyNERS3o87lkcBLdsdqhZfxVAtPYVddKk1lpidUuxAJUonM4a5k
5moCFufJkCvBK1b4g2ddfD31KrugSC+fijjcf42QeQdwDt4IT5CtGecbSBEOjGMQr7Um+7iZdch2
4EaZN3t8Dt7Nhv9GgHQad0Ogr5Jgq4++qHQhgT2OuC8RpnkNcLCsrHwqk6u++mlqxGAiGNeXCPh9
3T8ksueGKAR4WjdTPZbmflPs6VoHF12+RqPvgv24AK9LVGyoNJaxLjZCosQArGMcCrI2GGsKX5fe
qwFQOgviGslYcmY2GR6kv9ipmydwP4JQBXk7iqmzJ+vqSrhNzJb5/Yzqq/vAhr6y6HD+ylsSltZz
As6z8OlyZvUZeatLD9qbEuEnzyGkhqWfPc4+GoDIsNg+VAn48Ag1AZ6CZrskU2uU8tl8vENg2CnV
nGKP8xwfEgg2Hqeym4HF2OYXegwoc3PGP06Y02p7DGqCqaKujn20FhQy6lcMZJa5iUmnzjT7jHc9
cAfuys/C74y5cXB+rHvFFIDQoUb59mmI93srCohWh0NwD53jhf/J8iQyZtxdo5bS5L0szX5hPxft
etx52xvIS2K4bs2as5KeqWjANBovNqAypbUVQxPxIH2b/46u5d8yBK44GF0zYNeoBVybyRV2WDd+
YYXkOaEPy0yvo5DmPZiBIZTf37ydpuiHucSKQwL9JX951NL9C7wQJFGxd70aSzkhq9TlAld5uQE+
S4Pr7I7qlRGT5wOY4CLI8uAMceswuow29h7OZknu5ENdUMzIIgFz98mLRNj0/kzGV0JVjwYwSJF6
G/RTT6NN2uYe1W1DJU3GhaA32NVtKPBZWderG1o86llxhPjrXZeZuAj5+JZbkewTXIkl6hJRs/ks
r7EIo55WVKrfpz9iFdu2+kUwYCbUyCBJtgvn3Mhv/grvC5mQadftbhuE9ceqTKseb7NpGDolbVEG
rnCHKs90HiwSnRax3sC6kuCE0qy7zUe3Py2ehhVaG2R5E74AxJmeZeJDuJVU7JPKinRq7r7ioxgQ
iTDv693Di6Yeo59kPuwTD/LVw7RFvA09CwXdWnVnFziLAO5VHR2k4Q78YVC5b+giLVpAkhqHjYYJ
MXi+QgigEYDhEBLyQ+0RW78FIyYiac/EFK5DKSMgEbGqmeMJzO9MLsN+l5VZNWCRZCkPFJTHvi4f
1bWOOUoNteQthfbvzMY08S4tCoT54T9V9Ki/Yp9GSCccRg5rDl2GfXGmkKnbMMiAkiWEbd7Hep3R
RpBq1BsY07W/QWmv/wDV1PEAIcIBKd/rA/gBV/8JExht9PHPGlqLGDLutIIwnTMrcn3iDgnk1U6B
L3VHRXNpGalgHV6ouINHtOICeuVsmWrjTdzjUW79mdNNeW1hMbiwj5HRHgp1RywqYsH+tL1GsAkt
UcVWD8G9Th/7dQq39tzXdg8MIAiFhobN6gqWq599PNAmXZ0aKuVc+qNT7sIRkv7kCNq7rIHfNanP
jEwbXFvVCUDL+RPpA9NELvhDp4qRBuNhwCYXqFQrMt2wl/VFSX2ZnB/FztbdkGulD/He8fuWEHFN
wRjBVq/y14zJ2KHrgIMks8Q8xAh418+YWhoUnM+wKcK9X8w8Kvb7oZI9CIFnCfMaGFo4BvMhJ50C
OEgB/qzA64NkngYRRu3pEAimdu4SbWvRJEfTNaoSL/VT1IlgaPENmxVd0jpTLUfTCdHCMQb+K6qV
5FO76KkvGwRzs0Tp2AiW2L4sf3DL0z+PGLxj9DktR9SBLC+7jZJcxZjbmHr3QtL+9V+5h3APgtf6
hyw3FeAGWgIIx/Lc6GH7RW5sIocopcsY4MslhECqyvvarLvXwdjvehLo/mxOh1FEt7YtOdL4eLrm
c2dw8sp7qkoJakZG/vSaODZOexv1o1K+9giVi+R7OA43/cJyiknMpJHPQKyBKsjm32R2hlrO6VUN
vRUYrQY4fAwotbR/hUK3I+8DlY9/PlE3C7lfydhCIBwpOi4tyFU56oASmPEMoXp/MP2bHcAxIiJD
+AHIKe8V7lnZ/FbbTcZzYmAjnjLDqO/3dbr5JBAAcyKMqqfKPBnEtxy5zMZbBzeUapHxq5SSsSy5
NIyoRUvrWWuVNX8QNWgPo2MrJlHZMPRC2nGfEGMSwK39pR05h3zjLWtAX9tYlSRKTGyPP3RLpnJ5
R4bysNb8j3S+0OPB2COGdP7dsFNvaxtROAb44wP+LOh3C82tJOM1W9rj6yleeOrakChoW3Cf+D4K
QiaaI8o/XNEevBZa1Mrl3jU4Qx9hwlR7i4HLes0Qz68kYluCX/wtJ4CBLr6VXbKl8CUjdgfu6Jh2
gdwS16y/3uD43hLyJeKmYjDekZB9+LFLX9m/FuXFoMhL+b9FIHDTqZWOD/R/xSwxFil15/ToXA6+
UOWzpM6rhXTfUF/6eoozhtRGSNXSci6UaxBPcXRkEzOJdGhtIuDWYSseKbxUpm2mUP0QX3uEnVwr
DeI31Vt5xvJiwqycD0LlBA+lWQaEhoUF9Ra3a9mglV5ztyVCclkyGwzn49e3qQjzNBvIMZcdPYEn
Amt8eLThQ4yaF265NaRueurcxZ0SFSKJSgqtdIKhnBJfL6NbD2FktR+488PC+OmPdCmKwu5Syvb1
tq1tjNub+sinKk/WCXzLIqYpglcq8qK2X5VYV+P+SVldbU7WsUq4UZPZ/9zAI55UMfMK5uYFW89T
sMoCtPDyVnUD1+lLeX8HGL0g+cRMWTMn+QjmyVsZ+DAsdXUugG02VrCVnqCMKYx7XhVQ/2K+ZwKY
GSn40b1MwivEnaMrgrwS+mDzV/zHeXia8/p541jyGA46hCyDJ4CEvdGr5nSVOyADEY7OzbBQjM3/
WZE2B2tmQv369DHSQW6qVa5s5PPtUuq8FAp4h/rNdl2XRu0iqHVsGDPTPje+XKx+8PSV61zmWADX
ycTV+jXIl5xQ5w+dDPRFC6wAMypyTaX60Mk6zaZVKN3M6Zt+RRNkCibziQ5Xs7mfjZFWDbPgG16z
lYBt0nJBAk8/ZBhqPEDmEy7TBZihcBaVj1h3FESd5DsX5ECgN/xSb6busa6vFTJm3ovmGNTbnCDK
TTbXbsnjaTBdP+4FJRVhqOaN9QNSYraRIuggd/UXBJfo48JPCOgbs/dG2NOVavAySkdLdUDgQotZ
ta2wvdjRSPr/rwHNW2ekNLreZsSK9yb2I1m2XjAZH2oSTaVYQllxbHPIrX0nZ3/FhfbUxlGk53L5
oa3uLrdtKi+qyPygiD60+QaQZ8q411JYcm119/Z2YdL0GDcff4Fm5RpLV2uD7pUA0jF9tN00KyHv
oJdbGrQ1ARPrVlEvHyYAxBXiDs1YjSZ6bSQTPjEAQDQEI18uzV4Kw+s9DaL+fSuQ91+KutUXj5NK
O16WnEhGB4+9bBSA2oSHIzmMfcwXCMipViXYYpALg7GHiq3QSAgTUOWvWgmK+AlCUmTm2RS/mx9I
+TjMJDkb6cc3vUU5ZtWDYqkWYBybRFac9WjV9htAnzRQE5Id3vSXia2eRX/onXpq8ss5c8rQn2l6
fD/6JV7SMr02YTjaHv7P9zoaBJb6l9qPyk4CYsXsS1oqtPerIhh9+U8bOSRcrC/aS47sav3eJSLi
S/hkXbCT/A7Mm/ePnGS1I5JicmOl5pYhJF9rv0CN1yl9CFs2AwD2YSI8PCN3/l518DAlwSqyN8xx
1PxkPCMIdLxX7pq1JdN8csEISvJzmbaHZUafa68+aM8kAc2IR+aWdcgYrrZUi0+cryaTuOjbwyOH
vYaw2/e8eglHZMT8Q88Fyqx+rKMlFZ94kUEUHFfIpb6IOZHotBPVntAEBx2gB2UnifSJ8Hs5nEb3
to0ceiNiMS7YZuMgfiT7Xpl84gTzD+7j64AF36XTaoyNM1+I94SltZLEKi8rznGPDtiUMyE5Q4Fi
2FrNKZxALXZvc8LJwlBj1RarG9VP9egORtKb4tZXyszW5w44SkheDRn9e93X68kePO1hL8j6fxPp
+SZY5ZZIA1mSsz5EijioNjYNhQVjfY8S9avGUd4RDr5MTw/uFeBOQcl9Bc1RVZikFMKhlklWGHIi
CsJNVd+erpjBCjSFQyHEA2jcvb1CCeqolZJdAlFqZoFyMD/F0AM7ZWrrEy6JY+jkBGX5ZSbkobzz
7Yr7F6ux7URFgihVo1lV9LqK7nNdeCwGHr9kjFDzuP2vSz/xxNmtK0KZ8YrMpErsr9nDpLRWjZdL
3q5wxBaxT2VeNTClNIZt3F3eNghs8d2FFLqXAA2A+JTB099bavxhCC6n6jvytQkyW1s06VAkmD5A
WzoDQzgcaweVVaCSC7RPPzlEvZdSxlvtWiaETUEUjgaCGgTTf6scJs5vDirYrQuchsNWURx+2Hl3
dsTGahJKtwe3/n22lXKjFwnnkBcxQK51cjY9ILIFy7m+jiOjm0TJPSdYIZMvrc1azwBdj1q5gOT+
R8X+jp6WIwowQLhvsKGsnK2YNLzvMnwEtIAbvbTQ+WyWXk+whTuI8lDXRK/2dy2dotSfeNeEbHWx
DO+9rnW3RnpmW4Y5dJ1+qi8wK90B/uV3Y+NwtM+PsHMWJYt+wOAbF0+bqq2VCNk40C9vxtIU7UA8
GOvUhdLWXAwRV8po4Lp2eQ3pCzgaRRqi2OFb0f51EjWKutxQdg/g69WbWhCssnvOr1l4h5xfLLFL
Cxkrc2NcSpCMW4TbH67KYw8JeAIj848jf5UPiJbWrJrvtlSWD8xq4i5uKYn1UKpuiAdIK4Lx8tkl
Kvgst6m/ViNUQEsjlJX9DDdN6DcFtFH1Zx0DHTNdK9dRdbrDU5BE5obkM7PiWIrUuB9t3JKN7pYm
1OKdPXRVMiewCEU/wSSqdnZWpgKYJVXqZAKhDiXEhwGq3jni1od+Buvrqd7m/2wXSnM04ZBpu4i7
yzOz71HJaY7WZX/MnWbuGm2tUvMnoIzqXmEo/CEOwk1iyvFMEwW6QSscUNcQ3Kg5Gam70qXZH+L5
yjR9mt0BlGVh8FbwqqroKndnZ8e5gZ5agXP9TPRgVdoTfWuNUKXqbCtFWqoCDMSdAzh/liC8vvxQ
wwWtZSHBhbFn8wJxYG4Ed6GYTCTJY1b0jLu7O/qEauHDVGCcXrj6OoupCkLEI/Jey18ntZ00X2da
aYxFbjcC9vKAZcqRxyivsEyRllN6Q4DTRBebKr9gEzN2NI0wipEdfUJFIBOHUvCekWxjxrBGJ0nI
5jC0BBr4zBbttRc/QfzqpXUX/ZCh09/ph3sEs1te83KzDVMEjmECR1WJqFgbtGMGGvehK/X+CAg3
tme1AOP7NA9PxxcAUtXG1mW1bUz9sdYg8zPD9PpycICrXmiyYdGhYYYdHvNLpzCRFGZiV7qVtEHo
uzqCDBtbEzudK6FavesZCnAYV2ojDZg8WqcxwQTJpIfRWDQzqRS2lY05fuTpR7y38gK7L9ITSk5d
AaCN6rGPsKPNXEsb1lgUC5WACaU87jYxKRwexFvqyGCargVpwENsNnKQnlafxmMZk3STpTSfHAEZ
pb6r+BN/Ox2PwxvoDpuP04sU1SRPMgqC4qtdbT3SnKjPyxCJCD6PL7HZ2bD+NA2C26ADNprf8vym
fbikhahzIGbhyEelRCP6i9L+Q2KOugDFBw13zB1fzqKluVsXySFvHOrxNOOodXQJJhYngTaIS+/w
mtIq5jTwaZIvEPw6UAJWBpWautaWJGG/9tJXfoADeEisdqRii4mPk2WUkDbrHI4V7cwBdazdl3Ev
TlXVW7no9CVx0B6joDjNQmxKHIbfs5UQXw04C+H4QyQcwvIi2MQ8QGoGGu0eWTq6FrJsMuOEQ5vL
gsiaP9X2jcY6qyJrlVShHm421LBTLe7XhdRkxM40p7zzgMPSDkEZbX2CrAhC0Om3g4AiUVtJJ0yc
ytOF3O6p6347FHgsUd1OJKB6RJC5ALgZxBw/TJ1PLMVFg8HmKmMBFoo/PwJEN3e9FZ6XJqvrU1B/
1noXIQm1WluU4lT5yJAsyatlZrAV5jJhMs5ou4btYo9o84AT9fuR9WFFFoePlRT+AbTWcpRzZRJG
mUx/vJIxQd/9HsEMkBEhYl55pu+binGfBMzPdD4fFSxQYqPD0QsacwrAq6C9NsTyNF7nKXvODv7n
93NoiXcDjT7DlyIWmOdIxbu4by/0a05tEGKbgvOxWJEDlJta96MGQbLar/VjR114uVCOX9JxPlpW
ngQyAPkM3KZX/APwJpv9r0W3grVneSpUKqGwj4baqrf1+HGSa+EoZvtuZFs60UOKB3LjUwnZPAK6
ILmoUd5Y2wB4zyRjWfMDzIFsbcHef33W9nuYO3DeUhWhqBE08fxEMQ5O9SCG/5tr+jGIMBwXsH29
V4GCu4siaWjD8Ni6kAuwsup/225qg2OBq90AU6oCAkYHGULTP/9ft7dnX/v6TiYpVzQk5QGtWNrS
rhAYRZU0Xwbit9gLpHJEBRobi0IsC82HzPndfqwF6cX+X9vbM0Vot1Sbkqhois3YpDFXDW+e6jZq
Xk4jW3YVHZ9B+MWwU6Zxl9RwDg2LHnPFzHkxOmQIuzoEoe+Uez9NKq/0CC0FhbhpisjYeurX+xhL
ekNYfDQ8OrHtl7RlUFko2l7yHvTiiJAdLw1QVoS73RQl+wTHKm3k6OucWzUVMLkpSD1PaYoaJ1hP
tJA/waS/0v+mwjm8QpZDFY7DTo4aF1QuvqnbmGKOVX/lynJ1eUBYr1GJpBQvVGTCnqH0VzyErRc0
RkHzqNB/9H8eGlEpeBmr5elTtpDzvaGvSYbjA99iRfhJxqIqstl8mlXnjK5hsTn3cJx8F0gPhNiQ
lzqAcEK04vccx5RFKNShbuBoQL26G87gaCmtJzIXk4UyTnHfQoWLpw5iQhXDTo3xvvMkPXnYFwHu
gGsUVHjCeWpqXBncYKeMKAIAaCibjjep5xHCyRoLMFbG6NwDRL73YmAiy1KjBAZgcJdkGRo/HP3N
WFp9lyDMY1q+5wwslHSMWJ8BRyitxm9+Zw61Fw5kR0WSzN5WsyXY1vXr2fDrxwjZr4ypnzCwi5rP
lZbT0oASic5ntozsJ+UOT37GEDMKTUiRYLMMMsMTS35eJStlvCAr8J6lbeTfUPp1Zo+CT33FFGDs
/gEE33l0SKi0HseztzceSEkfCPimMM4h0VcK1umiY9tP1pZvdaeIvSJJ7qZ0iwBbyqEyP5FyRvPp
Eo92omaZtEGM7QveSxljne6hB96eaW8vCp+AkdccKGeaqmB29R5w/xQEMbeXsV9dYgqFQj1TXfAt
WyivXUH1j5UlOVgwiAsdIvCSAxDXWdJcyK26T19oljJNu4gh6sJJjJc3ZDciORb1lD+UR9jYPCTp
vcXGsCbJk2AZ/LTPBsLd8K/EwuxLVUICXL83T1pZh+eff62rpEd2TQ4mwzQ8YJOdXrizK65EfUG8
GzLL3Li5b1ktWxB61/AbLWhQtIFq6fGCq7rogFtY3pmAi2etsEy0XBi0Dg5kPtOwA7I6QU59FUbp
zPWEz+m87wGrHhpFUL3fGbdX19ZhCLXGEFitFQc1v21j9/8ghKbOZlvKCC+nK5fDnxz0F/zn+rtH
ygULzNpONnUdwJIm5+kjaSy01V/ojjbwQ01Vhbq/3Ec3Amnvh2duG2XQGn7q+PAe0Ruu7OZuewSW
+DtfOCUQTER9L3uS2uSQDRH2W6cUCIg2frE4BuNk6AP68YRnCluPqJju2rvEdy2AYc0tZlA9Pxlb
J9HNd2tgrXZCzQ6+mmBMr6LkTLbePKGAGhwBtpYNzTeBDyS2BJqLFbfVpaBqWh9+7aP9beaIx70Z
5YuQLvVgsTey6AOhDp2nMM30LVuMLuckFXy5zcQGdwlc7AOubRG/O1+fE3yDAPCwqls+Q4/aHqVy
6Otxeh5k1eLsyj8t6jQPHrQtNqVHLxbt3DlFiq9cgcIw4j4LPQICGQ6j5r0CVNA6NrH6+0W4nJL2
FDm1dGgym0bhhrOahpvC2gH2lHPSa+zSTQ0HT+BLnH5GZus62890B0J6xqihzQj3pIc/OzeYV54d
wLrV2Zotj9LwaRYHHPGCdtUTWHMcKHoZIciAqZMUH1kDESVmGZE7lpjuwKt0aDOuNyvczXjsnK5s
umV4yVPbjoTUaAEXHTcS2k7N2GdCBpk5HsnNgDw/Pbif2I8NVExEDRgF75aD2QoPfb6TKe9n0xoB
l4/fdhGjb8KtjPXVQhaQqD+LxsoBW9dyhx3tMKdTzSghfPBfFifEmD5f5XPEdNB0VLLkFeHYR6qp
ebIVFvWsPtRf28LYmPjsmq9g4kddpNqaj3hue54fxwKwnWipXI5G5gNnSD8JCpXp7foeN18EY59X
nRNne9sMDnn2fA9T1D7VO3SwAcCZhashu8a3N6G5QtRKfkHAdqZph6kglzz76TXmUWJDaTY9WbPA
4s4o851A3V8j+RUjknmwTRpGAWwY3Ga5EjdW7VMegLuqU9NBYzy7sBb2N5pDXoA07z5yNqmDHYKb
LI5cWSn5iOLFkcVOgN6kbF6x0n3TH2MfAkx13KsKhi3xTjIwwVgqWEywrv2sEiXemIDb8AUkMCq5
6aSxi8EBkgRLL4kw9HAuBLcngBYqgq8800pCZikzKeIshP9MaXW65s52uSdmTMlfrvhJUD7INfZG
NxHqZ1xMI3ZcbVC9JxNjN4WQ4Ini/WdlzdWJ9gE6fKrX6lRQmPTohoBpgSAioeGUocnkt+U6ocCP
hspRG8VvMjnCx0Res3b8rnV4QEVcmzKywHqrMTI/gBC8xXB9yWkfOu+XETu1OMIy1m+xltMq77EZ
AI9ahmQXuk/7DlTV3UkgMSam0Bcl58QReCmT3DRDKkXIVbqR7mIkWgzVjvA5uFhUGg6HsTtculO0
x5rHRldUopoeXtcz4naEU+gf2GCoOALeBk/2TuZowDXGRMqkDUpS5SbB0MCwFsA35mBjJ83nD6jk
VFA7hU6eo5bTThcLBupCtIuyPZ3GwTgNabMK3lFiiHV3G9Qak7eD9Ojs1tjhjv7vHlCO4AnNxQW5
/syUDssf7M8b0U0BdVgxrvWux+F6RON/sRByLzHf2uaPX+azEUwFRm9/JMEloCgYlUvyEczdOeqk
e7XgrI5tGpphiFNFrgtTFU+X/qJrSH7KCCPa792akDSfMU874lNafarXR//Jv5OOp5FUCNiw7bYD
KDYozDJqCDXNDOXm8POHSWBDw9Yjno/3aFl7INyxYj3Hm6ohZS45nfnG4zWQpFHmjvsiaevIxAxW
NODblTswFYe0mDY/2MmZdUXpd39yxCYTGXmzCHRxlxR2bNwvN7wtxeqwBLmaWUEfS7F1lbqfSb9Z
N7hwleE6kHT7cElDPcjcfhbW1KcoZbX6DpUxBqi7SKIIlJIToLD5LUqHjGUDOv4b6octcfVBwdCy
DDZuOKv/vHiJ6auP1RT6V4ZSOgz25fJdfvycLps00kZCnL/Wg/azc8r4Oqll6r6YxEM5YiBMsy/z
cv3SfXFln1+aETwSyv8IhN7GmTx5goBE3v7ESU1X0688KAUElCmDnzlA8UfhRxaw6oTMXBh2JsgI
3XYMWruJnNR6z6KqJpiS4KNIYCMuPJky922Z86KcGFVGBccFhJLoDLdJ/u/4e1OGU/rfx+36c/NR
uHv8l7mcWq/q/rAZt1kTn72bouRwkI8VnSoacIpdrymNYy6kxzVn0ICD9QyBjmQ2eWYTBD5nObsh
IgHQc8r3lRO36eNVS34dMi8dE5g7Cvbrc9hIHWp6tvuGYF5V+3D9mINtCawGeVNbf2eignI+1pRN
0iv9IhkzJVbRQWkBM8CY1kq+e44C6hYWkrYB7gZZO3YbdYXeP5PACulT8CCodnK52oMrN+hbJ1O0
8XQfShvr+mL/WGMaiXMfOCFCoWaPk/nbf+vGNNgMyzPG4JdgYpk6NoRrWCL6N/Izy92d/pUId+fZ
27KBPFdmjpwXaPQqx2Ax3pQqVJwt4YGQ/CVnhLrwrG5f8YpT77BMGpcNnZz4gBMHowoep8zSPdH3
FRn17x69DEX1GHyeGWclnU+y4VeH6+LwrLRqJIkMow3qf5wIUKr0q6aI2p5GzzFmXrPR1P6loFDZ
3fGV7dtRKDOpbmztGAQxrEqn0iILkT5Jb6XxmWq90C8y9xap1zzg32pj5iMu3sD1PUbw2ks3yFTK
/B39UQm0MUBUuyMQIdBPt0yjeG6Ex/Yxv/27XghIafHdZVYLP2FU81KQkD8B7O6EpbZvlpeqQzof
FbpQ0o5CGs/7n+o59wg+OWOkQJhZjiMweoBkrdGFmSfjou5rlyGIleqwbx5cYH2lIJpD5vUSQB8o
zWNu83E5OafDjh6OjcWceWUfpdZtXEcvHGNwtPGkMsUkwx8ZYQHz4NpyqWC/+hMZEuHds7AvGMD4
pBdQQA+vR+hKQwexhQ5f8cXvLvW901J6QmOaMFhDXhDY5cPGU5l5R0lVqCHEIh9Qw5JmPfZEy+dh
cX91TVN/U+WH8la0o/HEaJgj9KdH9gM9ax08o06dWMEaeatxQ2oD1MQZ1vD6ZbAcvZkwPl8U5zz1
/As0Kx9mldWzmm5ixxTyJ6XSQDTOOA5evtGETnj/Z3cHkMfno8O4bpzJuqaGRPkPjLyGByyibw1g
51uptCgp2B8pQkRDuUfRBkq05kvfPljB1ohLAWVmCYQvWIZUxyG0m2Unkmh892k+bJg4TB4z7xYy
VqeTc/8+VqDCHgF+1HVn19Ovi5gxEZDdrCbvMJTZ1iENgOGbTcRT6Fry/vZokWyJ7aMBFq+Mn24s
OwzjfVih5s5if2WAW5TdqyE7Y1RcJ2zyzKylu9iyghWlaYpNpkpxQTOH3iYj/1dUtba9YvADraOE
j00aAhE7VWTWZsmFX+yrWgDBYUfImupse0RrzQDev+Gww4D4iKI/7M8m9WkNdpIJHp4L2Q/H6HVQ
XtedKeyPtmcVa8WIg8w6F3sTfEq4zG3eFFzkdDW18daeAqL1++cjQ4SyRCR6z3SOv4Ng54EpI2zg
rVkfY3x8JfF/mGhTQ8ckRksWcLz1okcU0eKCVhzw3h1yFzlrU4mdiZCVMqEKLOaNxOjxbeZ/TAkl
KfKuuPJADh6A/v+fo6AIqdxu0gIxGqe+IxYuojF0KIGjxgEOp6BuMP4V2NWedoTJJrDhZmhn1uwj
DJj8aOl0a1yarBlPO2fS7zCyIaXVru3wn4u+rYtOoyXdm8PZBIWn7I5olwCO/LXdYpnKbOk6mfnJ
mts/MRmTxeySraec4wV15g3XwhVEOv5VAFaFsbBIuFF4he2obKBtcCi1Bexfb/RUho+jAVzHVXBT
8oBan8UsPc0+Imvd3IReackeJjXd9nG5v7aJDIFdvHnqjg/Emwx4MMl0cmbJUOGA+PB4h2qtTh/6
cwjfgDUzVS8thpGBTvJvAiD6Zs/5pPCDyxH29keYoNPibXsRQkBWiG5DCL6wnCkL8xKBhQijn5GE
YrHwpiBtJ/4kPAKKNurMR6PL2M/nNcXV7H9Yi7RQQJJ58bsFrI85p2oBAKVnEGXzsZFf5jsATwMt
f2lgowDoStfcRKPc07/tEMT4A6sQ+0qLW9Hk/WfbEqHxaDBemFPpo6Il74tTJdZPM2+4S0hkb32Z
qCLwinQIZuV5Kh1xtxF8k6j7sTQPkWAp7vXtvqsNYNiB0gr5KMB1s1NNJ6nxGYb8PY1SY8nHF4rU
bdhSOyI6daIEnrRKIKVwX9nYj0HIhW/TzIxjkuozezJuVxXTiovFwLttmyIOqafdAhva6DSF6GAg
x/R+zJVYwhxMxcoP5a0bpZPlyMZJFhnaZKEKTvQFkIb8NRXLQYMQrzJ7EUAYudcECCEMd2yS8NZa
KI+LI3a7YcBmmU4U/9X4hSJy2NFoa2P+vVkBfYUA3VPn/M9f/Xw4qSkNy/zcfZaMCPBJGZcSMbmV
hNiMZZuSByr2oSAyYk1kkGFdDMllkARWGqdPLCwWIl0lUk6GkI79ilBVeCFzjeTDpzO8FqXeEYm3
dKIuEyYeGAH0oG8jJbGg2n1jKsoS1Xok8jvuBd43PIk4rrr54BP4ovGZUUUwrKZWaZXtDZjAjYTq
MHWOBBrnumeGpkH9gxzVdB67Nb2SmssSKA5LxdL5HxpBi5M1hl9Gx4+3ZhxgAaUrH63eTpCTn5lv
xMJI72EcIh1WuQOI+d9isBhmuPLPbex1uw5mG2krrdKIS/lYNPWgRrNFHr8eRweRv4iBPh7Ipiyj
Ju1A04apgpzCxCbYkprf0FXAAciJ4qU0FGlgTHsBcrYYt90LeeWLzt/FTM4C9X0saHfoFqQsHQrk
9ZI0AuVKu7/K01Wzwmu5yXxbTMWBjQ/ONx6VaamU+lEgRqp7Q6o2z/yAF4hrbZq6qGfTnh5YrX3f
TaKdOxHQbKb02qxV8SxYBCpybzwh0SUnuSbWAGNdsLa0sKcdNIstkf75mn2k3+gISD35r3Y7b4/O
OO8PIvC3MgL2AVfd8+a6lWaDDJj7i/pClo8+9AILjleYgoCswIY0tA3aq9+EjhWklsqYYZEa6j0w
lA5N2xx9c9lDbK/Vie3KEHCKGbRYQ4wlsKQJ7P0CZjecQjbqKdqpFu+lZNX1OVH2A5Y3M2YIiWi+
40OHs9cUUSonLoHDTHrPRKRiBpdfLLPc5kJvzZF+V0vRLMtfyn5LTzWwUlatSgCvW/eO26q+atmJ
Lojhh8Vk6fw/cCq2ujPgtJLhVp6y50WRCYeq7Hhg7eI3ds4K3/96CM4E31MOfxEu9DmgHIlKql2W
1ZnQ0CM0su9UsCZl8lHgSkijt3UWmeeVi0TIVDG5QlWjIgfrZ0isTVWs7fX7xHeHFkkB7/BkE0C1
DY9mPGFCZ/ApoSMIjTRd6anBclejyxXwQnkmGujsFbe0XIszOBXGS4bGbh2nj4yCfUwthitkxI53
vZEE+xQ1g2uluyvpoAb3cT2NsQtsxbCq/UX9+IXAKqsrW8+hPtRN7i/e2HxKq6HEZ2Pc3taT9i2S
EyNGO8aPUcEFLqHTClLRVD+gWX32vYT1cv++ohPNccDgX5KIQ7kDyr5VKw3PhS0S3CAfBd7ZRkz1
czSxT7LofXUIYnJx5iBktyJADKIxxkZjGN2NKXyRBX5qloB9ACvfqRS8IUU5iVolwafJX1e6m78n
WFaw5ZPQ3tuRPnTcqVvwkWMOpRg8GoYuvi/z1FBT/l4DYiEoj3HcpOj7T7GJWVEDu3QxIoHR3OV9
5evfB5Tu6H8/8PveG8cllHEBdkd7WdCfTpDlTfBCF47qLDhwuJvIJFMkCe5JcGxQSzKBuI4vtgQ8
exFIqTbQ/jJ2CW7PmwR8fZINDCApXYIC6qSIl86CX2gcAu2XMxySLVfQcOdYGJXpwKSkkahDizjB
w4Drs6l0pqXNZyS4tHDub97LuAfUeX36kGt/s2JqtI8CTpcfIFa/z9OUgSJwQIUxvJdva+92wAfu
xJz33wGvcftC9sxVR9QMQcp2ewVngjnXCAOdLs+3T5UD1EYkV+alu+A4saOAISfBGu7Pe7Z786YE
AvAOYSyTbwlMlSQHCDDONM1X0Vhb7Z60q4WfcJ9bQkfp2htwnGxPxCO4RtYY1bFqIYDh/OnxCbnu
fAEQrqUpeXQXPCmtt9CbzxwxZZvHdx6rFJTwzyrrgiFJGnSTBa2LFyg6JUqb4KBUglMImLcTN4I4
DKX993YxSVkiY5UlQHsIu20ViQqhkaeMkkoHycWc9K3F52zn901KCNVKKngar4c/8FsN6zoshiR+
ifp9/Y41J2mxYC6q40cWQ7XKHA9oU5AvhkESVH3HWyYACnBZu6BnGHFduWSHwDYYcTEubsZ5uBpR
v4tUBZpdkKlAYTZTK8DaO6QoxME/rkGQmiCPF/NeizlcC4ws4Ye5lu0+iJIP4xcZ3tQPILODPwmu
GE3vraTnbRedTng+xDA6007+YZ9n36W8POzW1xG2xDYRX7dL7ZNBkWuqBlYNCed+2fxDidvAbg/K
2vgkHevmINwpc7NyNj2SH+eLZjDbPFr6hEo+jYJDrDD5qoUiXQLIrPPwy5jAMI5bpX0+UShsrlHP
Bubf9vv+BuHqgvMsaP/GFvo7vh9r78J+fSPZ36eVAKSSRolCusVNxH6bnGXblhj9h0Oqx5xXDnGb
XS0SlABvpYIFZj9L64n6I2++yE/qzhvjN/g3VPt3RiDQBrWlsSldtrbZ0wGH0P+6WQbCrssGFpsd
IKPxOEZsIdS4nEseZ+UBblxZjHxQfVYFx3ifdkcDqIRqyg6JgtXqHTQd/3dW9tnReAwn7g2GaQAK
UqwGBPwjOshcvJXQL4pUbzwTe0k0scd9O9eGPW6boLMr2dGkc0lvvC8vDEoV9TA6crh01L/cPcR4
4oQXUE1LiR932vwx211uIUQLhSs7Y/Ksbjl38bfN1QjSpBpi/NvWOovi58wnhABTjGvy8rmG/vWm
wOkiNW6//l5+RFR0xYO0l4BAizUMJZIcbzwssipJwMrpPwUOWmP/ZLRTmPSRucIpOBiP0hIGIvjr
S/t5DR9ueKRESlSxId9MVeQHuvqDqzoonEa6euggqSDnfT4mRK9WAXo5O6aczBAoIa3d8nRvRRK/
lBGNoEQ6jzXWdplZ+fuQTGDEGzxjTwSfaqRopGmFST2KqYUE11IA/mYONF+2nfwcrBKb64ZY+cp8
So6AP9N8gK91Jcn8d1M0G1AD64et0dTkfIwTJ3Ug+mIZX9FEMWwksWxxr+RE7LEfT+flNW328usT
78XzUV37TF3uJ3GEbcB4W+bRjdVa7uFWJw7SOUyqEHHRRi9wi/V0Jl8Yyj7WgqHzelHY2TmwDLxr
Z9qJbUC12siXGTxc2c2hOs/eVHIjct7vdCpDfLFUeAYYPSi6sFEXrwO44/qyut30Zc9g69B+1jQA
K5mYLxA53A2AdCROb/fS0KTURdlbm/LkerRHaFnIcHvDg1anwfL5SnJ8lDf1HYYL0WAHJR/nqC97
6ncUiasYq2ae2wGQ43FqqDNG9r7xKSphxvtmfXyHsoVdeULe6N1u1BqXYc1FaaveF1WKXqCbK7dF
fpsPe8FTjxMR3q0vE5BAUb2b6HmcoQ/76xogMRooXKyp+h+kpm+eOMb5Uie/hC81cHdOkgJSmOij
fDdZyjA91jG5U5tG1MHTEvvTpwxQ42NG43vc/EeeZhNXVzQ4KDXI4CqRibwMAOBgYXlSRdaYssms
+n+UgXGE3MWbbGIZwz9Wt6/1tC6vidqzg/JE6yNlkS6cWDb3NqV5uz7uiI7nZXLBKrm+3eI3ISfM
ogMCTFxuhYs8VYkR5n6WK8/pMWwjFxvcJ5zjBLMs1yH32fBClDSJ6KfJbfznHa6HiT66uW1XPt6T
MRkhLeSt2kPRrkv1LIEudaiGhe77l5ZwoOsn/l92AtKVfhjm3gWWDfqGMxsg+mHe7+qNORYsHCxt
os/BwakC+aw//2i+KDalunP1rixLH4p1mwj8S086as13EyuyQK48wqk96eePzTavOjUDGR+aaYpK
q+NHedj/u1Lp/RBzIb2bTq1n3vPSMdae4R2OinlRisS14ShW1NKkYhc0O/jwqIdHGT5W61LgCp83
tcKf9PSP0qwRpE3pJtPCnGRnK/2ys44V3PK0WbOHdhnTn8BW1XridJpTq59D0MGGKxf5OM/dUpBE
tLIQ/PxlmaANa4Xqplu1gbiIEEuwH087xM9fsXvHZ2LOBCi8NZR0Ysx3P8ki6eb4SYhEa1g6xQN0
JLJe3HFUKCf0LCyRurEW04pBrhZCHMmw5Vr9b1bjiY1Yi64HeJTCxs4rfunZYQb5RS/SyfbrHSYt
S3spapjdsA8ARZGwSWCNnXVGebOVv7t0w5PfzjPsdJTB15XLD/6HUT3Dxo0xbrT0N6VMfGiofIuv
Gba8pmDQmCtEMchsIoiAaYEDKI2rjbT7IRUofDBa/SanxzKCVpF2ovZb82OXnc5/g4+7ay5xHCdJ
FzsW74IBKXjg4KBAF2SUxyI8wXZ/z0dfp9kC8ZrYTxQgN+IBes7VT89YRqCqddjFJnfo2Ecdydmy
xILYZOJkaWxc8No/FfeLU0rcNFdekabpWkX7Zu/XRjgF2Y+g2//vdEayPdbHTVwhj273htiRixS6
1XWx6Tg43ss9Az7JeaqMBZSMUKJhBrb3kp9stbUyWXSsq2d+51S8vl9LeHdDI7tMNViYbkFRYfmN
8GovpmoXhcqvkRb9jHWiWyYmxft+iO+rYss1zBYf+WfPKjSte6NG/hXGktPNdCF2X/504rRGlPVn
hF5Ufd9woXsRwcxDWIHN13gCQlywYJlKSl5wtJ4lZlybeDrtUHfYTjrbf/n+iIOcUJzh69eNdxSr
9ZOwJPw32khz1DQuWimCkkw4MknyzbNMVidEtG1KZkpbRWAqdg1JJrSi8sVVddkuXzsJ4kBoOmep
zIOj8Gq891UqiAsxqzyV8cCS1mgiFUXI+nZESZVakc+jW1vi4/RiNpUivKfkoorBqoVQq2WJokpF
xbmBtOQ2MRV6NNwks6y/kSZAhUL3VbS+TUKzjXXwcZ/b8KFL/lBSGVGjnKXqriJR/+1K6f/Qd1pF
JbNtFkkfi7YXK4LIwGlYx82UwZvg0E15XFlQV6od5pZ7lq575CPCAv4iBEyJ6XMF6pUNezHF8f3M
px6I7zE7rulHlHpdNAKrwtR+oV2bh0QR04HntDwMhoYOQtumBRDCdz/rCmjSQSQmzARRcKXm6wXm
tf47xinbEZaXTQQBhn/41avwaGseOE8mHXsJWbNXnaRhhx4vyqPUXDcB8TGSFQncLSqMdfVrBoXD
Sjp/SAGTCsojocKvZIR0CSfQbfCu++Q2N5D7HsAqM90d8nqlyz3uyurEcYJSSKZ9VUMbfXCrDFpo
0pgjXZR5DOO41KBwkGSKFozFfGxTT9SLuk3zgIAtdF0PhLUGMgglmhTMbtAe6JqnCn9+hjaQ7T8z
bZSdgORRqNLTMDcVWftKAcn4UFWVXDrtogm4Vrzp49qr53hkLcB+yroJ0UWHdqIhO8NDdgKegOa+
KnQBYv91RR7vxYvDk8t6e6cqH/ThJPIGodqvUzuONeiDkt95/7W62z4h/svpP6gAfsAALX6spaqn
k7H55s0SGAXO89hwC+r9+NxWZFNIZ1MMYVC8OsSSlFXHL0aq80h/izJV78llqXqpSjVf/TB35jp5
P8Pp3Ud+5QFUd/Hc0XtTB1xiTGnLYeUSEaOiAKeLq+GPrSljMUS1aycSRjEFAkoJChi5q9OYEUQX
NX6Gkum+Zumcq/Qe5GxMonGX/JbiZ5AO5EuIFbz4qqP+mg2qRdOwIjrF7VpTj81sdn0gsK3AVbMf
sUngqIotTGtFYpMGcsF9n40Kt6Bs3CERNHlYnsJpVN31t4cicTFoEvjAnlgBpae6n6PZhh+hvco2
GcyAL0OcNeJJ579uFcHt6/0Jet8AqKqk+jMCuYFe3+ocb4iJyV8tvw1axSZG/VwI5si5xHS6Exz/
IVlUt94PnXWVzVbVyPNnJlc3Y0dyaDiowSbJj1ZBnIDoN8LnuVRSmzTGJRe8BXSsRUix+Bj3P2S8
xWgQtVf4bPBlScH9zLq6IWm2ZD0V+4daTw0GzDS9kY8YloRBltWtzQt0Rr2MimmZGxDnDPS/XlLx
9MkEFEOxgArlFbuVx1RRddg3WLhbmFy23eitamo2t/kGoef5hDrQ7scJ03MVdRINdT3jWxAq71OG
6N2+nTbIpPjemehzYVzMNwc4YXhoH/y/xBgGtPGIc0fvYLYuGEuC8Jax7dfcZ0uGlqD1VTJOY064
b30oDOnuZMjtofvLXIXVRPhjO2WNWbch2palkO9Ww8SgMRexTdwf2GjqPefmNxhSCyJKGqNGKQUr
70XpzYrshbnwaDufInMV/H73ukX2ieRoUQSsSKYlmjqq5YvGvUdZILLMhgiHq+JCx9r6GRA/au8I
F2OvqzoXV7L9l98bA4BQVGIugMauhW5ea/BvtyPnGnCicCe8HtAaw4LklUPqXtpRgIC1QUETOFNM
nR9Vlv3ePDDR9s3MmFd0OAm5dwNuGIemYqFAqEKyG6Knlg0LTGGL/KCWKFKrdbnZH9stN0hQG0jz
ASI3yCro0kpPjPS6406JFJ+YkonZbk6AB0h98aTm1pd0rCg8QqnP+IjJia1ZHlw+KwIbSBcuhP+F
ro/lpchgmPIn6Kj8vYULsLtY6+QfRN3x1p510f22xRj+R/q1qU3dpHv5iDxDx1h1MevT68AXDrgm
f+t7IarWDQI+Ol17p8/eeNy2zAZUmPJjoch1ZB6RjU/pES1L5my924lW6qUY8iyKiiTZmy4JM6r0
/xutj4SXLZ+odgPqwX6/b/w18Q6Woaw+41/QVftzbL1w0naTdZK5lb70srmIKYfllmY+an2AS/H4
P87LNKJPyDWNXw8sZrZGuT+jS25G7XSQUHs3Pd+WO5OSHu/u9/dKeRu0e7LIVdYM/B5gBk6ZLUVc
korpEDBtWHUHXC85pUZ5EmsXXgWNZMlnLEopw3DQVWf1gBSxXC3OE+z6IIPYO7clkcEtZyS516ft
TCWdg+wKSYwcSuapL96YpZiMJuYnD93tIvLCT64A4IVtwRtin2uuk4ze50R9RpBTJOrnbMTe1kgz
JqtRP9f3vVw4Hwd0oToCJexMi4eL9ERwXS7IBKfEodEEFvJKc9rDu7SHnpDSnp3hEKGa4wlx14oB
1gAqsRVuxWQuksNsOs7xMkfLc/+So1gHaRyqXaKVEPWQ6SXdaD1xBplCzBLt2dRvfDL4dKhoBW+j
OA6L6KXZr6B60QStW9KLJPG1uZ3Twb54uJhWw0wih7TldwTM74XrNPyuYsrpwHQZe13J0m4KFLZh
5xlCY90AXuQtQYEJ+sSlQMgcsR87vgmaf7pQT0XEwU2LSexmPxBLsqikZi5qaRnPxlb8Mx+K107B
csjvjL+dg2gYnGubkum5/LeXI/2IxCBAxIqDiRf0lVxXJ1IGQHlQRJIM1lxf4kqgIUFbx3qasPbc
p45cI735F3XyLKi9Y0u6W4ZAsC+SnW0f8k9B7CIAp3HZE99VK8/X8CpL6Grmp6/HuGggPQbsboZt
4osjvb0AighFW3xKJ2hmQR3BgfkPsWwb/1EEm5hrxdIh4Kv7HwO4FdDuoLPkX2tlppB4xAIYOLwt
HlMFyvc77aC6E+pAfaQvtKZCP15mdOkdVONvrGBskoCneJrvxzZzF2euAE+31FZKNzX9qKoszF9J
f01IXIYuknpQWJJyFQJqAaaarHhBMIne9x+ULKI0nfEE67TeNdoHSMy+d9eC9Ji7V0CZU8mW9dbW
/ow5uWMezEus8+ZMgwShcMx6kV/+4og8LjR94HYi5k6FTlh2pMm/fO8N5lBqSigzbtb4u+meI5pE
18tUslYSI/uLvHBKSr3Pg7uQKZpbL8RA4R/suQbx/gqw6of8x8ACU/740a4Kbkq+8jzh++ZMTpf7
xAfM7okY8Sqx4DHOQcqKkFDZKLE3fyjGw2rsT6WBn8BMjnAf0MH9MIvH5BXbjxX11M2zukni5EbX
LeERv1Kai0ggumMq3OKGjt4ZH10YK2Wk91zkj72TVwA8D1w/yerHcc9RA5+dkhBEkShcugDaGMwO
dnuk5TZ9xMPtS+ebOih39ryyWG0H2sstLRaC2zagYMNgjWvtrXZT4at1cPxKWRCC3Q2QNFxD+GMU
etgeSH7df8Dq72pj6DpS0UfT/cX5lTGEFNi4/XzSmh4g7DmnmEVOLTO+a6XRbLYKy8d47q8g9GKT
duFB/LFJnjlMWi2zcOhGeGD+ahiFBx4smIa2JKFwzqTBzcZWE6IGesXrBAoKXu9+vo15w1ZVXlJP
O5ne6xkN+l/r6eKSm6i+ieP3K0QpcKnNSf3mcIcHm00Q/IeT+f/dAOIEdDAjhlH2chGvxP8imcce
mBlf/UAx65fQKDwW2bYOOSZcu5N6nud+8RcgboGta/fx2sbNYU23QtcsQfcQ2jzrebggyCRrFvsJ
XnKUR+XC8IUpws9Ln6RXpnI/wwB3+R9vDa+7ndOoHeB/4jPuBX74vPkSjAZxYZn/Q4zuMg+e8n83
SE3WP2f6ekxK5zYdrOSUbuGlBQJZBcTsnIP1D05hejjyvST6KwWS4OnxSlXSBBnPWfe1THSbcua4
poy/s03D0K5yUNoi9+WnuZDoWfEHuqP7+F68ss6ZGEHce2M5NODYxYgRYg0k9s5Jf6JSd0snzkcx
fMVQ5WTceEvyZFIXQRWOioc4H3p5XlH8qMCOuHMaVwrfAKJgYPokiq/+62gpzf2TFgPH7OG0dE0c
pUe3vHRhxyZyQDHkgudV+E1Jz4L/KVsLgRcrjqAb8ClHYMJbC/0DA3h6mRo4XKNmI15c1PIuRBH4
GwE3kMvfx9zK3P01Q6Fr1mqnRhfrQd34KbHXK62jgCBvSMoVj5XhjV7odbR4dm0kJMwlfr6U0p+M
VDzbraneIakxSpufEJ6Lr2bePo9S4vHkI/eZxFhitswI2UYQFIPoxDCltgVkH3TM7ZsEMwWR3+u1
AHe/OjTJSxELUCFhT7shRDiLBQuaongNaLOctudNvY3PLNqCMMUMRQSJBvkwdZIetPfJvPy7wwnI
fO5xfDAgwo/VFToyU/rzL4kuwOPp6YGyZKGKybQSRc4DqFKiJNf6dZvYZWi5AjhcJ5j/oVhhvP/q
VNe6ozBMq6seHy9vYGwhCSKPaMVO2k+4XOwb/+dIlE420TlQlDAQ3ysuts5LQPg9by8YRSIylFqG
NUWtVS8EcaTPxyOpqr0gRacZr/yhqC3sKCjM0GQDGTO+HxBdj0EyYplTaIA2qxniN8El3tvn7KWA
Vxr/bN/R66FybvtvsvnoDTZUm5hZfqRkPHuUodqmfDFl99gjL6ye2iCIRm+cf/fQvNEDKuWydilp
1ifIsJn16lwYukC+hO0YMm6nafDotOwXz/0RWwtYrEK62pl7Vv1IzCYH+/cBslM/WacW+1I0sTnq
dFohOyoxm2XsrwXuMDuOl4aw59KqfnHX4OIhj0/OrVbX91/X0f0VmDXXU2240DrbI9g6hyyTMe6I
8KIn3M13FluBm5AIEH7DD1GApAKtaQhMSOxyJnlBN/QdKGiTaAQO+yNoWShV2tXlIYeajKKcHy4L
R2LdiKrTQEnMv3ptOUnHAzBu9s/F48Dd021+SN764SX2D032oErzqwbHTQ3P5HMvU7Eg2NEyUdwv
jS7Gz4SKbK16qHv2Sm18K2gemqc7x4vUb2Bo2vUiqG2eiMK0Fdt3u6b0V4EhxNJlTJ5bH5PI0QJY
3/Z3iK31qELZiK+YIN0Hlgn1OnYZAcxHPvi9+BrGQhB3peqmmpFH+Sez5JwcdtQKnnVuAsBPr+F4
Kxg1beUUUHGPdNPhtERKY2H3K4FGj7pm3O855g9yyESZ2LPqrmRFKHQybx2f8Yu/tLpKvu5m6VwH
hs+SPcUbroGRCXXQjciaa/j/cLBphAynpvDQhrNV3Ano3kGvhxZ0q0Dk85xkDe3QEXmcS+kdsMJL
kQOy7ju4wDxeU9Af5HsYsMceqAS7h8ebvwPbvYtDRkp3VpMy8uVBwgbFn/uqkgy9oxzGjkHhKue6
b7coH9akpBMIHqayv9/0Kx2xvX/eZABtBZI0mCbVN9Xw4cSOGZZwmjuVgz8Odj4GmN9Re393bQ41
Szu5SKD6ZLVujB2OqEZF4LlSZgPhUif8+7RkFRh2mRkqsbd+c5XL6NcLYym6vTpVj3mJFjOxfq3t
8BIWR8VsMak+vk7A8JHPHTxkofjeVp/AHTBzZOkL2fcEYAYKFMNZjCsUzw5wCvYnH0YHteZsM+E4
5ve+0+KMDfeHqwpL6oCqIIdrjYzfQWh7I1FFqVbfRz80S0qYoMoo5EmpG77l61w/0S0UxNFwLYBw
bR5JdagsmKOb1uvHHzWGdIuxCdmfHEcvOaP/OlYZR+FKZB7uLjmNQRdqBmaWdbErNTKN+h3R1LDB
qiyKd5KlhMBv3x83dGUfhM+5eFF5q/zgli1Hu3qT9OcKYJXmVkPyfLSjH9K3j2dkXD/90W7LsRDb
WlsngpPFJV+q+p5Wsgp4xBJ1VJI1PAQtpSE1LSGjyyOOF7okl9D8sUvEmYGXnPxm+wHfInrs+8AQ
w7fs9OibG0GSYvifpzA1QBgUVVIXtIWhNeEUTIw1E1oDJMFUymI3JPslPErSf+t8j0eNHJ5TsPBu
+GOInHhADbf3wPE+/XVvPpCAnBT365jqB34bssz2/byYGKVp3CvQjqvQIPDfIRsqr5wfqMyuXyrf
fsxNHI1ftHOqfMttUgf/ONi82PL8+xNrjrOSfKqkV1wjNhXNPgBmC0Jwrc84cpg4D3gpYBllXr6C
KW4A3OKpainOamWqNp+6rXmJCp32qUOnzqL1vQrhGVScg0sDmrtYMzq0EYWSVV+KXI9jmPEzCR24
HiXFFzejzCBezFKhMqU5IVOL92qBnwby6G1Esr0OedqEeBJigv4BuOpL0XDy7/VToTifIpOL9LdY
K4+BhzPNVBis2zgNUAy6eoWNOZPRWOuxxSFjCHA7JXYud5cGbdHzhn1UZgbCkoE0KNyZrSXt7771
eS3D/Tc3s+gq9kFK3qdsIoNGBY86532ZK3gTnvTvMukZwmZdr890Z9JDHfrZNdUMB+sufEwmGExM
G79gDcfUq4sRbV9OyJ7HOWO2icx9UuyI5ZKKq3OH4UYKvhx9q++PAgRd9Q50DYIEfx6M1t5oHkzE
lvQCvg8s17ODflWjVnkqJC5cTg13N9J76K0DEqMFjq74NyiQ1SlY0bBtQ6OdkqjCTTin6B0Xx9Rf
WepZdu7K+hf7OTKCzdSQF8tJuECgbMkQZ3lYJv/WQfo4N7jndDFYFOfwmOQE5xaisK6t1A2VR1LC
eEjai0qUsO8Q+6rP7x33bZS4pIu3BLvjoUBPvkTr9jWwFHJUJX1Hx7jvcDkyQT/5ZdDsGpf2pZB5
jjSjBiFBr9cdSAm4rjeiBVvAT/gMWruLkaJJrKzIScLndHhEw2G4Jo67Loz3+XVoIrhUlK3tlCJH
5mQ+k0Q1+/7CtBc8woGotndMRtTZLBBjVsCRdBR1V6UpfS25Z7ul0z8vEFPUNknGyUzINE+jkNTU
9XePnsu7oTgmoiQ9qGqqkHDgY/lhjcfAeeE3qeq5Tgvi3a1Y7dujzeE8cFpmVXTFZGRTlyhNOryZ
aEv1+jP4YhVLZMKOfXndLCL94sb1FGr3gKT0ftFBdg8flib6mgr1Z8oJmdzvXtgJlhLGjjA4cgnV
K0ndN8UNRyeALjgK7+uCvjy30pfE9sy7+ok0TtLS9teXxfaODTBTtV/0h7U3LasIDroFpN5ICzG9
5pYQ3hCotC2xz7w5rBc+KRUcwZLcKoYaGRe4dhtQQtMYDBOr79NPoVcQQwIJh0PLcTM/PFN9GDNB
1c6NEdRAzyGQgnD7hYYC9V7sodC1nUtNn787VTvH1Nzp6iy+kKnOUeMOXvDM+AnjgplValsPhymv
ghTpOw53/0nzmVUN5s9TC6QznUhZ3G3lwPR1yPbAtL1csg33SjOt1qSrh4I+SlZlPVlIQE2x0VSn
U8AbkmJ7ioXyxo7zpk0b+0Qtfa8w2xJrzUm60JP68NZtso6hRqGOwI5ph2/kHTxS6DbB/HDIklwF
bDkk1rutq3A8bGQxgloM810SKZgSj11CDSE8+futQb//X5MgcoYnGLD712OlizPHURQW9o+y4wOG
qajoOx6D0DmIvcyAfk2iasZJ59AhgWeRTvPwa7tmjN5H/MC5ckiFCg5EGPyM/2rYSyedCglQ/nad
5w9yHM5QjUZQLFyJ6NeQHSsWzXffcRKsll9MzyH8/80LnsTdqmpRqQq/YklO8NQUFxWcGf8mRwEC
eYyNIvdl7EN1VYxBBEc5iyJeo+Lo+W6WqXpQ14bKHzY387Zj1qmpjEDImkKjIjCdKWJ5yAAAebvf
/40ANb7Vn8paGM8jvpzXnMvVWKk3kk2vqWhVhWylACIRdeb40J2CT7ILApdx0WYuTjQyxrBUs8cC
4sIS0p5AFnznoJY7vYl5uTCVPflfniNAzCqudYmTm0LqB40y3kQ7bpWpn7hpw9+XcP0TsDJtMvDB
lNNs9jtYd0JamMPEgTaJwg12KNnggeFnqLn94czoAx8C4q+lR7V5GdcQ7DHgyPzTAUB3+tQpsjhh
DxOGOMj+Bew6N6FyjYUrNy4vfyvIaBSvipAFzEPW9uxgZKnI8eRmmmJ0dkRyE8dke5jnmuEeHh2r
kAYOevfRE6fQnUTyrwnxK1oSdfQVTfNx+eFok8uW3MRn5u3fmIT16oLm6v9ys1i7yB9zJTDaoz7X
tA/r+ad8TWx36IMgSHdPCpyR5vKQUbGY2QbVpRzp+gbQWIMy4XxFjf6leMT0weVdozK8sV9/s6vX
gpBKJInkXRrR1RRByREg9xNjR35N5pJyIxUOp9TMCpcXDeKDjaMBfY9DHqH2fMrx+RBKDS2ighwF
/0bMashWn2pGMtYSX6Li3KA+BZYw05C7ZZzfzf2uhRdt+Ntz8k6qCc8iP8sOjw9eBbu7YZ7yebFD
6qzQ7OgjiOKtEWPxTtwm5HeohY4R4U+0AfaYUzd1SQO9y1nvzP5COfBd/10cOP3D5/n/8lRbkOpP
TonN/9CQOzLZj5CWw7q4/byrAJB6KoWpcCvIUW2ybmhvf/2UPV9cH7pJ+Cr8y56DvE0+bYsf22jA
eWuj0J5tKCW3rcnr0J3JwM4euDexOqEtE5B4Gd/8KVY1wyliDkx5UXxEbaKr4VwHtTHEfCKrmLEP
MVu2RsARfEWj93HG+htW3jAcAREKzKY8L0pY4IYKinRhPsyooieZXnvApUwnQSO+uH7WyyPdU5//
YgKoa1xmTSQUZGps8KV9r6wLq8sVJEb8l9+/3oF6UG6+waBW6rJ4rg51qYzh2B7/RBBk5lgyOdqY
KVLmWHaeAwDv6t9fMjYmvOGOWGpnlY/aKz1rl9sC7WhPsOtiMpXduo3Xqm7YfV1hJZbp/uFhjToN
vsack/O5BspSO3UnPFtax/dmsZW7yAR02rPevHdq+PNue4nVgwqr6mPhClARt2jivrx3vUTGfUBm
DHG/7mNmGlgThpK5Cw4OXp+ex9S+Z3tQi3a+3bOiVo0CaODKDg7BiPgb3BfdiJrgb7KkQTdFW6pi
s/o2tYyP4Prv+2OUZ91xb4E/YYLwHl6DAWTTxh7dNPv6fcmivEBwKDCPjk7H5cGJ7iMLwU9NxeXl
qaIGp10KQPhSz7CpwyHm69b4GIstV2ERCLQW40Gqhg6iEZ9RnVf/bh3viGH0AOk2IcjzwZphMyNl
0herypMfFUO0/9o1ijnQMLXMsP0a8nU86ecc3GTTl3Y3KWLPyErj1Sk4ueZmuBflegK9XeEH/sbg
uDhxBT9K14hGqMrwlMWWZNF/Ix7nbYukAe0DHMxHjiFX2K6Qm5RVHKA1tAn5dTR+Of0Kz3VCfwW9
31ZcTxCCfugBbhTV2Bwo5T2GGqzYbawSA9bBVUI3ZCnWO9Hp5N8vDfrpvi9JGxGHLc5gA6RGvNsD
1G8YAkT9bEL9LBfErSdu3MvTSQfe61hhJ/oDhDWj0YlpNN09iyRnjoC4vaZXn96bBIXYcJPxN+l/
4aUwLsPsus1g+tkpO8w0PahbWifjgP9Mf1gSI7Ngt7A8KuARGGY3UCdr8FCN5l0S2PDI7vG77RIJ
6pPfwmFrzW1kUDjAWnJLufN888ZmFpyVn1owb9H0zJxViFqGXhHDYF0u2EVX55P1WUX/V+PC6Lrz
uqluLuyd4/NhbMDDq60HKzeFK/tgkTcxiWuebuBJEzoo0jXkqGebfq39MscdT0TEeX5ur/qgCoNi
FWhYbbVSzDE8Nmvc45G1ElJdeK5OmtpXxr9S+wllzCsa7SIgxeuOVOjs2EGH023KN0Tq4+nusHYB
K59AcPn32+JWHNzzqmqJ+9fNO4lbITXtnObuCV0PuQJBYlVtP0RiWrxQYpqUARhU+AnR6glFW3X1
ha6574RYvC/gKWRDBXbOOlFHLnDftD62bN9zNphhl7BEG6kL1FKLZfKCwo1DIC5jRWC2z3arCTpU
n5xMJBWNKKEerSSARghFKgMj10ll2bcKDh6hGpbz8tWCidXpqWbGvQ/dZfmhAjgDs/63sYp9aQeu
Ju41Wh/uDyo7bzYaDm+jWbA+xjoKTB837rl3Uu3gdV9RIcJWCK9CKkaQvRjmVCmP6OIkzDhnZ3br
gs+zDNI5YD5j0Z4/GDTb8tJz8GLf2C2SXE+UN3x1ThuLSS/di95Suu4rw5Iajs+g7j9F1SdxjUAh
tV488QzaU5QPMr4sKEYyAHHmBkHLN5JiN9Ki1B9Qc2nhuwX/jYTeV037JhS4PQwvQvpTamZmY1mV
17i5PFYaoCjSNQWUEJkq2r2v0eLtCqD6PNtHhjw+6EbsDtj/z4OHi6LfzE91FePqtz54vXSAPMEs
yo7trmM3Oox6CmAvy/suaXUj0qe9kv8+/o/29AVp6ToPy7PnT+MwOcnwkqJsuksh7uRYLOaLppaP
i/AoJED5FTAF4cBb8SQWp5ruTaoiKuF8USotEkXc/UmsHLzV5NoMI6WEh3zbIEUtcRoGZMDtAHfH
TLEYVNUTwDltRmRPreb4OR453MqNslMWIzP+DjTEja/V6je4NqdhG445aC69XvgtktclDUCCdiWx
oeurNvUuotUQKnUDhYVOdm+OSar+AYHTaNWtlglTvV8OZB1exVzGc/rGDbLYwGQT3u5DI10rMDD9
0UyHK1DEN2q4uhsY+/xUyuRZ5O/S3kSBuJo+MXanqhBq7aufc6lpcwp0IJtQuqy1vv3HKcC9LDgW
e8m1dPD/NV7GIVFKIyWdNp6LK0w9do7/ZJmaAtJKubkdVnG3573a01ey5Tj5CVNTGDwLx/VChNkA
wxcj6DSfW44E/9hvgD03RZiTX5bIhPBgaq+DlUSbaLN5q8K8ZWzekHWMkw54PIXT+kwGybdAG9nJ
ZdqL/HAgV3ZLv0dO2WP5QZ3t0b1oewzPue3faI9um8q9Ma2BfZ3rYnK372duIkE4/Oic0UZ8zyjL
z3Y7iojmnh+9Mo62UmfL69b/IOFxUmtDAnyAcN4M5AL+NOHpUyjMe4A2X5gjDNFVmxC7vo2dXO0h
aJiYDB7gA+4SNTx1hdHIE6YJF3uaT/sU5VYwtgE3eU1aIcfM1JcCW+vl0bgvGfLn4JfYe8t/Nhd7
ADPmQukPVY1GrQWddNHmbj6o94oZYHxUISNLV1rq1ubQj+iTEbI1kEL8mi/gA8rIuepxQ33eCm7m
rzF54lp8mnzAe6MvfjyZm4wBLL6SSeSpDp5TDB7xYXtrHzdNCsK3SsxP7BqXl8R3gJx38I8GiPy1
Nw5aCL2vo6mAzwEhXAP4TANyfcZdZquHvSiTQHIa4FhEQBoyyUrJCPViJSlPki3SCA3DgII4rb5j
ZRZS4jqCHOWwrWEA3BBWC4yYJZYfzmYg0E00nmJiX1MSU+Y0fdLqmO4DfwSeL78frPqMsYEyU1u5
nZGWsa0Frc0iWOGR9c7UzZVioUJPrZ1Ie2xvGLB6oyrvByvlWjiMcAvCcgzqJ6CWw+6L7rDGzQJs
+8IT7Q3uz5uy0D3d5gSDfyyCd0/Ztjdud5/HtdtuFAEP5I+BbaY3PByllx/lwDZglb2FV5RELIvF
71ghfeblhzz5UyO4nSBv4GyH+EgeiFuJYAHgAsIobaY19/CaSO8yB9h3NaPfH9YlzUaIxNCY9Txv
4+mqZ9Zr35SLHT1toX08gLy3w+HWUIe8eswPfYPwrMmbYDhO3B4/INq8LvrkeVSVzoNuDFoNTRyt
2fhW3RUfkvAwOh36Q6+XnYtMTAroATwc56FRKPwwYJxVnMfV6X9EUj5bu380Mo6MmmtPNyQ+p9EY
LnJuNw2YYTnvwDbud3IcVLfRnQo1tTQG7YIfPym15ZB/B3fXPNFA8DuVad6htroJvBnbTL5oWJpf
Pe32qQGYRv4Bxh5Z9A3M6S8JCCL+FbHuesSYCMJzvNapQAjb1qaI1AF6tnEt+DI7SHsfh73dgiHO
zN3mfx1oDF91LnL1mG5xZZE5WtLBMRvlfeR9kXJaCvYN9h5rBgbprEkS2CHvtFMV6eFzp628PR6q
wBTgZSB2zI1qVdb8H0o1H9RhNtqHkiy+APqU0/9KMW2n6dvlThKL9LZX62uWcPbnJV9vIpHHm4EX
NtxxIwQVYDESHxq8/ns8r3fwLuBm1jHHImDPYd3yKFWLFZJrEhOs0BQqRMYTHIqSoYS+vqxuVlP4
Yn81BDGoO8D68GrjEcl976i5MOalUtuJeaIX2FacaUh4gtbIp6MUNoyGZSAo+pF4s1tygvb1r68z
2aOmGsfWaZjU/ihN3uq923dz2fJIn+CXsRU9WDLaO6NWNDtPsk2WAnVNqP7/KUAXyv1PuH1TrlT1
4yssmeybrT6e1pCK8wcpFqFqdP35e4K9CVOzUvCDTccm+UfSzvVDvFuLfIfHxCMLh2hxIAgWXSa/
Ex3CWvf12FQ/YYv3/etJ9XWt+GFw9poYKUm2iJU8NwvS9/IxAQyC+8CWuUf1fOL7q6COVBily5BC
7snqaulL1bc3z4TwZdun4PeLacf3bsah2A3QB1emPlu+/AW+3dIMj7GcPzjg6VUYoSYKBJzrdn+P
L3ckBPq0TZFfg/b6J7zr7REa6XovT3rqjGfV3w+NGxNQGgq4GRJmcmbd1Mq6qmb/BMjVSZoygx0n
+xAT+7lWVing/m+0dHu0IIUvRknxRGpMhjjY5oUPbkEsXVdRur/qJqF5iLqxy5PDedA/PF5AiXGT
fzySGWLQJJa4Q3bAM0KVpx4/SGPVfhJz5Y5bLw8SWnGGd+JuzqEb78t129Pq2BPyi4HhtFxyC8HH
TT0SDgJlAovlFY1PenjSXhsA1JGrxsrtzL7A5Y5QXUE1YsXeR4tdJtpfZYNsPuLvXJ2EQVYKI4A6
4M3FgdwvNWfFRZ0JE4gq1VbpNFH9q/R3PRqrsEu5S5aByAjqIHKdiMe43HmVT8usNoOnGU0QDVNn
/f/QPWxc+ehuY4vaxYrZZnPRwiecB9S0VnSgxOBtgtDMSulRXJCRxQ7Y/g18HLmNRD8I2t91FWeT
etknHLia5wBNhYWL3wPC2rQSCxdDsT8R0aDmDrWMpP5mLtB+SgrAhyBFQzypUhYG9f1jPbiN7XNV
DQDMcHVc4t6DSt1zHUHJ//YB7qzS+Da7qDrSzs0db4+T2ZTYDabdvwTmohx3gTiopxRCzGMxuiIZ
MpU4KNG18ZwQ6CaNyPx0Q8Pe4ehV6kuq3BgNR3FhjuDGk5qVP3mQSs/HGCW/7pOkrBTLU6q7vaW5
9GrizYU5rFDUXQn98osSQTHw93x8cB/rQsMQM0gcvT6c+yZgsAkLJajr7TtSGnzqLgCrQ9MaPkqI
CBZegSWhknt1VmOZhOv7q8uNQAp5tK+FU70oMo2RDQd7psjI2moks44GD0ovMke0mRd4ngkreSWe
iayujzNqrZpaacm0T3Psw6k5GijfZVCJpZothLw9Ymt3aeeOzZGmS7JSiiC0MWDXNKCN1YMO348E
t7emlxYSzWdeo/eRXdVaEoT7PIgAi1rFmRCMqLh6qqnTnJcATbhaqAMS/x4ewyFEA5pqW9d3mJeu
DVYY6k9x4oM+voIrq9/vH2oG4q9SimqA+MZrjG3SgMaWEy99N2Zu0Otwe4fFoxjIQGC+EmeqO6iE
1FmVGPjqiSTU4kPQyKba9hGLXfyBfp1ix+C+3bWs384NHUhKAcnOloNgsii+RB3+6xa5GqQ43wUt
u38LLXcB8g3+HCMR4U/uo1LsDr1YnxW8Ghlp8olp/wI6Gnk3vZr/IYPgb7sVzhq42WEfX4WqPPar
5dtzD3D/yjr2kp0GqBt0UmFHQhkNuAaKz7ACCJzayByaaC5QoY0vAM1XrXMlNJ5Htqcql4J/Or/h
RdWSp8McIT1rhz/0nv8RNxd0ZEovmRNB5bthCi91nLGjM3L1uYsn0kYvRFf1gMnUrml/V2pKDjEC
lTbXTAe4WJIUgUWG34Zme7vRVNEfxqJ26eaIsFxXJcGUT9vMWgMMdL1DjBu3KcF1B6BBuCkCHGr9
JSZnQ61IH+kOB7gIXZV9l8iZfeHSII5nMJBHvORR2KKqSHfzmRs/CAuX+hHrAEcfiSdyEtWvwc9Z
HkUTQQK0HeUykuAwh5Q7Y/eQPbbB5apwx8/OW8u34zCRkUnEY/o4Kc4pPIapW3MS8ftz2KBukF3D
Fx7TlCgnxsB1RgjDSAQDDwtE5YKpumRR2/ZGvaKFYmZLTu0PjlfEQF+CZMMwVpn/o5A6xzN5RWN0
BVYJBn/12QZOixwXjxGLfbPATvRq06NmUG28Ka1LxoTvWBk+l89M838cX/pQtfw2wzh142qx4iYo
mKNK4cif+WAEU11dLFj5461DxPnZJBOfk9u7cEoSuM1lWOMhlweoSL2iHG4WQ96o3NkOs3hP25Mi
WavdLmBxePv108RXG/cFp4iQ6LeNfs8+qdq8VZ2wItXKJvqRZ0Mc1eV+0F7istunu4HGw69KKjFn
FpyHFFzSvF9x1w3gIn+r46JbUF4w/jQx1rKC98pwnjF8HSqBzRpBxvfpfnryDKxDEs306WuYB1FE
oZVPm0GeVUi/2+yB/INBHxEgCZ2ke5w5uWHM7/rTy4xoM7QqYA/6cjVcfL7I0zPeIk5ZI6R/Fi27
tp9sl91kpH5vuAYmWXelLlZ0TSZ6D2ng4w7d+pTWYxHp1MhtKx8bkWrkRck3MwXhnucubVz1s+pg
hGlZoAeBJTuJl2SJ0JwjdeGs/xE/ieORg3LxrtjgUJ3WlK1WWMW+eEfIKs0UWVg2u3jmr9RP4n4D
zJuPwVZfWsOgIuDgC+oMsnbzlHHoIagu/qQvjS+0AD27mKQ/vgAt9ZpW5lNmJ7ktUBAXKrmxPz4f
xcyqOO80ySdmclGr4gTjvSpWydB88/OkOZVLTi33dG+05YpH3AsJ2N13vW8WAlaA48xaWkKPLl0X
HiewWX2ER3FQrHr0cfOELbvtUCeXa+fYYhLNZ7H8slolXKCVX2DCvl4ssiiY1AeXR5eYNghl1ISp
TQv0+FCEgakGdOr2pUyyni7jccji0fmuv39X9SBtp7HpeY4pnNhfNTTHxkBuw38AFjuoHJt/+xZq
7tnrCXk3cZoyLEDpXIcvks3adWqZcLUDFFy9eIIoirtKEs/5VkwF91Ep2n5UUrnngs7ZjUz0Eb3R
ncgDuIhhFCyXuWuq1bM5dT65GCIjHD49awubLqYLNdXLLIS3GbQF7Wkx9IFO7rIcvOUpnYz+dsaE
4rbB+npy8EaV5osyajD/10z6ADt1oPuJ1WDxwS0bDzEuOOAg3U3L1yfzA0dQDKggzUHTkxXG8r4z
GN61RABg6oOu67FZhKGh1uh/rJW7oMhMPRYfS+slH9W1tHVHjFS0dfO6vwXXahAX0aleulaHG+77
C37IpxHu98fvb6LbYdqJTevBLw6ZQf7St3y9JcRB1WgQBA/aN9zDVuyj5MJN6JgYnwjp/qIFq2cB
8Q8sn3uqmQeq8fSsZq/GfjBIuKgaOZ0+4EL/kX1D51ylq4JDZRMLDY3/1pLtUAM8MvLZFi887wRr
k2o00kKmgGsFSSNfu0sd/sEBUs2Rk4tgk4C7XtYrqdQkkWLuRZxW2j4H3PRdqLOqthtroQ+pPksK
G3IctaZIMWDnDXnPL3yecQL59qpKPIlomHt+pkGEKr3ev2Yni2LB2P7Q8BWnzSf0YOSLqxjUP4R2
8B0U/53hFZFh8PCggYCrFVu3K0IPULWJi0hKtkEFtqX+hy5UbVVuzft3ChWb8Hv83O4YhhUePsCF
OYpZ2FKE4Bna1cz+RtRe6IPzJI8eXgjcX39PDyXfjS3OUzsMvxl9cIpEGNO5/gZhdnm5TsXNh5jA
OTgzGNVAqUj9VzDPJMjHOWPPbaV1pnAd0I7FgliNQPzVznnRk3IaaVcjz5FvtPKf4h8S7p+KlqUr
aK8mlAVNBSI+AJJKfFzI1Ti513DYI9toQrXPFzowH67GYp2eMG2S524VHKPELgLFwcT+ZPz7vk0T
YURm1hqUkLl4vwcoefLRahqbprPjxu2qlAXu658dmMj1Wd69EMq1j3yWXX48FEx6eJWQtOHdq/Z1
UDPRriFxrpyemEAOxbcJFhxnXjHU02JhzpbfSeJ184VcyA255+eEmW1glhEXK3uKIj3ta/R3EiJX
lbbGgbLPMOAvxpYxiTLdGDYRiup8V8wtAr/A/FCF/u5bP0ZbQASBr+8BjYssi/kWy4GSJRx48w36
1cIv9zfruNl06Jo+c8ZC/WWK8VqKOLoA1UVH7HPOF6fEa32hqN5MvgOagt5s5iJCvOrjZG99XZcb
wvCDaZine2+I5jJdfyLNIqCZ12IddER3PKEYVD+UdY8k2Pj8qOqhv0OyVjqEKGkCB2dW6+xhTccj
W4LOX4t4z/mb9yD3Cy9otP/Whpzf5VtApZgfQdZo06tG3WKUuD510zTo9LIdHAEy+7p639lLcJAL
f2cmB9kz6mJo2A+1dh1a4Q+FSG0a+uHRuITvdX0QE3k4v4l3Fks+wxshF1a9BFyllBm6Eqmw1026
MOJD5o48AgKkNyGkaBAPTvcIbzJeOfr4BPqA+ZsrccxU+YhvtmWAvWyLMGQUaABch7m/XZbG6qxC
aepfaH2vOUiR4+0om+N280i5izrPv0eYGSgTA+li8JaF79dRt8GDoySYbROiVa8RfXEBaJKZ1Jb3
pBFnQP9uKpbFyn1+HzXXIZgAT1x5LcgPmVzkqw9Y/LgKZscP7mGgUyyPacZq4QTr6cnMObt/Jv8S
ZCGNw6IL2zyibHB9gIf3lfoYX50ODZPdrRqyk4aIjX7pg9gU1FtzToI3IL/IBYgj1f3RQ4XIuxrn
X5+vLt5UkPhReI33ZD51FP9z4M6p1ot5NUSnj4QqrcUlEwZ6FLibIH5nAQWjOMuLIvt/EDrgiybd
+8XTVRUCUxpzq8dPSZAm2OtdgzmfGFh8qfq0w0clMWZBGJ4lUe6mQR8QLDco2TvKfNzAWFbcvk94
Ds9PE/IEFJ88PXmNBKkMz6vg7LYOnMNlo0BWInEVvFWQJnw/PzvkFrSHOlhsIy8+yA2lbfM5kZ53
Pv5VXeH8QnVNMDufdz3fO0J0DWHoDmF86WOwxm0wyXHNfq970+G7kM3VsbqverBgjfDbsI7kF6Ci
v+8dUh3BNPZF9TFzokLt5bM+Qpw34ZLw91JV3E78mWo5jYft7PYWk3TyKeue88jIenU5TfppYD5m
gLbW7BY5MBWQryZcpnzRWcCetEZHWnIqKuC0rGXRANGlrEDSVY1B/tUOrdPWXIE41EQZTF1J5UgV
dT9JG/O8dqcI2bNvkpuIk0HHi4Xdx4eJuHDcqK1pKf1aVZgPkqbUe+lK5NdLsumkTMlGotjN0dXk
GD74lRQ7gHwzfs++yLhGGZY4ZoOhJVIEDmV03rEvH6WgZnEZYfJHA0eI7gpR82XkSBML+Hj0ImIW
HgrYbXMnqeRvnTMUZeOos/QKvw9DfdeSx3I97stNW+mNKZVWWnLRuQCNCzSBxVSbIS9/YEm7W/XK
cacM7iAPaXKahwJNDY2ScvqMDEmkqTs0K6EtigwQuYjiwp0cOgK05hTveIj9qR/lGBtyl7qSkQRZ
5S/jJYz5GKJjtDjnpxFtx8apop7HyuEUGg/dhPYJT40EhDGRI6ZNzieZvUiXNnIWwvlqoTpzqccU
lVFZFO/Yz6aRqYNZR0xh6NjEiIH0bbIkeVun/MH+HP2rrjsbDNv0sfChFap57iI+7Hqv9BCvMSOd
lZdTqgk7xgWOlt2mfEQYOQboKsnNsfHit/FUkbt8LcXOfaYRYqJL9Ed0VU3A3aj70h8jN10w3mHy
vPYHW2kfflwmsahZc9l8r3/a+zU8lm60Eug/XrvaPztH8yakOyCBJ0NAU7tdf2Xs/ibBs64gA2FS
Sr/N9ARZO3W1jcZZnsg/MGfdFHNqRPiVo2TRhfBUgbNUxKMbQCdz1DzB/PZfpi7k2vumXj5AbAbc
tXfMVRVr7QEZsp97Sehsx8RJOQGTOdoCwQMQqvM3HOZ6HzjdLHHQ6Ei81AciPVOLOhZf6upGSlxm
uzuLRRl+27Dw06Obvvr52OI+Shk68dHqTnWznUu3aUkX77ZiUCSk0H9bX3KIlUsOdUvxSfFte7MA
bH3+Sd3fKQL3Ndm3/ek+y3LYfs5naTuO0GImC6d1MCiR+fZ5fDG4FY4CCVgp/rXLlfkaXzBRcnjk
hoZdTB4ahoDOmOBE5vUWLG3fnV8OHcXcq+qemsMU14kpwnDsJHCAKLa/ugcwfla3DLxgE3UyA84F
yt2LZE8tMBEa3aPM2hV7M+CSYZuXRzh1bwSinVV1hemgOKpZ6GZk4Wc788m/bjfRaJv5ao8BYWTE
S+gcViMnBuobvADSJkpphpGJ9t4xt5HLn4/10/dR6L1LcWZk/Fk4MovYlPxSawNA4dEJRcGd0aQK
eSj/YOJhBZya2dFJktaU5dgLPUNJYF95AzTex3mUAOrw/HjDW/LEQOtvai6pGQ3kcKNYF4IdJR30
xcHVGEGdXM6A8gyOKqgIuXCXaIfnALIo9RoxxpouiLHw6D/LKYQ5MDbMquss3jHOypQIP6gCAMI0
ZmwyWiBdsqEsuI6i+q0xlJ+CzcNsU8oPJdOzk/fZBKqh2iL2UJZHE7eb9lgMywZSvGhOCIsFDvy/
V4dJldVZiJDK9fBTlD7epzaHDxuyzlO9jgGI+NkfKZQ3awh6pGPJ1S3eXDn5BOV4v7uiroCOpW+d
++HyROKbHlMaQnRsoyS5Dzx5AMA4HS8odZD8dektNsqKtrdvYnNZsNJ4S562JAdo/tZkfejqcbtj
Lz59tF9i8sJ7nowUt5qFrJ2pQd+KLnq6Hp7GBk769iAw4gDU21sqL18aA2VoY75c7kg/XBe3eI1o
/ZmmDER0jLkP/TbVr92knCoOfYPUKRPTGd2kUZRM88QWkXDgJmYo99XZgMKrmDfZcB6134hF1AkD
Njj8pgjuIyQOaDEB9OGIC8Oef7QaLmx6Ck6PN79FHlsxqBT/jmOe8XKai0Pls8JHFdGRrWG/ZYqi
e41swhZK5wUd4OCF4mvwVj8pN1Djt9TDT4ZGu3gqiP6CcfOnuxnnnjH4+/vXaiLf7roTiiOhaOgK
D723HILuIPWmZmFWM4QglSOEoOIPxFgZ+EswpWdGQr4OB4sPfUAVz/KF1EXs0o7SMHkZbuzyRXgM
Uv+q9ZhO6ptzfRRhHoWF3AM1HF8tJ/9Scvmq5a+qdrMMFiNCQxA/vhgSwuX9NKqEd4mJvwx8ozaV
QXKlcfZ+NtmqtaRcFEN95y36Q2FWL3o1EkHRNZnOSI2mad8XYbhumc9Qbhdv0U8ycYieYIEL4GM4
u9Xnk1Jb4eGTtVgHzjVikYRDxmO3YeDISXZr6oebO8X56JzwMEOTwojRkMSfQFuq93UD/3zpxtv6
0xUmkr6iRXrpGVX5j/NfuBAbLCZNWLFQgO1mmT4Kj23lPtBSX7cJcGV+60Ouv9GpeH7W204KCoeW
epDWi62vpf1H7J+rjRprUuluxpn09u1nsBLFPxatT5tNUtiJEUblNZj9kOvB9Xq2mho28035aKcN
w1J+xaIkKXScJjzO/XDsg++/DiNhWI1JATm++JTQG9gnCx1Q1n6lmz0cRxNSaP8LitxZG4L93oMM
TQxO0Lwh63s+T6Oz7XBmKevUQekWCtaRbbWzgKux/JFoHIMI/7FHw0QrR+WmYwsf1KA6CwMvQ3zD
C8NElIOgnt4rle3RZzxjCAh5J0gx1HClI8Jd8Q7BKU6lAyXoeFmsU8aguW76r6xp0faD/sfSl2vy
eHV/yAOktT7LpwvLtP09KVasgGxI6Zxl8I6o73IjzEYrOM371NfM0Rfo0MZlTB4rFdziX+ilF+Al
dbykhUtcdab/sT5PUeuI35WJ86QDv93xkP1DBOSKqkOYheo0l56ox2G3huRJzcTtXqUKibIKjVhV
0c3STQfkiY3whJ2beZCq9G7AiwAp5JAfvhz1sWv8xLEEf5B59hYal5cbE5vDPjWKXjQ/YiMOirx/
qIpTlP0vLF+K+nFPYjsetwZKRKi6Ys8FYW45CdTxMVS2xiMbTj6yKv1E1ZWG4zAosJJKkEdSdGLp
RIKsAZH+ef38FvEgFkDK4KEo+GeL7qPZ4t8w9qEteUNL1ImjkcZsONHMJZ1lMvOfpe1ZJoGl079i
XoE3HLzgad8l6ptwzJ0jcOsV1vDA1T5+UlQ5s2cYArDvIYukgjvnFZiqsEkOMAXX8+5871ohsYAr
K0eOikuIKzpo6D/jDw7nrixIFsbEwJW2jHjwRTEG8qOtiFmh/kaWdJlovTqPxDBNrZX/NPynABzI
dhIXX1hfh/COy/zUDnNJBg596tStQFJqe6skvOkZJSeVVFWqEM4fi+N3PK/k3OSJVQe537joY4qL
maBMqRSh2dmGMUOMIwGFKtFb66lS4lGRsfFdnuelamkn25gVuNbRLzVTYp2x/cQAdt7bVOyMzYID
VKKTEpgMVfZlSulVUuV3SycafbB/lWsaxh7UHZHkwKXnNBbhq5YlhWd8wvOp7EKW0G5k1jjeZYqQ
LkuMxva2ENEhn+m7EHiMoDnIGx78ryXJJriPZLR7JlUN9SLMdA5+/Ia+WbSvVWBjbIa7Umd98T11
ixDopSB1wmF5fPgi7rNgDwW1KuHLF4eSNeRVVcx76olLNwjOXFghHX4hzf/w/n7Zn+cethG6LHGU
ULJypq2GZTjDSMc/Q2b9dTIj8fAwio35Uxy9vNn61mpNoRO7fWxfpT0fPeikIXNlV++aWJ378hYZ
0J/xugpIphjwN6/t3Gt5qro2stvkAos1xnifW8PhIWA/uv2ZiOkUbFrQUa46c5BVyt1JxkF5hH2K
b+OWyjJtvv7mg0dr0H/fEzZuGPleJnmGanYALEHE3YBfpMwcroKiz70OGViJcn3SzFa4sPJg7HXz
VVCQEOg7HXLEJKtg+TF8Zng418DnPeUMXWfkO239doChAI9f4tjWjoNZfoyjVtbWTQhLVtdYKXhX
zEblhk0AmH4yTXlt/psChNLi2xTmdH1KuB4naIZO+NpFe+fwtjUOdEghvlhGyZDIGpuGgE1aq9mj
9tof/hQH2Wq2oUBrGXvC6LjDdpuUS9AXa5azbtzyx/BgnurH3s5zAkMQrc+r7n5GCxVhugMI94gg
MdOELYmZR+mlWvV+yvKIbXQO/Rv5yddy6FNHV7DznuvIynWCBsoprOlU+rvp+esx92oSHPe5+ipi
Vb+iqS5lvDggE/WkP20n9r639MsfYPVuYsPIYWo2JHzxAlXWZOSAmIMB0Nvo/jx01TEIs5Grd4eb
fsmkhyV6fiQ2Fp9W3QKISaDlt79kc2+Rp64cFxoX139uMCP5neHQsdmNrd4LtLZkW8WwttRvpa07
jGuA49ZJJOZEDCVdEUDyuJSgGNF3KTrBlfakmZOUrTgECuIIEsBPeu7R7z6/erX+3cDAzTwVt0dP
iico74MH8EVPlLVGGqbWHJBxBvP+xBD/pvo2a7fTHBgav0UjUj2437TGlhkL18/mUevHHHbSE20L
tXyfqEb4MTufxt6jV+0JE3NM7vF7oKo9C7dpbBZCuyL/3mMDPPKut/CvBKg74o26wYIUWmMAfRPd
y3oDXntbwUWH529ZPCFR/fl9ojKxqHczkppB/nS88eAawxAtYlRTw0ZBMXGKkOJiaajqoEZkQ5pp
ycrhCtUILfV65eokPh5W9mrVlG8uCTutFS5OCYaGJ/iFxxUXjuN693lfxa4/CxhRFhzEIZbwTx5N
vXBp7JU2BWT8sonGf2ifRjJQ/jl7TD9mzqalxAuIeJ3G1fb1thJdM72vpXX6/uO+/mdwVdxsa0+e
8cm1/EwWYyJI6HDnKOI5YtA7U9vA+EKe/wYTKKm88SFbhjJjXRrHgU5eTeinK8uJFa+djx1K0Nq3
1P9Jeu/21F9mpIcajXTanTBAFrxKx/FFmoi5MpugQH7QJmZ3UbJP00cnjtpZlTdqnOctmDoyOWgm
E/6F9EVuTz1CTXKhS5uutuMB2TsrDLiv/47Jsa2L2LWg9++jor6qTW2dKFBiSB4bLnqIUKGctWTa
5TuJi5NV+UZNMzSTozz1cmXxWDG1ZMWL2n49+e6cYS5Eofe9CRaedWYY6QpGiCeONrNpnf2IxUCO
eoJIb7gazHd94ipgwiCQ67k6+P6vcvJC7PfgdgF+0SLrTVjASObsT84yWCnISCNwI+4Ldf73rJN4
PsGu2FjBZu1DUVPq4sInqyRT0qz/Q5zah+NiFyrKVzFArplxmisHQcW/b57dyl1KlXAhrZYihdLK
j871NZa1BIa2SccNkIbnjkYTbM8KHoPkLRrk1A0caIfJtSA0Ph1K7Tfhd4zMjNWA16T1Ep9ECCEJ
oSuvh8OR+r+zvyYyfRlzxHz48U6Jpx0QFYxMvw85ySwJfmpXmnfKAMIsFFN7Q39/ayXIhB0OBuCk
jlASSYieMxlKEiO7wg7GOgNsc8YOPNJQk77imchK49BRjT2jLHJwbchJP61C5RJ8417SSa51Xaw2
buUh5m/k4syNeLq6cJCbI0F6xxIqClseYUgan5aUA8Nk+Q8xjtVpGPxAgoQjn7s3bP0fTYgCKtX+
DA65VmMpsPTCH2fW4QMwt1CqGWENPJ6jjnRO55YkQZPs572oBBbYSnQqTJlyGMW4IrLj+8UWzjhe
aNMwAlsUxRYuDmXDqIlz/hGbNIzkUCMKWKX94ghybJM09iDCEm8j9n0VYFqKqVZZ/7HL5KvqRcaY
Ef8D92a9BUxjKMU0DONzG8/CLdRBy1i+tGsaAMYtj7lC/QIYqdmPmvGErphWNmtUZ+MbfNZjQo1u
I/tOD7jnyOdgx/CIxrEoXYnJOX0XFjVO0IE6hzAeip+TZrgvaXWp/nHKW8P4oUnUIMmBW1iFuih2
euaXmuGFE88zY2Vt1911AbKLooZ05bFoJI9961JQb4ASCtVyosSV6o5wKXbQo5GNRrvmkfCna/rw
3Yu8xq+YMeWPO6Qz7Lq1mfqOrhizncW6LQsLR0khHi/IkwRISTn9KwfW7RzTVhJfsrpKXemTXQc1
1H4kHqefDGXEpG6bwjWdXac/HSI2tKwlB1vTyHGgHyndiBXwAxM5R0scovKykX/SDUqgQB7olaa4
wr01YS5sfnokgFhoJa8U0ovtrYR4mTFBljT6SDEcMjW0AcbdLzqhenAk9Mw72GFppyHduIcPEh/u
1suqHpgmt3TLP/AXgLMBRWn9lQ6PEgVmVoaOEqIMNAEa9AT+ssTNpSP459SJNme4pa/+65Le9oUJ
lq76HCt87UK043LMaPlS14H3OHs6fvxwWDiGBKkg5S1ofmOkWOdUfIl9EiQiFlJ1kMyykv+UBq33
h9YIAv2QDf9pARJn6f8yoznNXN0T2reNsbUQV77BDpklbKFHrHFNLswt6gMvj8qx1e1BnLNFpmtY
m2z6wW6yS1tUlAGedVHf92/KJqCACUpsjfv/uJZjbLDQAcNKq1dN7HF+QqnPFOHaN9cS+CtmSukS
ApeZq5MZJf84IVmPXk1d0N7n0YWsujaEET9Gba4CEcqDw2cHkHwKpJmLdyiv6zFRBnQMMMbLatJV
Xupgub9oggaTo+nNRQSwjbDLLAbVP3wnHj/aN/mh5HBEYGGdKrLeTPJncAikh2MIhfojevP+d8xc
cDXaMdNG0TJLLQM0C3GJHTxoZD4qHth/IiN5/k8lHT5lxqmeH+bWdRj4m2gvZ0ng4GqxRzLWGKrz
3w+lnXSz1HydBrKhlx+ruoz4bpTrTe0QVR56PqC9wW3Syz/A6vHs793fyIlskMFP8rO2mOTJBYot
lj5Ed1y0aBs1VrvDCElCOCnW4AZF4L0Il28X/OWu53C5UtvQeIHcS3x3E2ya+6G+8lpU9iwjfXAW
BQ7/ZM32I5DQGUogfu+1QV4JL8FIe1ph63gVniHAkEckSz/pJuvqgb0l99i7Hl4xzcOMZR+6XsmB
ChujyCG1tC9XERbt1Ow5xozcyxQjr3bGDB9HX7xouFMDs9jEmnJa/v3QafFqQ4XB1L18m16Fuwtk
14jC9Gulg4CVsg5uiOb0ifEnIQpLaKjXE3qt0i1p/pRHySnO0Kf+HsnGj71WJJ6YafhdEDX+wjjl
RGx9DTpE2BxQmq92+0PgJ5CAEHQO6SSosIW+aP//MmwhwNhPSj9PRA4J8geBBDkOaVmtkZsibKf9
p+bc41uD50W89k1KAJW2QedANO+lP84QuiBKFWmadbMI2m4pXaXjc87JLTIf7vnvuTz8jv5Qp9dZ
kSFilWWoRnJiLRuLj5FLxM2jwRkHSREBDb+iiyMra4onxUFpCTfzLk6/Vykuvop2I8erQlHDXYr1
rx0MnDdZQHi/n0pkBx0pZ+X4JgjKq5xHc1wUT00y8g06SmZY/4Eeoy4o2Ci0m5Y7mAjndISExLLM
v6krankTnBTm7/mswT1eOC5HdxMLRYACVNc++j/gh8TSezqgwyRL7h+nxokTtSzZrXimASvNhDny
nQDbUGGp1lqYdKXmhdPzwFuCl8hHVUjEvFiU31yH56+2uFfNjjrIxMF40HA1LEn/UOYF+TJuKvl/
/fJ2AE5/xSIzE8gfTjV3MwdWH05F6YPslHGgKc7tXQmueBvQHj1QYTQe372YT4qnVhlOj/cTG6aJ
RlFZIdvfqsJOg2K7CBmGLNkNmEe58HaZSw/CiWhrs3W+zx13vSu8wrCSRL7+mvoptNc2Pj2cqZH/
1AQIdKsBXzFZhvtvkGoHY1Z2h15TC+zwm+pxXE9btehxy9/n9eahPezmFjIqxzDUGmgIv0TAb/aw
P0n83Rn9MHPxQX9xjntrCof29D1b7Sc9GDJcEVhZ1sJz9AnX7E60ty9DA9tI38dctNLHycGbVvhK
OtIcH64+J9dV7PnLBh/jVQDxwFcND5AlOhnkGjlOVYx7cRd8UfxKKFGt5giyQLoyILEAl+S1tCVf
0n1EG0iGYF55LHRYEs9RoNSKwyCZLjIq1l85o3x6JO10G3Ly2F6+cDThHnXo/L8ujieXQZyL2hw4
tpa88J9sI/a26e4M4yngvgGpsU30X2V6HaSPYY9g/SLMU7CPBydQo86TWp+GxbT6LscJpNVG67JU
uQ4tpcmXiHT8VeZLL6C+713rrpLyLCLOzohlQw5mk+WFycRXfKV+lD3F99o2EOuRI6qUQibJo58+
0GUo+YIoJkqpitL2gZ4kCaUKGO+MC1kxE3kiymIJ0rgbiiJd6DHlSXU3hH97/4mRpU+FbETkgGYc
V2xHZcRxBsqvgIBw2y/GHEkxAiS6cFy4PaMJK+xak+8+aNYdRGqHXQEJsjph2q7sbRnNEqcWw6St
xHHMlsbmxeFSwTGB6sZOaFSfVqhQ+ZgIeKratwt51HMFBYT2eZJFMcE0WgywIPvh1YGi3195cUZH
+eEW85L7Ewm6CUGUrxMZYbyNuCMmWl4T5E/GiKPbGV6+A4djatyFfChUu1+dQCyVWnVrcBetU84s
QFcGlZqVsQxL5bC2FY7aHotpD7b8rhUkxVtVGWEjUw5HeFb+HTqzMoVZskMDkv8g92Y6j6cMLis4
tA2H9c87ngy96lIsbxRQR8yFLlD1mQ/pavA1OiRLpvKTWhX3z3BvkRvdcDrwUfthqjA8J8RtIh7d
BoD7YFccwSwmhxwl8nPlI2jQLzG8WSaqMIJqaZC0hxC8oZfQmD/nr+jRlybLdW9O0rq1e7IjsiPC
QX3Ai9iDFub8o5gnplS74/UmKK/gUjhFumwh8TZbhJPB78tSsXYNXEAEqiZsMuLX8wyeUZvHC+bv
C9UuGxjP/FmKVWk9+0sts2PLgOl1lAkMyHTPCkOgWTUb8XYfj7d0pdRPP8Ka1jlvnokbmD5Vsbfv
JOXoTsFutY5ZAAWfORcNtCU319m4evyF9t+RRD1WLgC/C6GBmSL8J+3YNm1lcV6+Lj+AgNOBYZZb
o9Mdoc84Uw4jvqkYt6EdCICZyaUmK+UVs48tuVNRTT9p2/UaeCQhAe+GdiXoyxN807Thg7kFUGSj
2XfN+p8cM7mM7HlE8AVEYW+DQxziOyoY0EyHUoN20SJUOgyfuZbdJm9sLstz9hDEhSvEVipPf6xm
Mi/FTMOAKJdklVyyDP15vX0GGyHMijkXoiHY1TVPI7FnZ7j3/BMO7YIYlQv/ndYvAt+wxIT3gPIP
p9Oh1p7cxcLFdVlXP4FZ4vGts0WiUBC/3Iu1LnRM3dFipXCWFNyMKBqCtLY4I/6Jefgd1wB9uNd9
GhcY2tI0eQxHKvnFj0f3SAjP7WU6mGZxAsOqevZffTLhyaTNfa5vAyLYzpRBUlQYCOFvuAMyZKE6
3qJCJoUd/PbzqrBvOTNVV9rOQfAGy+kdWuv+bm++9+sXPpzVPdQsQsy8aZqqhK+oWXaIEl2JLxrN
RdoNj3kbPhCpZlJae1sS1uaGuVSlkWy+UYM1J9Iu/xCUxgUC0Wxfz2Oow4JMSMmoRJG9okaVbJRy
pcLVq4R8VdGvktCWUG36Y40chjSTmLIswCDrsoL2H5YPfJPS72NaN/mF45sBIFnBm11+3vxIuug2
elBjwyutOwe11+lzv9ea8dmT543eoU1PS4+1yXbbuf6GSOKz0mqRrJvgsEwS0+QUBczKKtHM5aUP
YNTWKs830J++eMMKqwjxKtp98mq1RbSnJoZoEomKJTaM/Wf5CrpHlPvKHmxhDkXuH7rE5eALC0Ti
++78IFgGTupS5Vdj9GPOuLiJdQiUL6MwJdoUfoKco1Tpxki17wHcnQwZNNczAgoSJmArTIaVtr0o
Ir+tw28uKrGluAf+VXV9gEmKHBJn03mcu1E1avxayPqi7h5Vp6NAHjKLfNrVvHAceY5XhwWgFqkb
AxYkCe1GCjZtevc5jlkfRd/y72yyLjXcryJ7pFcREwqL0ow6oY7WI8GYTYcmD6rJzcACoyO3Xk2b
JKr9ixdLQlarsW+PcmGciwXBiIydchhjVzPQ6mnqy6heAOj5saRQOHtpcDi9LDFpg5gm7eCx4h9P
WSQ3Hsau6zrrsln+WRDmr8W78I86SAritIh2+0VtXVtgKPqCQpKMzCoEIFoIIPkq8Lea93YLxZjV
levZUV5oWzHiDftn2DpMzaSQeOtfV095J2eckmx5lPT0ApeiE904to+j+7OAInoX8dmVPdzIyxZW
R1IteTSebxKcktZI/sA9usTF8loP1kHAWClFUihdZQLtA/1+95HzoaotAi2sHmD2unQv5+NwNNUz
KDfHH0ScB9ZDcl/q8g+F0zV+YexHas1xTwAG/qvX05MMPkfZsKACz9XnYe4+P9P0PjjGTWh9HEDq
ciTkqWL/braRcDPKv6PGostvpnFST7z4mq0lvA5cKgJlNN2h+ZwmBNyLZuRX1U4wZwlLDcUJVsSa
reQVWcigxlcdPK2ZecqMSTpBK8Oa1Nqp0V54zrZB4/XRRhaFIbbVwZTFM9jgU9oj2444pS5WTBUU
T8Cfawtry9SFBJyHcyYfDS/xGZrhje9Sk1zTYmpAkdPxGVUQGQ4y24mal2sl6flawWzUJCVgv8fO
rzyPmvdg9VBkClSRNfxcgihMsCPSYZhHZ1QtvR0Ft662yNZPWOhAPywHYUAqKkFJXHfu9XirsETA
lEOcYzLhFjCn4RCnBEHVxxS2NHGRVp9r+9HUm5KZ4daA4O0f+rdQKIx8EuFGQD7iU7sw26z3dKMU
YHEBIyp1CCd3YOJaCIgkASBn4Rprmwg8TWsw4BgDcdGXcLzP3g/eWEnoj4AtVK6jG044KVU5fN2f
oN102zErJYPTrF3OkJpPC/1XCiKIkFm39Z6TV0CF7nXheEwTqn9i86TSE7qiL068Lj5iz2IomzzX
Adr84nlSQ67h/bMmaosnuRZkFWWMGiu/bRmHcBs7QQjVa4crtsj3Ctzu3Da+8lwWRllC2pFZltK1
g8SzSBr4Cf0hFtsv33QzEqgrnNyYGiM9lHv+7oQv8oX3smYYfDxq4HKrj3ALsRQKuqUpr0WXiubj
9+dM2yqc6jZ6Xm417+BQDrcUwd0e3jjk7qESfiA2XwL0oe1JXaFm3Q5MWlGZr5GSduMCZANNMRUS
5G22YM7bP06qF/JF/HxpuN1iVk2dyTmyirzIWUW3FeGOEVH/hqI8T51T9p5WegDrR36wGFUxGU3k
C1mMdAr2poQRvYkaDQW/Jb0bW2qafEfaCYlateYu1W1spwfwzTG4AIMMDDsG9w7508twOFilRDqW
fHpNhbLtFwOxeOZJwVymAeW1H31EHYcHeyb3J8ZG0s1GOU+FmCfKRuGgEF8O7ey/qC+FTvU3Hcvn
b5aD4Fwg+96AorgzLeUwrfatokNAbVDzYJfNhPRYS85w2lemUkVEUubUBsPPVFax695sPlMR94Q2
cYkofBskD7xe93wkFcXfMmECD656ETZIOpJAV39Boisc2XR1LoGRGaWVOCP9/X2XLyyVa/mBy35k
6aVSDEGf49AuAJ5An07D1su2yXO3K4nJvNRJvByYZpqkm0p5+KJvbbttRRgqlTDqTMM5NPr1T3Bi
EnKtrkNAaCGHhAj4HZgIk0Ce8JMBJDlMZTY2k3o7qVct6h880d1pPtxukOJ97rNDNjyFREwsf+My
eexzVQ2tKNhGLlTK5zyq9lVtHFvQucHWs2bYgYUbzERyuQ/AZQQvqIVkDoxjQVLT423Wa4HU9+gL
0ZaRbkBLJTKpuX/WHSA9WebcC9OR3PevtZ5nNnvkED7pPXwu415Nv0SRbefrgIfapC4cY0wOiBOS
VyHQl3wAunUW0YFyYI/b9jas8BU45C/6N6dujXtQHmZQzSRYdi2yo9O6MDMaDhFDvPfzmV7W26ZG
xkqQrMn6KCGV0k+q7dlCQq0fcE+a+QYRTWtoFvkLq6QJ/Drurj5ci9ehZl3fFK82rS8BxOLbeZjK
00/a1Q8JTJhdyJOeGmjoLO7ySVo3dC61qmCdrNywjOZqs68M16Ex7TM+ms64ISV38F9OaIORUa3g
//NlIeQW43ylOPoDMfdtqeBjvUD5CZqUB3B5XIF73OSVQ4fCqKaPAfQ7yxI4s3gW4ZC0oI/05Wzb
VFTs6NPbrbut66JiKBNtMNS1AdTrMqjLpQOUk3jCgRMJajAPyc1dI76MVnqZ5ijDLJPH/CmZqRAq
X3VxmDxZhvqeyfiIMg0OVkGqrgBFmwG+4xet7YFJ6hYaMzvjeurz8IoL2VdBRisVvR4XM49rO+iJ
pJEOmojnoDkidAVaDYA+/g7k3KlOKwkHAU+5acp1o4QB1WNNx0relmqj+WtuH9qf0I5SBOwKSDv0
0FpLykrl3w+IZL/crqrfUUwpyjOl5fNpVJxwbzB8HIDI7R5LTBb2MaSKXFtrn/FwYkQ+Cj3XEzCf
HrsVZC49uCuEZybEd9/h15AgInwUMKO9k9eXOYaTNjP0bRLy8ngfkPao1rvKEV8ukhan/hLG3naJ
e46I5XPZybG3bFebxyM1Zq7oFy0CFAxVB5eS+5pJaTRzECIdc+AXzEMI6g6R5xvFe5G7Fdx/+ban
n6RyeqijBGSeaxaJgXOoI3roc+4BW3U+gTNxKjaAMqlXY6y1sIJvPzbicIG0dqPAogZHi8cCEGi/
Ah5/Cnd8DCcuhDasEUY5W2vkQdOoVyLQVzSoGR/IvpIK1J/HlG1/uhLSZbi5MKNW3LRit3XxQm2X
coCdlv719yTCtqdNeJj7zlrBj6O1ikd/xZVuc6kAyMeiWWs4uP7pJhBvjPFBxv29FuYiQkLU1EnY
6jEg7asJKDN/30z0DxRstp7XEzhezEzXoxg0t9W70b+DuzlB59xZi11aVMZGKF9120fR4IlHukTL
fIAyk/wwSadVP5pcw6swDGzGAams/mOLaWVcCQTe4KwF3AXGVtz9o7QS3EQt06Zm6+HLpbOMZ1oE
M8Uqd8karTec/hLmAwZXPfhe1L5xQR3Xz7pX8waSAzXl5aECxXTU52X68IkBHdo1yKCeAuM+dxNb
rqxQGaSLNijE48EIiBBlU+TZ/1f1sDri9wmGF9bpS5RGanc/pYaqbwoItNIVDV9fNnEJ8OP++G91
SSDjqde+lY8xW8lgh5hf7I2wiPtrKrEuK9YIAbReAvqhYpPhab4ld+zFlWBNLgMsiuIQi6X8PY06
6G8yoAB8+XRFpIBwghbd5Yqo8jphw1hryUMPcWK3UDdcl6XdGrCgCmjZVOuXKBPmb3X4+mNC4nuE
Zvhj1Z85xEWWjtr/cViJ0ID/6ZmHmMgc4Un3DUQUI4HB+ML65LwnF4XMI03fa3XBs5mXbt6LLnHH
PQBF1gn8vbVAFsL7p4TFTAIWje36TeprC2dFQciWJCa4hoT9ZPXVSrAncEKwHC7hFgJGHxqL58OY
m1ReQpjE3XhHOw6sEvtWocznQGB9sCK5cYX7eKm/nu0/BNkqNQCaIpzPNf5uX5DkpyaQKvFrTZUd
XKfWDKddwbVBa+flDouUkFPuR21YJCgEZcptHMTOHnhB+cUhxNPbV/PuxHe/QVoNzJfQBcxKSHqK
mAr4Sr3jUdLvjxaCGBKNM3GKrOentfyvBXpPP66EYg8aPqXx7oBnaUXNBn1rBrSg+ZgXP8jiurE5
hXBvK5kXB6rE/+5s+MBQxdXnGCFuZ0hWl9dfRNBAbv0PsxuKOJWASEKQBuOwldU90ZV3RTwGsX3i
D3tO9CYIecSxcaTlLMqA9x2aa6m+K2zoY8gJPKzZRF6FQj27wZp0E8MjnDfGjoXVdTilbd/ew8l1
S8tkvLCCvcAIt+86ZUlJlbm7dzoeLRUVpVZ/IoHp3n+D4AuEMalHJUL/NLgMThCC+X4oNKuU25HP
XrlwnaB7yNeS/+5Ap38ii7dQgvDOBgXJCCfXmdPGpUCl8v8Wfcia0KsyWDYzH+x2zKMCABmXmxG3
yxJBI9ei/xYYIfnwN0B0bUxQHSexRv8wB0/81sBFX37GaPtAdiza8AbCO0fKZw3f3MMF+sA3Y9Kl
XJRc5NZR4pGc3ZtU63Cg98pN/NfoZ9lpyyvAF8ivWmLv8exR7WlYpJ7dCp7rGZXEkYDDNhh+he7I
Q4qp6QmxPHu8zh4eqNCqaDHUnEKz00ZGI/uS33qIYCgSg6rNDU8Wz0b/D9jST2gfecPh5BNfbsgh
eYXukYrGC1mmLJMlMXWhr/uYur98Q+AZGCAWg7oioYnBPxg0/tCKRsAqZAN4YQYLbZ4eNtcGkyKM
GeTnIRAvbOnMUzHOtvYMvbo5li0TtnOEQNxkeem0+dK8vZm3cGKvGj+La/P/bWbIAyYgsW/oad/3
dbJflhiuZJLu3gwftJ/N7tX0S15CrfoEEkiFzfqJ9PhqLUmpAQVdACSubGm9grtprYLiteanILQ3
ETV8Vew0Vh09wWeB5NYn5rgzrkX72IgMOxUSwtoLPWhnuT/wSyqmHYNZ6E2+hGC4Oo+3qvHPPu5J
qZB+Kn1T23E9rUE5TOPfjdJdXxK07OvRNvy2NyLoBI2WOXZ6M75jRyBFnKbLzVk8l4aN2zZJT4Gp
uYcDldEB6eKeNi8MBJfptcZU/AUyRCRLp0rmVKLKkS/F3gtgOXB9iHDOIQJuOv395r+onxGjTnhd
GGgkDyxCwv0Xg0XV6QQgAfp7h3uUfAr6fHEu3MLNZKPY+IwVqo24e/HyUfEN73pY3HPn2N5iEyAc
rT/Uze2Mml47qaFrBkBFAizt6e45fmmy3zgQM2NQLjNDkA646bhKekR9fju6zZa4vz+NVe4jVjdo
St+O1byBfOVm8uv4nau3+rirKq/JYF6jGWcwQF+y64TmXKljaNMln8z4sDi5pwfyp3oCbOXBHnwf
DyRVg4+WPl1U8GcVDllYvcVYOc62zn8O/4+qKFcJ7JC3cqGznyYYMI2qNf5VbVURKq0y3cCmLsVO
slapL+8xCmtf+rI4LNql9g2PuYzWGEXc3x/f1g+UEvm5RO0Lff745SofZq4lQrNlWIJPdLsnzb+3
zKBrwfjwdxcDIuJ7rrvU72PXLM6/GDbqESz6qZkc6lKBInJaBQKx00BYMtkZ3j5Vo/vt4Y9+tRxU
GbsDGFRwO9vjJpFeWnI7hynA4RXiJW4aEeHumxIKkKXc7YbwcCnqqjKFdYBsiiDRjqi+I4bPnfkV
wzJr0Sz/blpJCeLxx7FDOxoAESMRq+rPErTOiMLuwM/oKiq9GZBiCjBEKjxnaIqxb1kzzS4DmIEg
ZXWX+D30UUfJFz5zO4fofRdgL7evWXBsj5D21BzaRySEVI0oj+Oi53OSYpQpy7xdo1tHI05B8/LO
zVdgq5YEsIwzH+MqFMgVYwEs09xdhXMPmWmq//0xG8ymqcq76STn6qcpIznEIxgW+k76qp09Lx6P
D9Ud8Ra91GSd5jFjGaBRKGEJpE2loqiNe/hdeDWG1xsjT+IfcGSQLCIo4vGxRAF/rZmE6D/VJOq9
pk/io3toikXzNwE8ESdrVrLuIgIY1VMd8qe/QLyHaC18eJpwDce422B62I5XzdmGnxrDvFHL0mLH
e+3LanP8VxLrxozKWEwszRrLGfAcV5hvUrSqwbnngBjwptu0UvYOfDUaRZIaF2iZyPjUsZNWFTcy
HlgdzNGBSFx7UVNZq7fJfCyBi33yW0Tbg+HLa3/WI15xkmHwVdIxBiNqEX8srhh5LdKIWabIYN8S
O7zWlkjLdmbcQfVzGIEkSDiL0Xp54If6ujSykJEldNi5+lOnF4+9l0IbnY0gjCxSbqpiiqM31zrk
EqrJdwZUIKPzYgzneaC5Z9cmvuBc1FvtumDQdsunJeCIW5Io1Awy3TxBT3OROWDmkGsjKslrBwSr
Ak+PUrbzrHn7kpOQU1Cr+CwtgVMF3yRqUar10YmULNMJU2rirbVEl4M/JZzxKNr32DZBKJhXfspp
+HQl1aVqXvdrzjJu0dFRb3Aj2L8vbKIkY09ssGY4MZH0wWTfTqwySsIoEblGlv+UXjFGOzVgogl8
pJGZFay034u67RzuIjn4XblDyyAix93LAMoMq2MUNu+xIZbv/xyBEynijMrQDtpowJNphDl4B2n1
9MstanqA5ttMQAzz9GddK2ZGP0P9C7K28kIPHtNszucbfxrEEVHBZ+Whtg/o4VugXuuCb0mwNuzy
lm32zL8ltrBYWA8QG+BTs4NrVOVybAPLcPZw/EDdsX41loSWs9YYaF8vJohIqwxHnVgXOAFfnXKY
ERte3UCZXbOfIoJ8rFfKUorPzLzcja+xj7Qo48DQcxW8AjGI1fc7CBYgeVOaFrvdOTn/5q48EPyC
uppmI9QoU+CGiFlwpqG/Mxku+agWj7+qNXdZnSFfyFb/7jHlPTjEiqd6HU2X7d9ULgt6PLgwnZCf
hGg3r4VWlMaQVMGqwhOgN00X7NxosmF57wWPhs0cu0OyRsxtKtkmabkEFQzKKrPNTyn0i9tmMKns
+LQKrUJ+1EX1RAj7JxAGXerxQtGz4pQUpRxJcSMaLhJq0hLvRe0IHfh6ngBeWlHpGaQA+omKNAd1
ZKROhj8s1EDEmBT+kc7d1DGVBFBLa+ceNRQPYEiVb2iR0LT9pyqUeXLmnMOmDJMve9lkRfSD/0Oc
WeYR6EJLgHLnKxKu8dWm9kHuaByLKJ41eKNqEBJAyA+9ueuRP+ldkj6r4dKNR+WI6uLTneyKw2hb
Xu191WPvEfKIV9D8ZLNejzw7vD1229yxJHTSFIApYSrGOjFAIavnVG7gCsfoeENdvwm+fzDlPPVN
eZ0kCGngLiQhFjyxSj5Ch9RnBTVK6iW48urApsRZhVO4sCwvrKwTIaiSVTg2ySzpKrUwr9xQk9IA
ED74ovQI4SIPIrB0SdHhJwRi26hM4PIcsZOqq4EdqU3r8N5tS4jexe5ykXtZfBh7dFZqtoKRma3s
XAuPWLIGscM7UozuCHgmAjS2XKhV89+va89HRiLCvr1p2EotQnfvWUmwkculEQ0s+3Fdm8rjuOYy
nNRHG4Vqf/B7ebBO0SCsQ2LmIJLyVH6tILePX+wl2NmezXXQnN3wbwJE33yJdZXPW4XuAp3M3OhS
ZGDfOynrilBSMcitMCYeywGvZYSRnbgl1XJ+kom5Rf7wG793IAWDsCLqeHrzN1/ve3RpKnaAmt+/
uaEXMy2Gt+ll1zZh3NGRZfsWYgCgNWY5jqlWa7J6zey5fFAVboef/hgqFwJbci7+OFNGXwKjXKv+
4SqKLqmIqLmNnyBasmXwzA9HVJOKFPdphtBma9INkowqT2OfPmPm6JDe+4FACttU3jmidUxb5Zx8
NpQYyetX6+cWzi69+twyoqH3FIXVjTLu1cVKGq1/YphsmRyx1wnJ3/C1fzS1fYoUos2bU9i9B1Jo
oeNdPhZOIPYu1gXN1sV8vLxEjOGtGL8kDAJwdFIxbl9olcOmmrLH+xxAXUMdva83HQNgmWCfn4AI
ejuBYd9Ed1Bj98an1bPFF6udsvyO7JiIT5f3NABOq3105ujnFS+CpzpxDammbs+0Hq0MSSiuLR1K
mmHC2v6+LYQQ6iqfq6WfoLMyr0xwyJewA7Ix4nQ6ll8N36+jp/RKtxX8IwkYN6MjCX1NIhQxUAxm
FXlX45gFCLJkgoTnDCYtZLI5z8QegYmbnBT5tF6NDaF5yKZbqZEiufvjmC7Xyj5XW7w7DmpLo2na
fd05FMTJn0uHvKL4Opl2lLj4PQnO6l6asyKe7uuB/oaMc0ohbiR2i3s4dv0VCk5lw/XAk1h/n3rX
fxFjnoX/ZQp8tCHXp5/qqfnTKWnDBuVmyUPQILPuJXVc7tz8v4qqW2HSfebfnc+VoNzhw+QpnoTI
UUrW1jP2zXA0tKzuUED01dauptRC4hg/LMCkVzs+S9Y8N4KFLgi4e4NhP/dGSlzqIf9hswFlP8aL
EU54W5IQSgnYFlM01OGJBE3UpqGcT0qPSREEsbWQqsEAW3Oh+SHEukmSlJDRezjFP338LyDR41K6
IAQf0p5stpwpiFw3446gwxubPUBx8b5qrfN5aLJb0ENqkOdHF7/+qJucoe7HkpX4rOQDfnYApAwi
QGP5/69yk8Et2V7xbvhl6apH9jbaWCsJGiZLJwGbkh/u+GuK3zmqLko0CLxVVM+7PzgUbzkLSU6f
h5i7XsEgjkaz/+O/FOO7C+qDMA9frGJYehA2JcNsVLD16w+U8L6wOkMeudCGWClG6ck9h+xeeBDw
EZOQhMlcWG0OqPylqYHQnWoLgwOEyWTkX/6wsvjQJezL9ZwdTUaebUFhEuUyTVAVpXDtCznsYUZ4
Jdinuk63GNSYqcBpssoxZBOhWnAyPeyuzbbsOsZuIRrS1mH03U2zp1l16ghHPv623GjwLRwYWOWe
UT4FEan52nmYNizIfihsYoDSQ/CZh61B91Jk2Zp559C4W80TlHFg+TCkfwO77JHRatzDLHvfmZo4
F5qSlSflsH0PNBa8IpT95GzTk+edhfjl2T3KLlmkX9ruypzozhJSMu1vUx9PX+TkevR9uWlHHceP
3ORvoaei2aW1886lVO+Gafq89G7LLvUoo4Y4dc1CHWsd50mbZe+jm5NhtvT+cVVsv135lPN2cAWD
YjVnOHwAEPoBhcMiSC48eg4e8yFbdWIkGGtoPTuDZUqP+Oub59xxBEsvwqlf/JHtu4jgHoVgv3se
2S+OPi7HduSai/M4f0Lec9o/l4Be63d16zZeZpprcj6VstSmDE4vL9PTo+dc9gCQFtBHTHzREBYp
SyrMmFs9IZ+aLv8jNIrgYCvnDE7oDMQln6w+CoNBoSx+brQcFzoxTOS5KbIFQoL0CD4d5Utpp+3P
Ae7J7bSoEcv20KDjxgvWfV7zW8lBrPVAlB0rD5sFh6iBykfUcK1DIDOiun7aPAEORfWxsBwzWPER
/JLOlzmIng9ow4M+g41i81aK2utabGsIKLIkKf5oMzB5drcx8Fv215bcIRjvksdf8nNtJtRGb4zP
36/3Vq54++ZrOTHn7XAQ29TSPw1uwnf5ACQ1LceOF6V5eacTNl5NtemlVHtEm8TzFFk/oiIRDdpz
3AztnpIPdymUJu3JxGga4JAuMn9jEf2lh/By4/3u6FQxpIN2lj2wqHWTaj78f2V64AaNaPu39kIG
AduFGkdezMFrUaWMOjAjoqruqMExu08hmtfpyK7XbjOXfoy/D5FZqLpaqAiV5kyyGcNhCGbrSGcm
hY1PEiVZsJBwEqMjPrQijDHMZz1d0aEsfUo9tHmKEHir/AQrHKuV2En5JjwhZ6cna8TeT0/QoOlq
mGzGTbnehdMNkHhn8ZiYOBToatT7+no9wp53QaEWbfHdXxST8KNl+O0mPv3EoWutrczVJHORsqnp
DBzScWImz7Pe7tH/d/Z4/i6SmsOQCF8ev5MsWXPrD+RyXY1byYT0p1dkQ7T5RArXSqCfME9ChVs1
AEwEcUZvU2yxEQ9qucyxBrAVlJVhYcAorBtTrmol15qdwVWc+fl4zqz6Nc9gFn88FOYUWLqvsxUH
Bye33mmwSB7gyJoBXKtYsBA/yy7Z6jxW/l010H/oPrSvC6qgWb25wdPZ01SUqeSs+R8DTBRp8EgT
irw92qeAP7dfaVuOKfZ5lgKU3NeNiurWQUHVnRA7P1sZwJ/aMoO6pbwASOOyL8s4T+J+6tfeUN5e
w3cuwnjBGanmEL+qAOudwFKzFQ0ojC8YACuTwWHPrNzDsgV92rHrtb2Dl0im0UHjViDJLPYme/Cv
kHVC98AKqwy5FjSbXOBy7c9epvhQ9VwfF545DNy2+7ZRItBvJ/cTd0Brq5FI5ml3kQBeXB/9qxQg
9z7TBQeJPyL6UZzKLqnBC/4gS2Y+ilTAcCGZFqosN7CKdagzbqSqCwV1o0foIymcs4YHxREd9n19
RZf2i+I6FuuwvPHnk4qNkeB0VVZN8SXu8D2MXeF6czKkzWPrWWLuPOFBJy3oJwAs9jHRhGdiZ2Wc
rez+FiaF/1q+SCh+E03ZwEhF8RcLJkObEfYkMD//txQTJu7WCgctQ+g29BPMB+PjoFBeMqznr4H/
Dtcr/v4CV98OwL6F1EqfKJKBGI7/u5fok2o3poaambGXL03xk7SeWkRJg4hcB0DSYOAiTonDNBrf
gL3qyCNSox2e4rC5cLyG99GUJ3Rg4WWlEg64zonJ8kOlj3+jEjevkTTqrEUPSDnRgA99Ut1d32o7
goOBvCnVcQtboTB23+tGJCsplIiQ7DN06PLl6mJEYXgQ0x2Ror1I6yV+Islk9KDhSL0y8BkFiutK
0kSdD0oNPt4qC4NYo0kebGXpOuUM2li9mnVJPbQPDrm8zAEA91l5pjGIsgv0vuXdeyS/jm7DH27Z
XW/RTDA+0fZRb5Lx8zoT1jUeVsCYslhHrj+BCZRiYzd9YkL2EcxSrRQZ5yoOP1xv7MywfjSkxw7J
yFA0SrNa28cSlg0Dc6/QnJaOa4pRa/a3zIoMCxwUUzVomx7tWpLx+Q2m6/KgfGtktPWEYfHwTxuh
U7WILFMKFNGY0dsEgSvm32dmsXfvRoazKNSLDGtdAbFFDRv9q9tuk6lXcq9hXkPF9+lTy9uq/069
IVUmRkNNL69Lh9Bc/svQsPGSBbQzLsPtyFcYmPrhBmIunuEZpZhgy8ETQvZDEc1OHFTkMVaOekQv
VT2nefPvxygezFOQS7kQldEimt6CVxXnH6t91RtIwPlDPwua+oR6yyxh9ps/fofCeIcCdZZx7J/W
tYmLDvA5wmiXknq5SOKVqFp0sZroEXzUxNYHyjONSt9AxKv9rgEh2LPHZXQDPWjlD2ZGbO35ntwy
9maoBxsqHCXN+2dwXpWA9ywUMAL8h9CHeCoGDxXmRTSBsRF24MuVl3HjdnNqKwxY3E6mHBIbP8EA
J9JYiKZRfH0p3bQn1ABy6KNcite7u9r5Z/FDtUjU58xUJeHFQ3bWmSvdWI5r/NpdALjQ4bgfaLXM
U0VgDqfu+7H7gn0yRnsaZISGaNXHGaDS+vXStjXsFMypgBkKAd5+f8nhDbjJIFRC05fsr4VYLe1m
xAamewnvQSQh3x4Q9iCne32RhDmMypdkH6F28oRYuOzAXIcGmBp+eEZkuRrjp1ocvFuBKXwr7lgR
p8JFMuF/AuX1zCLn/q9KOXXPPQLwkDyD2AgAaD6VcPuaXI8V9UkHtZjquF9B43tug+i/RvDC1Chr
pjeXP+cDy2pEgNAyozBX/GZnCcn7jKushUtDqjPYLsbpi32PmqxZIJIvZEIVOI/K82WI3Re/tBLD
+FGjOv+7p1Xh5ix8kJH3UFyv2FtZHMSniHxBroYGgp0XCXk7bAKVW5kSqmXiiU3PcU/J3ntZzYg3
WHve9qYKpFc1NOHwg/5a0FSePkHCJccuOaXVkT7GIja6SDAvb0+CgcrEKaE1pYhJSgx8TeZvdpdL
/VzRHnOpks++16Hm0SrFrX/DPfs0JG3Z37qECoX1854i2F2lp30IF4x3HgTXjmGIZp0OTa/CbTuW
VB+DoxCoQIrv3VtT3i6KMqXxLdryUssQvc5wgdWsRpHQfh974IZBNiZlsM+ZaWnHx9RmvvUhFEV9
rKF5D/VEWeY/9PvTSoEnryRIBQ5u2PP1C6owN6Klua7SnkEl6i6AIpZZ6EK1nmNcxaQ/eJKXOXgr
kYhx7lhYKNUcQkYrYsqlSsRyrHdvHlZsBWJJIbZoRBcntok4iMZuUiGnFSuwv3oPA/eijqWNkmTR
W4Xr4bFdlrp6CDhtLrHR9fN1heNVPoCohe9KTjPyOWHvFRfdvcWx+lCYCE3+lXwbQfNfYRAKVnwW
hDV7Sr9DNBuOzMNkPzYDCCxREJRFiFBQtsYdpj1BTu0K6Kwp7oXTMWpa/CwbFM16/cFg3RcLWRnD
hjCuuYLC6L9L4VcKjqPmeBUs9ORWBAQ1Zx+B8X/PRonWM5oEcZRpIt4NiBUuKPqCfDNjD5q0Jk0M
EWWdZrvnWhh8k+K7Jjz8FXYlgTeRc+rdWDhVcXg2FETiTaqo8Dsv6rRzQujjf8KLzvwkEoOWpAZm
OvJmJeFdmkR80UPq3rz0AMJIHmXvvo0tTBMHTvj3kWzqMSjYcoMsN53g+emuqsJEXFGCahB0NqCB
ngJZHybr5UKiHOLA0UQE1xF0CZPdaAkwAyW77DjKFzBTcRik4LoARoADIImLz6xpIRLu/coZEQOU
QWh5ThN9b/SZpaPHFURfIjOs7US1BMYnAL7NFYVEv0FAvgskWO8wm+Ur8eEwtvN8o0YMhIEMdim4
Ze4hVfrayS1rczeCI7cSl994gusTStaCF63oeYu1Xb7V4VB90Pbho+I104Mg5sUHZVJMzcFQRRSz
D0GRFROqlKpBxVTTlAxJAlQQAjt9lc46wA7y1m+MJB+AV0oD9SdkSQwsAx6YJG0Th+b9YRU9LBSD
za1zjuqZLR4+gdIC/EzzVeA+D8mOosErNzXxoeEQJ8t+9Hhzt9HFzC+tvf/dxaSul7aPOg+dJnYr
kZjC3Vs8QqvQG9iR6mFIOqFufNSs76I4VH5nn6zh2E0sLHAeRap3oJPFE2pYCPFOE6sZRyA4BRQA
atBcSGCbK7KflkU+4ulNmDusE6d2tAjabxJ32of9AhNReAHh5jgYJrfZWPa7fHx/QR4ruHchKv94
BiO3WM1uKCDeyzvG5Fekb2WT6u8jT72RIb9OAE9WCf5+c62mfQwjfuG/Vwi8l9LMp1Sz+MfkUguM
8Drkx5+z4WsbAbTvQX2IYcF/EG5y/Lb4UZeSngBgF/Pv5gT/TRhPMWx6be4QPyyks/gWWgcuUbD+
9n7U2o8hewlLK7214kHAbU4jTMWLZxYlj/mpjOrO3YlEPgqQhpoSp9pdYilHlpfUr3Z2Yf0N2SLl
rqF0vel/TzTnn4LEMo4ui5+pKwhz4p5axeQqqRkKytK1o5aQDKYAUmUGrvAYPnMHG0Zau0Ht4CgF
mcE9aXwcOa3mFxoKrEzgQ8t2+7F3a9ZiMHUCmojpqjogWthagK/ppp8moAHExMA+QjSfyPfK7xF0
Qnu3ccSvDGwZ/nV+c6r0msIat7PGKbcrnjWe0yvzFeGc/pvz23hwN0CM23f0rqYiTAcEhuIfik+V
KBtyhmQxNkJrMvP8wlkX7y9437Jc8gO/e1T/uSKj+lwKcE4Lo8yflIeu984rdkFPN0noTEHNqGRa
E9RuTEpbRRGGZJay8D2lAC9Fu3Q7gxE7R94wQ9M/0xV+AH2h46bOM+HGlRoHQJC7togzDFM8Bzzq
J0a7M9pbxljjNNe6i0R43Uxa1TCTcxJaTi5BcWM9SqSCDggE1QP9yMvwyF3OYOgDYpM6/tWCww/H
oK+g/qZDoDSbPfn1yZkBIbpKdHXfdYXPCuTbfPTZGtkF9/01uHaOe9pUxxtbXiE7tWiADEf03qlE
TdW4PK2LWsppS+RNQXAtAYUnVW8GQBAuR9L/3Ec0rExcNFDq7qxVvKMh10yk8ds/+k8lu33Bqd7x
Pga8UcsttdQgUKyCNUMP3O2cqauaMbAk1SJ2/+XT4D3V4CGXyC84Rybi6ulgrin4MSF57NBlw4yA
OSu6cxGC4RXNQxgWUtp/qUacSeh7lsqPb3A7mOYFM/R3igXo15g1nbeHo1pRkdpFxjuiZxzqGFLc
HqMaOu6n5Te+uAxh+jGpn+l4oXwinu7bPUEM2tyWWLh7KHIYDKkZQd/Xcj0Fin1zZc8Co/S6Pmbh
HPX/4iAZrqftoNBt8JIHflRgkxMIycRrs5yxuUdl5OZF3uZ4YuH2YYha8aFC6TS02srdC7A1ODCO
KRAROMdKMrCFdOTk16FRGCnAR/94M1tQAplcDxgn/QlRVSesUtbSdkhphRLmXkwIldDAgKAqa3ii
ooSdamylfmwYWXeVrb91QbrDRJCmAVy3XpLd9rQzTyYH07dpL0OecU/ZeJPOUfSsZclvO/s09OYV
3TvJnaefo7KcrRkNJpgKvjKbXYRMVh39MpHA8ctBNkqLYb0Nd7v/bl8kEw46w3OlFc7hsTb2yvoZ
IEnFPhYpUztwTsW2quPmeDzBjk8KQT1rdLFjjZH4Lns4VZZEzCxC5pVegq6hbReJMzX3LrHzvRjM
oTQkSLpAPY76d1hymrlqp/7+YLcMR6aziWo7mF7zV9jf2F+9GH920KAiCE/ZUX2n4YIg7KAII3vU
7bcD11LFq2Ph2YXrJwOqlP1d+p2kCYxl1XuZNnPTZBwg/PN0c9o6BJChjt38EENNR149KxvdEw1D
0q6IeK0PywOmqDxeP0mcS1VHjtv3cxAqgxN8xI6loIPnbXyAmoul9fF3uB48schbm64l0KCaPAyS
BxT2Pee+dXxJQhIrPcNNyWtmwPxDWKyahQlBHSt0Gifea08Mts+vV2x87VTGa7B+rr49lX35BGap
0Aech3buK8MYAz1Pep+KknQaMp8MdzdwbSp1hhDxpx/Hv4HGXBdRAApby75aZzBDjOgaK8A8gpms
e895KZ7fkokRu0FR1fzQkg+8R/yAECpltxOJcZUr6Xwq/mmq9jxLCCN2ZZOx/Nvdng7C9GewF/V+
rdbtieO+3tW/qC/SGJnK0yop9W5LVJPrNyhKmJJlOe8UG6O3qh4uDiskNkEnX2PtxLPDAxUzmIhp
a5vRUk9Drd7EpfzefET7DB08hA7puzpKmU9APXHETf9YHsqmjbrnPCXtk+IOf0aKxHv411rWrK5L
0ZB/PdsfN/enZvfR5GWLpcArryLqlWjqzCGHHIfE8IATRRdUHjI49N/K7T3MwQXLWTvYUzeTWc5M
rrZgGHFizO/tzoBocYZHvbbV+o+4AKHg7NNvnNxRyBmfcJpPmmdbK5lnas3ZzRdmoGE/sshttUje
0V0PrzCrMvmNTgmzF3qpl9h2PPajbzf7GoCprEZuD6lMW93E+zH8/fwnB8hJfOfJ+4WGgOY64H+m
SiARDgnVa8fnOfubgZe9DLfxAjUK+zxNi2UjtcMdK/yj2tMko1UlaHydKT27jWewh2lZPlfIjt5/
nHBFYazdCGFhw1UEWAy2iAabZ2EgHI2KtJ5zS2UGgDEXxVGJRmBySruEyXzSXZoH0UOftciDQNDy
Yw+jUE8Q7FpI6R0aedsUmd2yAA7UhoJw3Mq+mKa539ne/l81XYcI6I821DWd3QFs9XQePwpMsEkj
SOq2AA6/4UMz+0wpQmiBYZwej4qu4cWiR1BaUJle63/RNFH01ZZ6G0fDQKbr4KKR8KJRCxEFYdHj
PNuNKksV5WJi4yV5oECjYMOwPtpHLd1YII8cJjOXTqqihtubdGV2cP/L2KoMMMtIKaHsi8DvAzuq
Fu2uZTqYOBFoM4n9WuPgOvwJ/5SfwayMxvz1MzP8XsKZACjAbgjCkiOl0ToNPDyQEPMhoaoSfwMa
EykLEtpRDhRk0pnaV9ee3cN7f52ZpE8+GXEEBeVvFNbREKsqF7fDmrlAmuDKuRSkynUlDOKDCv/R
ikKLGjdy2uab2kjx+dU8c6Bbe7VkYjgwSIACc4GnGiAhUyjA8wKGTMcOOZj5D3+a6DfXCsI2Knkq
oSeLHhI524uaS6PDUOT+ZgezPwNNCMu5ox+3US+com5yvuL8VdcQEbk+9cX2Xdj3whVHEE/LgIKm
oflhcwyvz0t93B2kkTy4U/7pdpBxc319fe+JQECFNBztfPrUr2q+s9+tFwxJOaVUojVZZq3F7cex
AUi/PFaEMHLucm7HpB/LgDrOxQX3R3b+Dov6rwpLLGxOjQlg4Y3VafiJ2fdZO7Jse4JaJxcEhbQz
UpnrnZRo4XKmkA9kW+PFao3pTq8BmRyyf3ZN20xaniaOHgfSqkK8S43mc92X0qpTRBVoAsu5Moub
GgamB4t8c5CD9JRWiGeIZgBNvipXgyCNZXNXxfZU6EpbRfw0+BNOruCzUySj6NHiOsOz2vnMdJwC
K1u8Z9KlkiJDXyrcNFe7XVqILeeaYmDY0joPo/hq8qhqot9OmIA4ZUmcST7QOamx/QFSk9P5jrZe
dyuP4tF4NXpAk5HrL6AxOeP5AdLcFn4qEd+/4hFIvFaJtsenJV+hZMfeBGqSxRVIZ0zkd2ZlYIxk
BkqexDH8bR8dzNKlGezAuWUpR5D+RkiE2d7SzQqcgCtJ4a+CrCxIKUEagyv4EQ+U6L1wOXmEejZG
S8HyHgAX97RbPDJkxzXaIHFtaS8+AW7IVlCeGHNx4mdDgag+BiISqpI4UO0hvRXkvY1PPm/J4fPS
EakyXEvsaIfY+wAKzsjKiKS9Gxe6fWv0TK1mg94Jfe7ONI/Rvu3Of0QfiIcQwHDNvd+2uoSblsEY
UFpvqB4XFZoc9AylgRRLIVbZ5XnlfZa2D8VgeNP+Nc1Aw/J+5tfzcOynh4fdfXEt1j/SPU980+tP
5BHAkWDwVAKdkyrdHYE6feRtmifVojwJgl+NXQ8YIgiqXm7sKUvws5paCcYa/koXa2l+6yfshsUu
RY7Qa7oDdETQyvoOS4pmZ+eerIaxPCDh5bwFNeuNOdIvapZyIRLvYHAK3/GKu3ESMXiUW7+PWW/N
vFX2Xf/VPgqoQVEjuo830Mfh4B/WBG0vSj3YU5NNIbmDxWYRlxwojZURwAZJTztYwh0dUrfWglaE
mD2esvPiqnxI6HHN/LyTdqwMEG5909JOcnn9BOJrZMBo7yp75xuPZ0hBFgsE/o1yoDMxY1mgZPP4
SNyxg+x8VzmoavcZ6Uz3wth8dsbe6dXL6+SM9eAF35gn9i6c1MwtqicyK1NM9sknSX9efYwKR09u
06FKWkTgQf5yE4efoiW3PN5kd0Nc8rU58BSwst2LgjcfYEFjRPVB95itMfMU4VSkSFNmt3usKbYL
DZX6/4n8GO+C0quad8YUT9brvrsyGKoI4HPnuVKK4jr8VID0kL2m1rJ4kinCts10XtUtMfcpMGf4
TQ0myugrCbI8/IrCm92rEyKx1q2q5NB7SD+oE6YmBm7/DgDL6dBly5PymeHBE08YBblvHx67Cg7L
/YEVNhatJkZKiYnK4BNC8Zu6SGlrHhJsxoOGGsOYNjmR7+47BHSwwvDptPUxt5+cqwCS8O95EVt2
yp8H4IanM5sgS8nFZzZ55kulA/OeWgTPcYQwnqDH260imTvCkR5lXFrt272cm3PYtWX59KDiVOwE
0rEGsGtFglGWe65IrmnZZ9OvU9AFK42+rGIKE3tV5YEC4bUEeBwIjbIrDiQCho8q1Qo4JXVRXIz2
Ek8w8ivJ9Ek9nkJGWvgyTum+HmQCaZIOpmyeEv2OOGMGq6YvbBw2Q09b6KaeVfCKnpBlep2ONNJQ
khwgfnFcsyrTiMRgcyKoylNG6ewjuMTto2IyIrXLOGTfTDrxSJMNZkRjEP1oVpCBv+doDJJts6ue
UBp3Krm1n+MqnP86SyHaagsjyOz5ulCQmF+56j2JmEp1G7tmXBXy7ZzWJ3vObopRvZOxLApI7L82
a5fSgY/+L8h+azBW5Y+oH1gJPrSaFr+7Osafxm9UWc8i9qww6NX4Ez5ZzLErIEWVR8bux4Fpqu+G
pBQfrv3iPqd3Rzl8tFgt2hMmb91bR/wmpy7wiJPrhagiV0+1c8xYGzKV74+dkmjo4Dz4lzFfctJk
1e1yiyhhney+fAjITRH+uEdwS8l0y28p/ZMsftOjPrWJBFnZruapfYEBDpEiPQdjUfaLVejxflVE
SpAsWA/iwQzP3PmP4Ez29aQh+iAnUwB50bKk8NAUhKp5mH4KANQIzSufT9RNUgpgh4EWtsJn4sSg
YKzCAWpfjdrpAcPvmbcN9fTgIXJl0S+//31lQE4vvHtPOydZ6ljEHOrElMcrfqe2Boh9BhQVLcHX
bes35H6IvCo/RuT3H3nq1UsqPVxjvXrq59fuo/l8oxLLMCN1XvHWXdC82NOcavIWSXdvwI2w9Elr
IUcYjwIY8ZQzHQps+E0lHu+OrtfNS1xttAFi8okcfswgUfAWgcN2GiP0RBuxK/4eFgW3nmboxLD7
oC4GKCgcU/ptmWC0tjZVkZUpwZmfY5Bdd6CUjQGowUOnx0RjmXphdqojSNcSaBp8uVpU6sIGnD5g
SLVJi0Ev+FD4MFNsIxtgMtOsTPFHawzlJO5Yq3pyfVc5hVVpFAg0veB30xjFqqrKlVUF4ZuGHpUD
sCqM3Pf9SAN92P9ankSDVN9mkoXkdeWZoUdl5nqgqhG3cUI2rpa0I5fggQRboKvJGjmJs+JoWbI/
t1fzryhNtU7leMXCJbwclGIorvmsAokBKDHBKYgD5F/QsA+h8RBxvnG5UNNEXdNgJ/p0ZakP6Ghz
JPXd0M0JIP/iWoS/hiy3CvANppBLWMxjFVW+Ib6ajqa1PjWFER4a88iaycBwwCEOWBOZ8aj3qTFS
mScK4LCxBI/v4ldJpzGxeP9vGYam/9XCkx9yy4dcD1X/xZiUMbkM/msVGBIr+my+cnJXtFNvaXUU
D3ZImdGNSE4UpQUAjnBHzdelMNTZAewt2hOkrD9bdoWZXndFdjCxRr4ae6S7k0+ta+aHty9ggmi9
C9c7xWqKmkCjOktGDzjRhC9+0uGu6TKA2OsDVD8s1Kjvm3Ebpp4bGtunsbPQ4Zxv81b0omMLJSpx
hY9VVXEFTOTE1eItAKe1SqvCQg+gKkr9+zg1N29YQTxfViwncmOmLUc85MXzPr2gtIwYviP3C+Fi
7lGeg2vRd11GzgNq/eZWKDfwE37VcMY7hbkV0892Mj4WEOZoOuUQbE0EgxGLHTqpTstdMprDhIUv
5iApSDwPeh++DCHWiUjBIN5FNCwYPqGMdJph99w/Jo68kpyonf4PdJMqYPjyrbCswQya3eI3bmSB
ipCXBAniwtLzwZg7jWgz3ErSzuiPEAe4XPhDozg4W7ht56fJ6/EPLmy3fopEVPIXLYzjtcD2TORG
t34lpmkYNEcZ6+PcVQ6LTMb3WRcHYTkUJo2Qzvw6jnLGtgIlO3d8JaAdbY5Ur1811Av3PfGfKpDS
6BUSxtaRsPH3qhqjQU9RXSytVXCp9EQeUrwBvS+uO90ecIuEoHk4xllpk/wZMr1TRLS77RC7udVl
EsMuf/8jt+zQQVlS0FazxMs5ZqTzJVsrYe85UzkaTv1mozgLoNImm3jbZdRa8kKXEzfbqGGfi5ol
MZ0wA9lD+cf0JfeZi1u4SzExceesPWJ4KbdR2GMbKKurt1e8DqAfpDnaOtjNEko0UOD4Ob5uynhp
X0KyA6PtVGj0/gCAKzJTr2PdoX7UNxBcEzT7IpeJIE3WZko8DcEdUXrB34somAkw9ohIkdkh/VPf
9eqx8Ujmm1bvGODpxUTiuBUX6AdguK240ycBkQ8MxU/wg91OB68EioV8wFKMqSwfmE/G6ot+8HOg
4UWbu7byaicKssD46bIF+/4ddrtTGRsLerTmaQMPJ2IRKNkCKRpsoMng6PX4zjP65hOYMbwJoVTU
bIBDaYW7nLqeSYzDxctKbBEigYyqxXUKeIwROMbEMUUJvuKsvayDDMem3kv/woxgyoKpSMNgULfy
OiOrccrP69TxujYxjAYJyIcqL+ekmrT4OKHc3AGAjhJbjyXctt631KhRsYDsBqXhRiXuqCAIdvJb
LpV916v3CI6zJ12Y3UAPvFx2cpl3CZhxd3Q5b7tFfS2nirnZVnReqdCaJg+RDw8exGtJ89U8ROIz
0IjJYfaIHPYeCtTdXpZ0/k26xokkIEw8WGabdjnmS8TSIcL1fyUcdxmxJnHnZIGxRavf5emB/45w
1Ns3gWwqgslvpbEu6YXnhYhSUtQ5k2bgr7tGYr4SOI+RCpi28Xpf2YECdCe4BiqmdSXhXwrZSQbq
pP9J7ZBwGacpIZxeqw/q+aJ/CzB7GWp+dBChqlS8JDN0aFt8abGCuYg3UxZoiyuvVPoOrTYwdngD
0TomZTh8J8i/3wamLHQd8+UqihoYynD+CvI7MDfRS/6dIIWSlePUOrF+YuCiW9ys+MJ4vynxW1L+
oYKrkoS3778MRsi+TU6AuQG1bSSrJ4ZfnIXvlkWJEP9E1UzSKW1evDTuKjuPcW3bdR3O468ZjZBm
vGiOrDw0Z/042Nrd95QrRXguz32HIrksy42YuMfNoEHIMeeX+l0UdR4pXd9GTZArYuMsAH8lLnau
6RWwsbV7HQNPusaNJEPM49nq5hpu9Ats1ndKD46UPq7RGn+OslH6sjsTCyzKFTW3lLVbJVI8B1RQ
mDvNl+kYRw1Sro4pyKw7KwKCsvhvadLfTXQUXSE6GtZSHqdGAExEgzMv2nWVOsO5hzNxRmkntqgr
iRrxKv3txcYAg+RLAQAVgEWoqw9snrkDNJNL4wmrI2KLottBMfNLqot1ja+FKfQKoSsb6v7jGI+p
2j95D102P5S7N4AG8j0Q1H61Z6AazX77MPuWe9K5p7CCn0VXtDb9fKeQ+aut1fWqgP1fFUi/VmKY
gMyJT1hsBx6WSvHNENgKzU6WvFjGg9p6TJJHBbx9AsvGkqQJn5kNPHLKoeMVsfJAX0DadyclXPiy
QeJbEFByaiOQZppXeGxzKtSt/OPYBt5RAfpwir5OD/0svyt7ykYxomd9Y8EKuVWE741/tz5nO6Zm
UKBL4Dz02qds+IDXJH53+AQ8B6xYZPnDBdcLc6psnkjI0MCCTWBHPRD9kGTaDLP+0PsX6RR9weCE
JHzajGfIlVOd9lUEiNMMdVJ9wbLRIYKsYHTNgAk1LhcLgJ+JJB+IqItporyGt+2njTd4/mRMEAOd
cjXJmYKv4ae/Eae1Jrmh60KLYFUJMY8rDLSYRdMuLYwd6AzMvFKdiqxCpcVaWhBs5NG7/j9ZYXcU
xq5xc1V4EqC2DlBJAnj9EDi50VE9rX5sP+fuo6Oxrl19UGfIYHLFSraiq5MZ98NYH0cdrOCu5Po6
V7HZG6yFjc3Q+1woJYI38n2icWiy5dEtf0Nii0TyP/W+Re7wDAoIIAhSe8VdhaaFnSVWZi89v5Bc
tIR9/pDgx2abJfWT42hLK2n351dInyYukMdu15E+B4llwI+Q6LE/P5QyieyZkrH3idrs/bDHn0JC
WdsuAO+8Apv9IXA9mV/dk2ALNrFE6uHVusv9hK3JvhPgqt8h9F8NhZzKD/7Z4cpLMWZmA4MubGOE
L8w2N+IJ1Wsi2vklFYo8DTr/lC9+PXjTFOiFbhgAXPkt44xf8600YV9e91uASg1FMEnwrbm07vsf
Bo28gvHHICohlCkymA/L48DXi8SHQSp0RwvuHjq7NuZyKQ+uYuY1UA/TTNUwUFGNb0CtEydoFdhg
qgRFRGkndn0+7ZXPYyaYgH8KZA4jkLEDB2siwBug3fF8g/L711DXLzYz9MgWxoMg5fR6rW0Q6Gy7
Tgp0Moc3zoAbVTE8GsY1HmzxgsMT8qkUvpchIGDFvzUmdQAVjSpSmsplpT/MZH6oBv9/6eqyaW1e
1cnXTRLnYB2Dl9OpaogQsF3fkLhgBH4COW81QehRlbL+z0VmxpNR/PLxuh77RdHNfGHiVbml2L+S
MEJWAqo8/0FOziWFoYByDLxXnK/inQHISn/6q+EGxBxHzmCFcyUiimMCX/WXXMHNP3PYBZwlXk+H
5E8A67867iGrW0X/qeQKxoWljxFljMYp7kJG/EbRdYB/0sgVYdNUfQ8VQkvTFG9/LybEjuv4gDYy
1YMhjL3bh4+/OGbjzpqCwJ66S3Mlpm0sYf2MQE6RKvHR8V0NB7AuH+5OacXDBxuLZCN29vMyg5oJ
Xb8A0NfmdLqecunYfnSSBcAHif3Lq3Saq8aL2iil8J9cWPUt2aHAF+iOSL0PJbZJ8rSy3AzbbnD6
D8POXZ669KtBLZGdEnj20ozI604BKEzyUxGqRhpnHcd/6AkyQwx7z+85CXpMicrGmc7RFNN4hPfv
beKdBb7syJ8gq6Q2i/YQK5UK/E9x74sH8vpijSSn/2OAtiGnZ7z4UeYLNU/3rS2JKkV+GJUsujuW
3Z8nua1PoDuJ4zZyWGFK5u1SLAP4vwbbisdV+ACMZYTwEnIEjYvphszJXp6bJ4I4oo0QIKn0+zpN
BzpqOq4GxCeno/M7hZxpkPtN/3uXPsjpaOqdfmBpoMJ8I/OcNUT+JyggY1QvA2+oRMBQ9T1sCFQy
1XW6K1tdjbhOEn9DAJ7MGj2slPCy0k6kkoCee10328JErIVC0RSubzephH3JIbNPNcD6BnwoEFjt
54q6KMowODHHoRGeGXOQ0Yl5S0HaAyMYvfXuKwtiIvG/Z8dMAA7Q7LBqBmkTtmgVeMNh1itoCfuF
cvbVRKzHZSvw/r3jdTDtpxyYBb6vxLo4Aep6IwJAziEpr7aqiuldKsYbW1HN6cMLFRwZ80BP1w5L
S4ZOXBipfuBaERuMRpi5kJFQlDskBVdfZSEBHbLwBLYaqaHP7dJ7wPyNzd9G8tgIzK28D7qSXm3m
xukOL/LLf6mWLRO+Dz3YBcfhI52FUSgAsaahQuJkJufp/mf5UliEalygGrAWzMq+UPpvsGoGpT0+
whZt8fi2VEQAce4Ve+C7E1psSWYXF0ROc7r+zl6T/rVxYh7Wu8KFxfP1Jem7xPi1mC8UKglIYhdt
9c2m4aAmucxXfuQCIr2oGfOn5AXj5O8ZQ1DubV5PyuD5J7/hAYHgoNnWCDf849lLULtDYSkKkhAL
5xxURy0TjLXlb0oZ85I2JNH5ZHDlRcqRSNAIv37VwDoVuXB74JtOG3hHtA9XnJH8zxB61Mxd1d/t
MCPAqs7U8CEPJuT9qN90KN/t0JzK1znh8en7dMN0j7CA6uIqIk82CwqPghh2S0YaW3z4kOTfMiop
MgjZ8t3QgTkm7xYYNJH/RCIJADU/m62PMwVzOWpB1RYiT4BCYmtyofAk/VeUcRcW5gUZUQ+QAU98
N696onxzNy0KtTMcM1DcKYDTEXJMK90AMkt4lQmHmrTOWYdWoTw1ydfygTzOeSMQfzg3bh9xkLgZ
aYF3HFswVgfT4xbV3EWK0HqF8s031td8cwiq8R2NJvCR31hj8xdisTElxYL0Qe9p9bnam89sN+7U
tBEoiXE7K31MSvMK1Hm/7Q2Do4gfdaqhTqXBcbrUDUoFEGGTEwKM4FWN6t8oWKcT8Je5hWyX9Hiw
oJA+hrUS8gVRl3hqCrLtWfcB3pLFRji5JNy9/NxJsRA0UYoosAAJNJkaDm1QYCBwDJfoBVetlCN0
kfq2ybu86DEU5z11z1L+uiRZ7LHJhFXKLMfgJ26Cfq7ohp/eFsc3WK9kWUq2ioBehzLu/njrb+mX
mjQN73sOj4g6oXBEICK2lLuNw5RdpHs7vUY1OMGYRLJKDqVDd1HdF9kocFCswjAqFYW0atrYy5Y5
6wuPiPqunCCoOY+qY66YesY61SJLRU3G+ZJSshqSQpkFXlKi6cd1QBvzbQOziZigOfK6w+itW0Tn
c4ieAwqQdiHPmib/m/JajfIuLItC4FNegx0FTXAaHOtF4uMvZV21Z8WcW7M+faL+/IfVGtBAWnaT
Dgxld0ObsZOE2nKYMlTQVkn6jKTVDnedaJp9EgSExAy6iURobcTbW+OLuByj3WndNE79RsI+T8YV
Uz17osHkz711cigg1YI9tqxwdPdh5TFJY+R2qjwcklFptEJh8HP25GrYJqCqAXflUHMkM0JoiHvP
Eo0T3zEqPsW6fk5x0sKnTdRUoZBm3HQMB9WwX0+S4JB+9JJqzvNGtsbTiknQsFPTPPcKCxYeF3UD
SRGc7O5bLom9ZfNJDLoKG+/CJzNwJkZbTVhUQvJsnutbFrYi43DOIgf10GgGWhHsbJRs/egq67Lg
TD5icL1vg0EHo6jJ59ahdAqE6SM+LvXPK/oH3VuZsqyOlGbcUEB/Ejq+maxZRAsEqO2jtjiTLNwB
I/fWsxWBMCSyQmbwwv25CpAElj6DtwnIeBD7NrhmbRC9YKAeb4KV3X2ohhrVqF8QYxHMgWKDU2WV
MEFqiuzdj8XLGhhKUn6qfhycmQETWFoPAgVnKbmb/VzOCamOT3/jKxwAXraew0BRoRq/aA/7+UOt
W10d6EB2sZUQ+pLfVM/AUQSLKIlcCUxZHSS+9lOWQuRaIzDIjYfNASH9x0Azvptp9KrSYnmddnxc
Qvzd5yNLP5XWfG7z4pydy5ymVzGPqtfjjMK+DfUHvnRuMxZW7XeEcT8+OzuBmI8u/4JL1FG6QTGQ
FP53T+DdZaIjb0ktqFj+ZzKBGDgtYItuih7eq4L4m8oVy6uWpHRjHb3QypMRiiPi0GtnZcaYXEMv
T9AtDbCj+ctoHV/TwHgqkI5UpgBrzEcxVmNJKkG/a9OGLaWFLbK6Gaf8LhizFAfLYtuW/cAxWD9N
XsJ3kFaHYz0n+xlj3rIJYBfhw+8hsUIu9JEcydchrx01OOuhWtXKN+4rpihJDA8znmyJvPrUcgWH
IoxmsS+5EwxpNftCrrBz6Q+EhibF1Xd8P+pFK9u5xnIUvhGaRH/N2tB8IZEh0HDarK4VZS2Zp2Z2
hCif3ahSCrylTIWoH9I1tVtXTUs3V3n23FhtWUohoUpkXRoy+/NW7+kUa8DbJG7ngokHc421FsVI
LoherCbBCAA6oiEvhKpOiyfn+JNqLCcC2jI60Bvloa2T5Q4EKImWtllioVIxPHuGcU/4lzlv6LzO
EIhzMp0QqqtB1fszJxM8ML4p4RtZlxN7vSHaLf2blm+8jEWbr6UJ+yfzcUmU6NxXUVaf5F0/tKyu
RDR9F8UMCU1RToNu4SfVp+delRFF0geQWqd+uG8Z9YhwQOOCY3N596dOCydaSc88NBt6WMmkr02H
ro942NBZFTvmQo/D+5sa8vYz/xy01QMjSk28eVAPVyONZdIhYFYYKNUBmOkBdjDbPPN0pepJj36V
cuLO6xFY63xlt1fqSMdEbzQO6wBCJSjkr4zJi5OKqKZMyspjZxnQ6pRQuTeu722i+EOAoLUTW99q
J0kDmxptnJux4qiMxPvcD1Ki5UjTWUYPG/PDnDX1eOlRLRAA1bGZN6eVO6Cm6C7rOpsCHHWzo8C/
dsL5Ior5HYXxgCziLCkAopNPbiB6uDihiyEQmX1AQZe8uMJP/+BrKO0mVL9oqn5Gr+HcU3pmgx/8
47PdohL5u67xS6nkDjyhKxF8xOv9CvKoKUUPWpgVLyiYVk9dy9q3uSx/0PQV4wfj4Nn6jvfKtsvo
qBzsWp8JV5YiAz6iluabRcT5DL4+tYdd1A2K+2MrlC7SFy0WasTTorBd823GFW8EY5P1JlhPQHoY
aHA6SNY3jNrB8jK3a9lc/uf3p7W1Qn7J+pKdKTASL234WJkhJkuX3H4zRFcPMjDqFlc0D8pG/mhs
fsux3SsemAp7wuleV0OwGSt/ILpUI1EGtnzSyzMNQiNynJHpB9b7yMzJTCT75axqtIg8uDmiPjs9
XewfAhZ2y6mrbD3Z/n3PSMnKzGpUWJfRl+2ZOJEBjV7135ChsgEVsQiXgI/Bz+vRrYVbXL657laz
kcfgL29KeAAGFctwzNsi3O14gz+cuArqui8WvMOTSVHbfr08S89deOPtKItkPphBkPGL13j5ot22
68V1YMHse9+jW7RnPSzh+2fg4LDsD9FmicyzbDdI1ERVClzWr2hhEl9CjsiFTcK3rSWwX3gJKZDi
do/mht17YjzfV/Faa9npRMGD77CYjpRsKWJTI3UrAOD+zgBuNp+nHGg1HM5qK82fx5LKaQbi7bjw
wCNLRGydGPGi4U7jEjo5bOIsfyFeJSizUKUkocWI51MQLhlG5BvGaCBcpFaGJcjq5rJYYJmnWcO9
4yJQId/CF+9MVJW65jNULgsa/j2GvdLoEbahJXSpXfhL3oLk1uxL6Im70RWdr8H+yntd/xk3QckU
w8njWbYU/irNXYiS+wb+5cBDl5XO824g49Bol4cocI86uPBb8MJrk2Al8bGHR5O6wRK1P7EicGue
3q9xmLvwIY5WIeqbQLbOajz5X3lOnQEd9L9WBG8hrsorscQIhU3vlXnlwo0DXC1n64ZwsEDmaNUO
pZe1i9YBqG6Fqh6X14zIxRskE4i4If7wnZfnO0KyaE6Y8ZyQ/f9BvRFKAzvplNNZ7ijUTlmJLn29
+8e4TJzcnoCl4GvOh0pQYbku/1zzxmIz7mvsf7gt99jti73Vq/9fM5m2uYM08loWFflPol14+VXv
MLY2pf9Bk3c3EDb8pu0CDE217ZsiXvPuYo1iNCo9WtSckK1DEurQoL+2ws8jtvo1B2ZW2aiC0Ie+
bxzFPU3xmsgLzGMPPzPFVoxFU4+RR81VjEEuVYxmS0v0tPnMhonydzRq22lKOOgoKyWvZG7usgCi
6MutlPCJkgnJNbaQd+T1Aw0Y02NAjGsRsbFlHj8ZLloP/9Wizv79NrFoOPZKRGyjfJq1HLSoJYXA
7OexcqYhAth6/F3v+u+l6OJ71hTz0o0X9cmzO7sS/xPdm6YPmPtlAY4o6xv5HRRtL2mKumCXyYZT
sedU09s3+ZVvLwbfR+ukBFxNYftijPaU5MwZMVxPjsR0bNDLsuQZIRBFMVBoEX827j8l5woFpY02
sYMLlyMpiho4yIck6bVQ+n7mnGkggnQgKl8oAohwMMVV5GNSOU2DwA4MOq2Dcs+TWYz054wOzqLU
XFSnMHFXRoVcfL5d6CLomeXk6UdQiHfhQ4D0lgx5HD47cK0d+yQc4TsSC3n+rcalE2h5eYskxhVy
2i+bpjTRRYJkAGPQiqDKS1qvp6nx6fTpWro0AdIl8RKuRHzLFhHD4PwcQ/ykZz99fxhy7Gj6HtU3
HXwRA9EHso4xuh1EdSZ3xyk3iBF9Ky/XlMoMusDgdnoC9OsYmTTFL4SDj98Co+0ptsxisrepWDtG
x7d/GX6kLpv9Mruo58H3opIb0U0tPovvWDJSiO9TpUYS6S5R0y/rc9gyZDM7J3bw6zJFfGsvL7l2
erSo8xf3+H6NdSpFhHfjd6mBd/iEuVGwHNMfVN3jGxTOqfiiDqDyVeXNTaJ9bM84uobsOjqGc7Uw
GUwgsYzZSn/FbJ/QY9O14wTQktdLmiRniG9HAwzyRBdIQb+EUDD0uRAaZJcz5keeS5DSYx9vij7z
NADmR/gP4MWJ9i5/NQIoI1i9di/u3oMBjFPu9kJy/HFkKMbmpBTzfYyGk2cFWeZ3ouTt4cMSZ8Ws
fQRRqCJzCGcMW0QIJBlAdVQ6Mtk+AnPIPcODIMU+nIYIWFTskUDbEjUx2xkfuXeqk5uzBO5VbgYP
aPvcT5aEBCtpalOESeS8eRvV2lIrWOw7rQr91tLvDffxsdJoDRdrQLCJeGz9kZwJBojouU1xrIzV
Zu/LD6EXmrvM8yId5Nz9WLwCL2D6e6ONDoF7at7YA5qFy+IkReTlENQLe0CMW1NtvcbCuVxfZJsf
trgyeYLmYL6GVByrVXKVYW80nwrtEULTKNSW6BStixpXs2Ql6aOCVXKMHCFEojuV5pjSI+KmVMIY
Tnd/EzX8BaH3CwaQN+N1LVEx5m9gSTJQbKayIWpSSAItP2EvWSNaIbCKumdXIQJxh0C8OnL1W6lb
FhWiyNwYqI7qy92PRhMtR1NldjZnyShVbrbgFz6IQi7a1B0U2LQT75PkLXHSRKRJpn6KfGsri/VS
741uwpkjeeWcKNxZCBBXLEoct6DcYaHLmP57bKLmWb8JtvPgyBO0Iw5Budfc8eDtIJArDU3OIFDX
SDRjcKNUVCFvNsaFczFWmS9932KZ9h8/kQo/xwtDlqkDE68H5SktDsXAUhizmGYAqMrpRKOlSW8g
AIRtjLaO0NPTUyjzIfTeRS6TWW6c4LNGKBMxm1SKYzSL9RlkKfT3NtoTOPumFx1hE2L5ZUIFD4rQ
4Pj5FtDhsrOM31Kx3uKp2GuQk+XmSCNerJDMQKidSJgBLsGOpu3ZGWW+lcMZMTDHk6dxRw2Lmc7+
TGH7x5rZ9FZiDinEZ47GuB8Sjx++ZX+tmeAOsi+yICpipqArlkIvgbGMIzhS06DD3on4euNJkEdE
mrpNJ43kbRvfbPfVeMBDU+7eem6AvDBfzq7QJw/buAfC2ldPRB2fXErapt1g5i1JakAO8FBRSkb1
dbdb738d3yNCyoihdZ6ssGiTVOZ0p86d6m8GvJHp+0qhVT3YYhHUR9svPAaFQs7R6l5apCKNKdT8
So0mhVqSLwjAlvSBPvsR/b1wuhh80rlqzIwXtNhW+sw/7hMMPIQuXqvekymolNJK/TykApnu0csY
NrJwIA8VWPazzoQ8HKMaZbc76ZqcUgcJULPmAAdIBkmoF/aRCEiVblQ87YSZF2R2N3xTZOE/XYHo
bEtt3LM21RoHlAda/pdGqZoqcFnZrBcfxcmWzkLQPmiPFzeeKtlCggmK4W2Tp01NHQ+AgtATnK9m
whzKiCoenaIR1f94/dBIEWnmCPG57jREmFrV2w4Kp1SP8dbG7fBMUiIkwJSNeVNo853YEmoqrp5b
4PxlZ1qYwsB+a7xqUWEBHRwfjunwZMqLkYM2JQwnymRGR+/Hjiu2dxFtH6z65qlT+AdjZPqJdyri
etYTAZhkydKyx58xRnKKQAgN3XKdicW+SG3nQNnIV6Dkem8K+bkxfPW4dM4LOeVp+p8f6N5TA0vj
tsr+SSriQn0hHjZEhdd3dfJHGlsbnEpdJ0vpuK2re3yZZAmqsb+zCGVu9RkLAOa6X0se+j+LHCaO
oQn4fOobHfSNHUOGfyBFln6rPpDd+0vicIpOLkBjCdpOiG8X+N5csxgeiSqT+7aPaWeuSYhgqfO4
NwI1PMxNoPJ55EbZvbGJOfQXD9imVcEQ0n4cT9TZ/75ZD6eEEDjDIIApJDE1A82xI0WfcYtfLIvR
rGTkyLgOHpl1a2rjxM/5d2A2DJgxEJ23JhNQ8egZNyTozsFmEZoAmlkeJ00vZ/y8qyS75zkyy1zk
88LUafBm2TDQsIOtz0mVMcwiJV3Scan456hPJ6ZuABUsPgDqtMkhwrBYLmtmIL1Ss6/J87mNiGn4
VuBynoZet48QLe5OmgIPgGWpck9+bfg5VON7ELBab/7gef4nBjikIc1rYUWGbYZHnFrMB75uCwgz
hTJpys+umODUAYjdgsPcN5eKBshiGyZShSnuc9SXw7LAMZH/gJQoWJEECdlU9X/c8/D/WX9WB59Z
W6YvLIuqM1FOqtglxMOgWfHKfe46GK1O5w3YWCduxqqRS7xpL/d+XoT9rPX6xVEabpRxZWjQiGWt
3fxmyOfjPp/7YcQwNBy4DdFpSIBscGavc/UgyrGawV8u94tKbEKPAs07xFsLBqmqcZ1DFIPS0/PE
5arfemOq0i4aLdnRoHUyT/mhF09regPW1xvkSj5F0bEhxDDv0bKwOr7myPsbMVqGzHed2GLvHQ5D
ui/AUFm88eR+R3lnavhl7ubStJztnJbOtIAiNrX7FrC7JFge9yMeJM2InLoAiRBJev5a1vEDGWrV
GTFuXafWjuSWGvBtHNl4IdK4aFDPStiGjeG8Uc0wAccVn1LmKgx7FHnne/HXN5PgDjGGl5DMuVXO
cWyKOeTRFn/gbq9y6vLytN5jJEj0XPONJu5VpLNxmVp9CeF4wEImojlQwQzbyBZMP4y8eIevyQII
CQHvJkYS3jI9MgKOcXcQgEOI1vzgD+sib0yTLuAOop6SD0H7V3gNSnlKuRM2OxKUdfJSKS5lcMtw
IJjMwA1MqyKSHy52XjlI4+fwO6Qo/s6dcOInno059W9Md2oFmwey4RUj7onWgR72y5JClBeKXdE6
qIb9pL2NSNhgEZSJgWGRqf+mifdfUxCa/1PdMJbHqmDskswMn3KreHXgJFMpk85NDjLBiwt1Oaoz
EsAnSMdlPYLmhVufB/Oe/totv+6Pgheu0SoOjMSPdRijnrrb6/daIWa+1YvPVUuo4+kntlkj+k8M
eK4bp6Q50BHDwVfCm26YBYOeedwVyIUQwKRmMIcjozt8/rWm5APWEIPkX8N1jbjzvGjBblpD8DYF
4aqF2Gkds6sg2R1MEqX53FsnRZ3+jcw6m6YtBv3Mx7J5/QMVKycx+hQnRRAorJjbg9PtPUrGXBtu
j6iJW+PieTlwV/HE8lBx5bFS4l804OygtSmKXeOgpEjWSd270PSrSg6gdPzp4z1dTb2mIP2B0+Sj
hDehUeSAUiLmWozE4fiCAIzaFPPFfaF4m4unbTEKa5U21+w7IeyIjufSWwF4Aq/9uBXGn8w3SKkF
WALJ273B8uMX4Npt87doSljbQa86Ee0caa9DTttnz8BDrPGy/E2xqbpQ+btQG4K2XVENX+V15qUb
Q+TPfaFoY7Mqsan9Y0sWzOsoy9qr9iufmP4RWRBcI1nZkaJpuqfYs1KMWELWulnUHuliLCZEx2Ra
7BO9kdXOSoFP85LkKkz1w99Dms8H7pgN64rUucaNvb2L0YGGMKliCj6MzCCfhj27h0k8GRFjK/zJ
yfsFKeTcrUhw3WU12r4vv5veyTWsqDpW3hW8PXG7k+dDR0VD6A2hprUCUzYdaOrjJCmS1PWnCkXS
ujeLVYmIR8XpIGAlRV+r8n4TCLlxqBTlzZAfoN/dpKIPut5fKLnl5Q/PStSyeJEWZMv2a8cNHoON
uCUDmlPtDLuA5z3QhDWvmqITQ3Im4OZj+Nib2+HkkyKrZkn6a/JPQ+j/6z/mE8hezWxm4NTXAvaX
uuVM0+FczE3yycZ9zOSI4m6gaXK3dvx4ZR4zVYeViBBS/FkPuWXo3ueIsleBH6lOGgc2Go1M89C2
/SHfYRycmGCbc6ifZRzq4q+sN1pUXBcIPzhiRCcdq7IxQBKxFIeg3z64ZgMyJfpgrGMSYrQEmv+q
bwOoIWQ8iScfL/Rmf9zfNQFKajiBbgY5XFoPxyqfTfL49nnxlaue24JLvF39hY2fDgGpmjPEIt/s
YreaQ8Cxg7yTRAbP8s6ftURPdylaEC8bIDXcgCuEmEtBhdaOlZM2nlKrj7ZRihRCkLfgOtD8YDml
OoOvwx/0DYi48mzJW/KgYgQkFp4h5usWoAnN4cl8XhCBS8CpmZY0teK5KrkTH2iaYHhrPFrkWiZ8
IIXWQCDqL3d45fOn3QNUK1UUJiFux1LnIdsJqgiyFvLyGlKAH3gGOxi3YKlRsC70ennes9l1qfEv
2yP+PKs3d0WOGCuveILnu2O5SxYuoZk68XfOooBX3J4CECdfKvQ5U18l3XfnNZkjk7HsR3HqPHtA
gfAV5hVOb0Jm/+05dBSoa9jD4coj/WwE4htqZh5iJ4awG20AJApH3jYdiUqtWG3kTsdihPf+m0a9
qDra0fxd27JMg7vGPnK3HjUSrGsrhszmNJvkebVxMzOHbtsf8pIkqi+Yxc08tkm9/FPilStdvS80
9sjLTjcuKtN8djW6tSnROOF5ZdqL9zVUNxNpCodhn/TiM1AdTXJgRgp/ftpPyrPuelx644H7Xg8s
4Kl5PiOoNsrCIA35h/gFZ+uYcLPKcjbZoD8AEJwyiyRgbt3MfNFEEpLY84lTUByWK2LcKaZG7ARz
0LLfAx4GFKINvTwxbC74PXzzSkY17be6aAw88sHo76FyMVxdUiwbfW24aiUcJgvqVw5HA1J04awN
Zj3O3nvxcYyl3IOzDtqvmBG3VgPXUYAPG/4q6U7vf1Xl7bG6rlMs/RLLbKTtySzM8x0iJkr3/ebG
GaaXl1QirQjgIfWGZYvK8edi8dUM+K9BN+61CSCZRyaiVy2f/143oDQDyFyX4S1CzTEtsWEJDRdh
7L4iYiUAZM29i5WVRIICIqBrODGO9osmTCrWkegBeEwnpTZzmyE1M6hASssWOUVJDprM5kjOAE+C
BEQ3FHu0GOEkUvEZAhnfVzLjC3fIJD6KBsRWtL5PaTiZrmPBHVHbH336yx0YqGmIHQxVZ7qJqGY3
5XbbJY1O3PpYM/Y1nIGuoHdQ3ddXJ61wiFGstDYok5e+hZIFDfT9s0iU4P5HG4Z/TDyEmfbG1hyi
to1DV2E9t9bkRy9nimJ3jwY+giOUwCrUxU/25hOchJlgBdOcqS/HnDbPQ+x5SdoC7NBvY5LG9Kjy
Lz0mvjO4jkNrp66xOsec4mLEz+Md1GXEsbf6Z32WUaQq5jUS3y4+IgjfyY7TlTnYhIc+pqhp1G8f
2NiFqR2TG0iV1KFC3WgDPyUMecls7d+7sDgBr6y3F8qCDku/RV9PDwz7+Xkce9GAp+2qYrnSVJ8U
jHZkZ7SnptOQG/3tmXxkN1F++8glO4DMF5WiTQQGJB6ntK8xXXDeD+x4dVGnPCunTQrHQxkjXJ5q
ZR3XLEq8bj1vgU51CIpCgVps1B7yenHiFEUZNpLRLKQ6n7p93iIOAN8cGcGLz/JIv8CHedD/3Zpl
CN06/9/UYNZ5O0XD5DLaAQSLP+anM2uTV5I5DJVBoGb7fxDAza0oacXBEqXd3Y+qIPtxAtEeDOLr
i95I4M8ionwtugMvutzhKvYLQjAuwghZePXFt7/oWJUArJUX3vHYF97wgMwwFIgJ2LhLNE/W6uiG
w8EXlImoE6ShpGfpTu6WT4lT+ZhCbeFykRZAUzncxZbXhlYr4+6UaY/pM2ax31ZPuXy3bKKLklC7
hJvZWKB+PIc4C7USRZZa/CPiBF2dnZVMCkADA3xdSEbtw/j2QT4g0nwqXGEkLB74AAjrE3ikaStm
q8eMsinHbZKobk2+tLW+MwEjEW8+EWK2/Hg3msScF+IpxMsmgTfn9K0WelTt0OKcNwqUVzW+oiKO
lnNJYgdHX2rDlUgSSQ3OC6yog/rR8S9Sooy3brZn9qIqxG+YNLGJSOL4UAMrS9uCzt9daQTec0uj
bL/hfiGN2WWE5zZFwuHMP0I9ZnyrlOij5zsU9q/vZmivZ0geP8Ggjj790VKBTIrww8bfRQE+fAgI
PLkpWg1wOxFtwmsfNATH1Bw4M6WEoqAxxgdq562bCcAt7T6pkjcPj18xO7NSHfCRwNRni/bskbWQ
zD921D5wFb0MxZ4AcbiUUdrZzKpIWJDyJfVi84/+X9t5LFT/gsy/5cGf41S2dcMY9v3n42XIIdMo
7YCvb6ZUmAzGVm3aOWrHYtUP3w0YNq3dwUmt4Vr1fwKbixWTkF4/5B5lYCQ7XbJzbLKTZCUs7p9x
gzarUVQPpHGaOtL+0Bh/A9rfJk7ksvt3BttnFfRcAXP5ppEqO9OFseBcAYRjaTeZ84ZzuRZU5sg7
wwIZxfHiKk8O5mTMbRPkytEpAzL831PPBrP1CVLEJHEK8goBxhkCWxHiDKq9lq4ujnfi01fFocsy
OXWBX+P5qHQ49VPAGrRugsi57+It1F4gWkDeVpf9/oF/WZUId+1SVDIstN2r8+6E1Vo2cs9D48r1
rlQlS5ubnbg4QHs7ngajJ56sRcsJroo6jXPuSy4IYNc2gXdmGOpKHp1EMVI7WGI5zu4I+Uvj+w0h
W0LJcalgHYvOfiQve2+cLEglEP1kxWmgxKFg4qBBHh4a8HotipeKlZKbZv4/6/z3WXtk7mV5TfAs
hnVNHaxIzV+lcRj7bQc70P1ah82VtEjyhFhqaXKpbsEpOS8jLq81JTSYvowKPatMuv/iR6/t/6If
fh1ZN4pUn/tlM7XrKuv/z5QK9vvok1pAkpz2oDizRwglERuod0U4mWQi3qoiviOIZj6zTuIuymED
4JTIQ6bQ9Ynbz2+Eja7mx3vyTwB1G3X4DA2OIUQJbg55NWCD2corcZ6bcGY1f1HVMz+ewy1JsQMJ
r4AqHp4G8TKXURIYKh1v133acpOS8o2g8VNVtl+8FrGkeU2bHfXIjDnsWOE6wJWV+vIlfV3dXuNV
Emn9elNy2/n4KLsMbiuOm/4uW/jFivPlELuXA/AMmgQILNi7eWiJgt/E89e/J557rPPvUagSiROg
UH7svQie/AFz8tZ0a1AHTIpGkEZOOqXH1qEbU0ucY/PIGaXiFwJADltQmoFjquoebX333yIEAKzt
E6guC7ohaGLwJGdGAMuaBDAG2IQp8IsZGFLVKVG23O6qT1gpkeasJ6lmpMmYOAOuzsKUbZ0G5NWv
BnxVgYzbAs4SrLwtNHTtQNM3qHEoOblW+PZWqhluu/sNVI5a+cQSC2EK68+FfzMiSkWTW3HNV0wd
Bb0ArZvaU4GdLmCsykfNoMsBaW2vuooylo1xHJDMNhs4A76bl1x1kkfj40dmT3/hvHC2suteJ9Uc
t4X5Zx4Wm8mPptZZVAF/tiwVsFRd/UlYN2eiUs5iBHiC/EFoh9HMQZOWiLt4GNouwvg4duCKxHbb
MDnP7wckO+/F+97rxkT9VEgizxAwnvsIOvy8yeI5wfJcEjwoKHFzGU3S5Te+guKHBThMaV/ekCRa
Q3iyXJJGxM7b2u2WapL4YJ731Z3Al7ZHfqnGlXSD0SOzP5h6kt9bE3wcuZ1MOsWQXVyNp+hHcN7c
ZGJNS9GIUxAGcZI0fNU6PtPZ17kD7slnxkmUhDrQMgxc9mk+8cY5iP4hmLNmCrMDz1VL4cde3dbP
THWJCCMOlXmxmz6pkvac4jClhP2RIPzUnorHzGv1s/98ril0Rsq5iEidlT2oi/mBe70sxoNYKD3h
DnKEXnUaLv1abyXaDuxsfTbnozcpCHwmAzupYfO99/PRtsqdt34uRs+lGSYkT+yrR3FK5/F4/p9w
fI8PSgSOGxRlDMtM07kn2qIN7DHeEodecSh3gRMv2M/s3FEeixzA2X3dALlb53Cz9GGHaEGFj4bV
mFOMycosl13yhZhOGXR1gpnn4xD0bUzvfP0zAsvSBM+9/GCwYb2k+XffiwEbbOnIXVhc1l03AKCs
U5cyfsMArq+X3X4yEhA/NcEX6Q2XUHu2wLZ01FwFlMZnhcxPGwRF8ZA4xFwZey9cXQkySj/WGiuI
vKQtQg2zbkpIMGAA6Fj+HTnJNLwnAdC3GAXzjKCMnXUU3I5omRlePVu+Q7nnvRPuNRBSBsG2Fu3X
uzTpOutskD01+qUMy8Vy0F4jwalxAPKxTTPW3VJt4v1KgYqD7S6Z3c4jd5uOoG0KQj1ugcCHTxUj
OeU4Wx0GNMJwPXv52jSI6WeofteO9L6XRJe21rBMlLiUfOSiBEyIOSPW1S2ug9BI9H1OvZzYFHEl
g2cYmJdUlfhPpWcpoZ0UyYfzAoRhcTogLbtw9UHa3mmiHw5D9l01et0f5Gb1YK2qVdfhAeETTiwq
+/gdRCA/VV4QGMg8Y6VhOMKd4+H7Sv7pNL9L0m0Kozphd3RGvGtK7PQy1AJv8v1d5xJX4Qui/RDv
GqmfLLLB3w7NAVpRdriyodIGKkYR2EQ6oH2//iD62/8j7dfkCKsPYDYkxTT0OufisuVa1rCqlE3p
3lTkBbhbqf2S6/sI23Nq3GO8J0ipqU1acXu+BcxZGOUvrZwxDA8QzPR7Wm7JqRywf1Y5ZndsUPqA
cijcQAHVTXmmeB1mg5MzgDCmqQJYqewHII7XBO1NSPXxmcP274jMxNuVQXsYAj936Jx5nf7kwNK+
gNVyG/5HAunvVSzor57XpER2T+RryqJ75fGbLXF62Vuaxs/VVV0ZHVtOlkLeiSWiI6D7tHrgNnJ4
t8NCYmPc8WVzXE2TFNn3p1vmlh07niu+7IB4DutgbH6CeBHkSmvjT0HByFqi594WmEVMVfu4SR+t
6P/DDQe4jPv0cAdJoMx6m4HqKWhXgX+0ayT1pelODjf4o5LjRZrYXa1MsTMuukBbWqKsab1h3Dib
1u0NQOiP56XxQmu/TeVxfqGwSUTa90hhdeCyHTmq+TrBfGwOKAa6jko2iO6LZD+v13lkhO6t6D3O
31X7EhM9b9bqPU8mbqBswDRJ5rUTpIzkH4+0BXaEjx5GonBZ7g6JEgnRjeNV4ElaCUl+pq+G0CYi
WTxdChx0LnIJdy08jEXjQd6Jk9PKOfftM5IYMWPoDg8geKJoncr32dvW+d35k+XFhj7O6eVS/lUL
HGB7WhytV8URnXStO6DzAD6Pek7hWHX3aWq1FA7bLDlN0FyUmwAXxZ4TQZsKdUQLrGoxLHqpxP0Y
CoS+teCysCe4nGwNT9etU35CobxXwIm64iRb/GW2gmoyibK0ffFTx10HNQCXH/tCkPaDustyeNzD
wATzgs1KwXVPTuoLx8VDJKl9pEt2oqTVhdD+psHdBdoaB/WkNz+o565rHZStnYa+FSgg7rdPIcWy
uwidrRzJ7NckfgJxF6iILk2wsgXDG9oTEhemZYugUoqeEEmeLOIFt+FjywYGJKrhlShAOJ9gT43V
qzuuuyLxOnnt/aNkKjMcnAbEgKMXcEKXQfiRabeNd6MvH67Dgp+owGHRNjL83WFcwa9VbGNTVnO+
Odoni2v+2wa/JMUNhn+5+mkh56FhRvqIyRX4IoBRlAjI+mM3+VOLoWHjvxLOZjQ8MBM+HK+6DOMA
z5NuvEOYS1D0fNY9QgFM+iQQVJ1ygCtjrpkv+w4FkdwKJoeRN3LfTsftL0fRKS3V7AH8x2conyTh
OQ0e+vFpad3JTmzeiHIK2JZtQMs0p8Jm5NG/yWfucXdF++DPOvpjU8/BHFMVee6laMjIusGzUtYi
UP1MNQL+sBt8TI+BtsbswEk3mqZsHlqIm3k0nCnzCYgAXr88Sa03GJL4qcLNdLW3EExJDFaAMYJH
ofAQaHQ0sfUBpnFVeXmOeZDRyR4bX0fhMSB7EAnIBO/rV37gTU/r4rIaie39keBpaXKLscsVARVM
9ym1tFE+H/7Sxt8T8Fb8RXJrzYSnN3vBVxunW1jAQs1zLIcvBXiaiT3sPHiWF61ju7TKB808r3NM
LcLXNmZkRFhZY2di4qCAPxnfPp1B6AjyKyG4E9kPqSaTsVGHuSeYY1Wo6efiqqC7DRUnHUjSFhtU
xlTck1qFcDjWmcFyyUNAqKFlute2U/fPO2aeiqs9nvkmfPGXILeTFcjfuE8H0aPl5Iq7nAz7uZqn
5fNKSadtizxWrQeNfOwwciCD1dZFW7CLgyb9k5+5rA9JCfeL/qdvXn6yNpPNDW3Z+LRviyD/wQs0
Kh8v/ZT2rsiPO44/qx07VxVEFwZXilmYKyaIXihtUi5q13GrGOjGUyQdNd916FA2b76cyjDBX+su
ZqDEf5CoiOZ3MBSMyXROdk7vbwahinqLrWrZ2tbJw9Clwzg7+DWluu+l2JuQ/LNbs6mMSfycPKUe
D5En9AkOeRWD8liPPGfQKA3CJo1F//VxEtUfgI6Bc8pkWKhEiMjx8edrJdT3TNIsn4pKcjbuMFfk
Gv/RM5Cyb7GaYJKt+VDHZKWpRYa05zcyZDpHl9oUSL/aBUSyQL+SNgaXnrWshG7FfICykHR/GrHH
+uaYTpgRh4bezKhuPtwH1pnsp75zG+Fpu/sDLGEusG9D7DmGdcc6aODZWRbBUv6tOE9F0ALQ2wVe
4DTD1pxz8c1ryFFF2y8I4Ia9BuTlY/VBkGySroEeQkmBlw2RaUy2s7VMx57Cf6siArCG19xxZ9XV
WJ4ipbn219QXP5rInIF7ndJ8QPgoqF11dTGqSxzmvkoGlMXTmBNAMjj55agSuuU+3eFD4SqSP+VV
ND8saHa1CKUA98eVdDljJLE8OUkud3Qxao6MotIGkbm1kjp0x4+nk4VSPOgPxR2LzKE4ysDj6qfe
zNg4nq3Uq568kaZMNxbPnIBIC3qZC7hMTq9hrKMTEet6qHef2j6h2Q1TVLeYXtCfbTPllFs2ADuW
PledL08ZRwdFK2JXOopnkuspGAk7XzLKfBNKFuY0TqWZwzjKEWcn7sG0494ydSMROzApzEY55KsI
v7G7d5tEiJSRisUNI19SoQTTtEwTQFCXX+bMq+fnlXqYoUHODt541ePtxZiRslwf2QiVLwZk0gfD
ohY1R430LrKf0H12oXi/FIB8XKFOqll8rfTuzIf3hDT8RZIfifF7KMKqN5MKt9DjujnhNdqeJiDf
t3nJDEaKwUOf411Xsw77RWOI0nxd7DOsiMz3MMsNOPJuuk+zK39BQW0vCLNouBWGI1rU79Cn+K46
AN3TCAADBt/aDxweZdx0Xl1fIYpKc6wOduo7tHhAsYWj0JynY3+hWNn5D6wGbFMLy3f3njUMAGu0
5DX1GdS78SrFoMcRxUCR0oth7zc81EsO93CZZ+4JN6J5IUg4h9vQowmmtVIlxGpJbnWz9zZW73PE
pFRyfKjdkhzlXtnqz9jDoS4IGW+ArK29SuoRrsqdwpJXDSDKavfPCRlQbZrc/Tqty6Of9ck55EKr
6i8iQnvTH8iJcA0KEZFQPqck6PVvt51WMPnZpedsF97UrEoICuqj+RIqCS23cETeNVXcqFcqYowY
sMAyLj/zHdJn2P0Ebjdk9+X/Cs792jXe2xAqoeLXOYIOZQ5J895CMDSYd9aR+xHkSkVQeEJrj7un
fY7yYn3jwb/7rMHd5Dtn5TqDxOkdcFBHzSmuyFXifTCPUBMSmW+cuX35UeJzn10ALxftOiP4k0rH
7/7XgMTq5/4PZ2nXSkXhtZnBkKFQDo3NZYVIQOCIOHqycil6WJAlFCyAQaeuigXzK8W/I6AYVo2u
uYMraZ/mgFforsdD3quBmL5NMoBRFHmEQY7h0t2BtxmDhObejT7jM7lb8MVT+Epaol1k6opIjTsf
HPVBWZ2WFwseOdCh3b33yBq9au6tMn6CBGw3b39OGlKV8WKAtWzKinZe6Ejcudwh780CukByD1hX
INKmMGCjxr8qMIShN94ZZom3cVcfq3budnHIOduQI+CezklLSFHwGRfdefmZ0U9a8zZpaV2sZ0wq
eAsyHA3fmEsSZCWrlO/O2JxmlV4eApDB4DtDPe08K9SUtXWymNawltBQ8vKwuciy1N4LwfMuUsFH
YvoypH8THC77X2hov//wmtyevyBLe8kM3ScKwmGXOhsesCih1yRTbjXA2XQOfOPVKTEBAczwRl5K
tOCbBPn82RBdRF2891K4W/NJWAo32m4oYzdFwYW0g8fRoKBCIpy8xoKb2sMdfEUpK+V4eFn7Y96L
Zz5/saDOFcEPzxBv3vBvsM1takeRYlh+LKPmo14ZiDnhIC95EkWtiUuzOux3YI5wTlP4R2aR2+9w
8WR0s7uyC13Ww+79X5lca1FZmRQ0tJkdhYFWC0HnsVo1+3XFdOBS8bitUvyG4r3tfxXnaemG6k9o
8pSopAMLlxUCsTou/kEuSvI+RUUJ20NW5/HwLWX996kfEIqwxPKwJCaW+Sl9buoLyHOMdXlElOy9
6yLizU1nUEvqzEtUssWXLJuSAle1N2UtunZOu9BUsl8lZegpZWzlIyUD4piWjSBdMSzIbQkvn2Qr
y3/CySINICG0uZEJ0obdVuyGipJzHtfxmCEQO7XRt7DCJqKz7ZWj8C8xIBPDC5GDIHdDycetMTnZ
Y+M++RvQDn6K+Chf0FtruEEfCBtRK6etszu209WyWScNTvdCVIjgKp2enFUysSxzSeAkcHW52ZIT
COqu0pQzo+xmY5FyNj20/xatGLrUIMSaG7dBmjb6UX19sBRnE/wBsnAXOV8VkVPGpFKN7kSlzDx5
P6xjo98oT6MM5KMxIiUGyd41Xqf1Lnmtw9xJXQCBJ4MleaZ15LeF3+hEljKZR4PkwOUl1Lj8RXPY
P1KO4JiibrWziiexZWjfoPv/rhnokORLmbP990JaYpZZM+s/v/s63J1fd7m2g4I+ka+ey5Og0RPY
PQiDsSp3q4Wwva1FRDwtYhB9+5ukRHXyXjgXeRa8MbNfxOrqzcAfiitnbdKofpiNAJq0K8CbiJml
CXm9PVtYUAkqieyZtdeXsUdTXBAhOOfOl+hOiu8dkyilobU6E7pmSTuXio4LxJV/LbSBFZ0YN+tv
lbDqZrAVFPokrfvyhcuj2sfx1twhKB6NziVMiEHgk6rVbTCCO8FiSKg76QImiQBK73/jd+GqmX0o
J4e+EVJ4GkpLMYn5poWH/v3BVF5KMMrRf+lzq7L3XUU4T5r6ZlcsaMenEUechTKZG+zzC7a1r1X2
0UL15XZfcWE2OBFuXvCSLsqfm1PjjDaR8RGTdlYSbke9UUlo6NHLAB5Ksmc6Jl0ZM7eBfbY2SJcU
j8c4X2sshdzzJLeMJrUoW11lDY3q4Iu1Mwn5iu5vEjAag6IsgpeXudrXrEzCXt+6fG6rIYccrLuB
zA17dVYsEOVOx869gOcJb5oxddmQrh6Ov1Qmic/QNpkroKCB2JhHDK6EuYfI4H7Gl+8K4LWqdRY2
sT6XbDHiKJHWfmbBODvhr8m7BjJZnm9eSKjgGale8vaOhkkJCgDrF/2IuIewQH6rnyYVgMnBW4OU
0l5b2kn4ZYjWJ1MByjCCiuQK4JEqVgDTo920NGCE6iR4/cVFuyVBtv/cs4F5zUkkhgav+vpyF8CG
GU9avso/bkvoD2qpuLWgN2r46OfWJq9GC1KjVXXUntWAtwQyUlBdcFLDIO1dWSmKQuFOjJ1SYmv5
I1ZkLICvgfhUHKMmrZgvcv5pFRIQF6L/Cw/XU9usvG9eokxEz2lmHRXnMZ7U6u1flYvrV1W92/Qu
7C+u/AGnoOfwbkudZ2B4P9FpcahAwxiZWfTap3u3duyOIeHjCb70CmuiDYGr0oMlzugEghaYo1YI
wpC5spHbAEp3lW+tOvbFaFCStxZfZiB8x+EQnHnYwhhdldE+ToQo9YqB1kkXg564rkq/Bo4BUY5H
0HduwzDanY3C1iMkvHWHbTTDZsGzTjIALiktVxEvYXmBMjc42XgQUxah9gkmgjLWEuxacICISK2B
VaR40YBjLmijbi40D+ctJPW6pktzoQop2QpzQkW+3HgB7jWfB+nSAa8Adk+ivqY665khCquNAbZl
N9f4XJQwn7fjdw1/ScI5nwEuIJGAYgKerShXwKl9kEPmUwD+tcEmXZdN4IOfyR3k9RbLueHCPpcj
RBK9G6A67w5WWMe9jdwp/gv3F/GZCm0aYosOTW6d1nrBNJKhMPLVAqdM/Kf1+s3bCHYHyNbdMmEy
jYFfXFF6PWCFkulfIlfaYnt8chZ/7/w4IgT8Po4N7vceATCS1ycu6RIkrlA7cJqmlN+Td3AsxETL
mrdgPMyg8Zjjh6Q88cGCo90sERYEtNm9ssqCxWWrD7djSA65r7nydwG4yveg7Y0AUYvCoCn2PTLK
yBywG5aCLKpp1Te7CKvInAxrErGSyY7l3OsJkzirk/vtA1PGDyWBoIyvKGYbH9ik5/ErRtRaybyF
bewZ/9eGDmeWxoqWxX6XuzjBPCxUHzXw10Yz7UVlzrJf0SUlWrM8Kc2NqND4tnFvylmVzNkWVvQe
ESJECrTCqwJew6UuKrw9zVKiKzqMIAlrTp4C2xb33DjCMEinnK4ffBTGyqPZZYzO5TNEX/7jzMCk
QeZeVfRqJLUYDwpyyBVm9NpDi7v8m3w2ucllnOaogbB4RV/yHMR1N5Qx7oqpGhXlv8nbryvzyir+
unQ7zre8yaCChx9bEmbWWbKd6JHuX4VX+8543sFsYa4BD9yDL1YcZqupAqqkQf9e/cIPHTxw4Ums
qTUzWSa4DjkSED+Q8Rcy9Z9S16sgvyuPWdZ8jAy488uyREVfOzmlNeM3pFPW7xUVp+yzg2gWwT30
l73/ygpE7XXWJrFDAFHIpAi5Sl2ZjdvYMbjWgaw7d1a0tMGPqqqWG/W9Qo8Mpy9TFh2nyIudgZMI
wDRXoJlJavb7aL8bMPRbgsxPIn5C4Y/KLzCsG5D7BnQbch1xlZSjgJgaHdSlqnG7Q15mtsMSy91N
fqzT6O7tj4e+PDbV0RCmUxiX+O8ARevnOvQ9+E+2XyFbJMF0S+NhvtDm3NRXeHv/ixzT1hBGj4uv
B8ytOS01gG28H5zNB0jeeRUYnEod3NUEFeZOQry4R6bOgRf5wIGYTdNpxto4YJ8bq5YGAHRV+LMf
cDL/2tdy632oapVgRmX/e8B8433uPmQIAmphomc/JLONubaqSMmNwjopjCFEywwx5Rhi9a8IuyAs
FL0W+GtG/rGs1jfokNW0C3NNQ8bB6N/j4zsQLWpjIsyM3Tf2BtmQz/ZQ/vyEdmCkK4fIJc2cwCGG
pLhbZjPomqKmQ3iM1iczkvBaOdUWjDvozTT7eYkSbRDeVb2Heq9s51Va5zTO+I5aR3qe4/+1Kn4T
GPVTn6++i3oLpGAlZcm1OIrCfSxdIeNTAQG9q2/v4u4EuhXkz6l2geWXRgbnU9cTFe64wu/KQlDI
syxaNdrpgXLJ58jaJXOciX4MyEFyyh1NVQynN0fsBoVOzhyoALHJ7J5+x688Rm2VC77ztHhbgN6c
WvjCkJwSZl+RHEaugiiu6KpWhwQk10HJ+WIgFIlEz+4WjNvJlH9VSfAzu8tTmvZzQF/jVnVv5ZpD
Hba5WHnA0REtcFgTun43fZq/ee10iImT+SP1S5pZgI67oLoAR/TkSuNOgOilWcS4mmbHdMjLPXIl
7vStugjCQsf1bDwTc/pOwGsVNdo+2g7xbml11FVQa3TH1YKQJM8drN6t5VkggUv25PWSL6Nho7dr
WErv556iZfdIvUwua5NyLppDJ6ZkW2cMUfLMVBkbV3ifbqKMyL4ag70xfyDrKG75OekNdwzTYkuY
axxcmth2SmmcVpJZCFAoLigvoVS8KaazdTR467EbUcGukNHOEhGB3dm4AKn+n2dq08dLTm9zndnq
SuW4FGxAAGr83vxA9dH219EIo6EQpA6TceN7ZH0iXj0OYQ+C5Nri5X/su1AxceCtZHJGlaC7hDO0
ktiTpbv5aZVzHCAXbJsDcJ2z6HuiqLjsb9czPjH1KYudOHXzbwF73j7hgIT9wq37Z/Saa8zDhAuI
mNlLDl6Zmqs7THeLhQWfMxJgJ5JFCcvmwYLtgUe4n6j7G36C4VDz4AfMDYBGKjm9kBllip+3T07R
jqNTiEEC2DUoQOMxAr/0IgZ3tIN0lrmiKnROnXW2EtHK/HSd927oRqmUrOcPx3pTHhtfvNGATHsb
GVFtx12TP8HNXYprMTDt86q7DDY0odiN/5kq+T1nq9CuzkA2Ym9xrkppMxWG6XKnkf1daSfNynOi
+3+J7DYysEWFvfYIFJehHrg+SqC4A7P70Wa9ovREaIqqI3GThW2+lT6nyW4QKx69WrR2d91Tq38K
egsDwQwRFp8jxHBd5/3kyAQAhJpnSIi41qlE1IRrvkmAzoI28eKxtlIJ0DKdLa7czC7IGXGSfoHP
xuNVbaXymu4tA67/VHd4NebFp9oZwCgOQzwUisbF6f26i8Ti9wYxedz5GYDDGBWe7l3p6G0Ko+I3
JmrLqpPaessQjo5leI41Ow/4Nh4xYrz4XuTpQBvK4WfgATI/WUW7bXpDYYBIc9LLFxO+2asVu0WW
EssIYAkEQ9VeC1JVGcvqvXXyMfkNYxsAqMSircro/R7jyZYvLdVOszzDiJFSbeZPc6Wcqyoj3RVf
BuLzQDMWkB+OiAb9lNFIWUt05KzSrAFIBDP9XIarQsiuwwg47l+PHW1d5j6ZHKqWy77Amif/bDWz
v/3X7U0mQDB4uu2NU+aDEoPbThKCOxUde6nIE0dp6FUQqRrdrsmDbVgD5QWnHGEE7WA1wSGJ/Tft
fVbt/3vNjGPqFMZ8w/h22ESXgy9KFj5XKL16TFzJkau8fEtbFzpBYRA2ffTfxOJseJGEXfa+JGEK
xytgVkWuPXzO3cSsjLeZbT7+vr/d35EGsumE2A5Kws0GB0JXk+DjStXQ6z8uSkkfu7h/gKDhstxJ
jkfnTqM4yJh11tBgxXi++YmT31z7QanZ5c1WM2MzNL3BondZZbhvP67T4BHwctlAzjr1nN2agBFO
NcrBoRM2WksS8NEXzLyf5P3sYXvY+qRJC34J+uWc60hK9XNO+euTz5Zn+flS3bxUAywgD/E3POeo
fruf1X6Rc/8WSGCgc68Kflxx4jgHQypbKYS3vlcikLKeQ0G1LYKr1Lxbw/hRbHg6v/xjJht6iTHg
PTjFCYNwk4U0/13z1ELByAPi3nr9oeZahRbe738sGhPpuTlWjW4doRxIw9kAz2yWaVH1kkvC3hUM
bkcnpaTg0AxNX7ckDsO1UukTFlYzT6Mz+GsQ4ANLcnsC1IqkddrwZ2FcKGov97T5lVZegO7dxqNH
ha/RKYu92XsbWJW0XlRqB0VauyWCIb6+QpfbyGRQ+L/BA5zxQVcBUzO+C0cLTx5dir60ZdbLHEL7
sNFd3022WqJrndmCfVkyrhQHtBoXvWIPMgx+lI4nDzRKMduN1GUxNuupOOvFvWgZF729pgyGX5Bx
bhgJvuYhfFa+pml3mYl78JibvZZIeBC6eyVULTo+SE+4uFeuIviJ96YjJRIrk2xqizZ1xEn65Bo5
8kHvObOZL05v4llKIsY59FI7u8hZXszR9qiBXjAL+DEsh5j9i7sOJb16prXufiTBfIfY/6EkbYEt
Wbj12fRzQC5NuiJjqg7uZeGbzb4pGeUV0hRh35wHkOERtvRncpV9g3gt9kXhVLp/gqZao/TzKa1p
eQ0PvcGvNiS4yB29Arw3aQL4aOLZFRlvX126fPwt/ZE5yswgsOoFbM4gEQOoH1vmdIPlpJTY2plJ
dnhvbJ/FD3ZXkxhe06MtZMkEtzavL8+tHzRjLBrBgjXGpPeyStGhMJG/ZAqTgXb0P4UR2HgW3wWR
vGAACtIFGMczNsIL9dI1SNC9HgTmQSN0WL8NwwtwoNUlgXADJw7KOJ6HHTYaIL4FBdm5BII/czca
L/c9kywnlyWMS4Xpt3DQ1S+T9RW+m9SPuPib19U6hm/jHGfXiIpNVY7apsSrcVXJ+zdzASsS15j1
/WHmpAD4tJlAeNFr9KkjtREiCYujbs5zaxORz1aNFo2KPGEKRm8OB7RaqWf7KZStALmxbDQqXkFs
hmvY8hBvBp2i2INDC6oR/z2UlyD0JVYNRrwNM9KFGp4Z+00RBksbXFefu7X3qyCLywdAr051OCYW
roDcvgkxdd27ZpoJBTsvax+cXL/qx6CGykgJgj18QbUVFhPYLHFgNVUvRtvRgBifxP75O++R4CXQ
wv0jDv329slpv4enDmUL2N8HEkZbwIMNorAENtYl1eOsoNtJ3pnCMlMWFIdM0G7H40hloK65yNrX
u1VGeeDZGYwVM6BgAPHK7Vsy8Zsq8zRwfVAB/sjAg7hv4LeuHlWYt34VTscBVPGIuEyW0M2gq769
W2TjXUfCfzMcPE/2TNpSouSu5micCh6cjOUZadDsZT51VykQu3hXjtgMNjXCQYbGttfNk3i9ltZe
W93lc6IneXvjuesj/45xnuyT5NQVaiMc7mFVGJUT49nTmlrt98Mxu+07pShCQvbbLSSKb/FF+p5H
ZocPM4YZxq44na70AkU9dusa8d25gQOJanv9iWPsmO4ojAsruPVcT9vGuq2q7iW5tqJVFcGvw+EM
aoFRI8yLejfTPDmI4Q2Jyzwp55cLyoqDcbnqS4l8Th1zo3aK0ux65AXpgWgGBRbhb5KYlsQhBp00
IFMYVk0rkPYUj4eHuxpLEr1I3PZa31eW9TJ+R54H4vE2YKYNCwmJP8h51oCvyeloznZby38LAnRS
6/qss5TfNUnUQypJtxdq9Y1jrq/R6bcVN+p88soe2IWmKbk7hG3bAr5fcYp0y4SkQWwaiB5SpfrF
mbVPYy9b3VIRW6M9QocNnAlMkxoddjR0GQAxIA5KA+1o1T3imYxFkmVN5NTzAoTu7+InwkgJE40e
fSrS/t1hVnCTXY9dOsHG2DamCMu1XZPaL8k+stqX20AB+lE1ZhcWiBOfGIArWMaBsDNszqB5Psfd
GPrQctXbS3SRpwXx2wQoCa/o2mNJuT7mUJ5ANB2sFAPRr+Bq1F20EVmZAdtfWB4X/RCnqK4yu8qs
1dCSmOYvdOAIrb2Ws6z02Te3Dx36IGTROMn4ZC9DakCcdPyFr1ELi466b/qtC4BmZeML2AKBz27o
nAKmrPwLsC5F5zm09UALAWUS4wuZKNTGHr4O3IeElHndlvlWHCFJMzG0tgHfzmHp9zOlREwQTc/5
my2YD8cnetfmhLuh2Reaa2E6Zeb/rMFF2Cb1NOu1wQcPofHDn0FklFNDfE0qotcliO8VOcoIxkbU
AMLjUwNg+zra06Z7+2cJ4ZkQ7JdzpdnzYtEnXJuS6gcN6YWjgVtetEsaIDLXgqkK/q0Zs3GfJpUq
swBiwvithUnGsXv5B4566GLwmJg6251zudfBBTGV7flcfIZqF8mWXg2HaLjIVp5jREYolkGQTwWA
iMGlcPg5kpIvLX/oaWIuv7Ft0AprKWlhHVvQo+YdXLrmsskQsvoQAHJWA2mfxpc3y4kxnDt5ela9
w/XeMvafLR9FWSTrwhHWO94D5o16QEjvSEe9aTghW9wVCS41EH3ovkoXH5zfQgf2x1jgH9w+Luoc
ebTiTz8Zjttek3NX2z8/IgL/Hop3DVV3dMKLyTkciIMhbG29XuVmd8DJfXaacJ7exNlZ542P0fKk
xR4F1j56qEk6KMvVOVXQzEzujruaH0tEN8IjoPuxFlulSD/W9/7q9Obk7XJoFtOMHFUU4v9URQ5p
sF988Dn8pP9Pxu55esl5mSoYF9NKiYf/lQKztCJM71z1NfyeWc+ohDBwc/wl6S07qNWA5i4Azgnl
hMB4860QRJqb3pbOjH3DuVB2B/+vGZDvNixj5eA7Rtlk3Fh2rv/HlHGLT0pJRnNHZ5MV7A4HPs8K
wH4mSTDaOTzezNBYt04u0CzghslEmtP0FNAUYFab+j/tPMIe8v3Aze56GX9K8ho8ObYSwszKJ+kc
fBLcOOhF7pZA7NUprGz1ecA8PJNbV0NIgDvUfZ1/AfeC/QGx+IlSmtcRGoLe+ZhDtglP/UTP8wp9
gY7/1eHF/L4MZ+oopTn+ppoCGkHCMsqQ8HXDFF2yYht/AaxCxMQqlkVSoaSuHGiGYsEt80Crf0du
/+tMZFXW4onqDW5/83Hq6J1Z/6j4E95wsXOee/l7CWFXk6/xK/PjOL8rlYvHIpEStTiKujmwzdU2
UN+z/3iVSdjU57l2MoinOKY5eTbZDaHr4CIZ7v06JkZria7u32qHuV+IpXY8XeKz0mL14rZ/RAaS
geh0hkR33V+dWiTZ+zyddB5e2JkP3rSwGyJoZa0VY7aX0DC2e1fgVrkFyJqmNfxE5LThkHLSMdfv
meo4V8leWXqBM0lzppr+CchABKypdHLKIBRWeT95y6+ohxrjL6qvZAXRpgCsFzfLKEjtybzkUnUz
BQmJoVEE7ggwn9ZJr1r8CCpEdRGDUX38Fpn1O72JqVYN0jAQmb99blneNFf5s46op9GRNTARgLZZ
J6xCSq0lx5MFXj+kgZY45sTFwU8uLL0NIRgjCdkvF2gvwEohsPEraN0o/mxPTFtHg5VBik4FtFqc
/RLC5pinxWHsi19LkeLBb43i3Gm578C96GH2YdQiBp1Hpr2TYCHqdGFgacLcSVcM2wOKn/JyO1Uv
55BVC+g5uDIpkVQJ1oVmjYZmxekDD4GdeMhT1N/ebiR5dNBG4ayGMVtobgpccbNi/vMs0xgvgJll
vTDVHkZYWvM54XKxrPHM5U9NgpGktj9BQIfRLmIB9MAPCeFwsm+DCqooYFltx2kHhA0T1Dq3hcyD
zsvZePmcHPOoeiacoADr6/l0Ize8RABgT6re7Nmw2BM/aPQE5HBf1G/avfAbf3U8iHH5hCDCU3RU
ho1EB+pQWjrPXbBW0pW4t8DgyXkZCWE1txgkN95KcR8x4zfhqS+mAYGuL8vdIdmCWpudm5aa/N96
rK5j7Wg3qNLU1OISVW5/hu6oVIo35f1whR561FLXrJbW+gUjrMQrS5Kb0J8CVAZc6aXKuNUb5/R5
RdTvOInwvdKJkziymTSJ7CWuQLjzxEflhv38mmohv9mF/ND7JjWSfuLILcBqDhE0WFohDsSc5dSN
0kvtJqlUEm/10dMXKpbtzK5IapRf1Ml9ujmffzz9JqhCSw9A2ho8vsuyWeP9f0L9zju5ujRStmU0
Hqlo9JEUV7PvnJvN264MyaYV5YzZIFKfxq9nOp2ujM1y7g1DYs2B6r1YjFhVpMZas6BD9OYFYbST
IYMcfBg/rN4aVnwBkzRFJeZdd2aR6R1adZc1QpzyI1cG+PRy8AUb/i18cWtAIFL+pBoVbhZnwsNf
AmMXluYOgQ4fvkj1RIdeJuGaTv/qa0pnD+lexexaOrQ0/14b1rcEaKil3QmUqPeJOxhPiODjVHQH
hffVAW6+nBFznlStuzAytTQcKzRpV7oat9uGVJOvduMI1veDRz8jXkXHT4KjcUgvYPhD9IjWI+3Z
7AYlK5e0p7HGK4YTSI9ZXgDu4JA6VJg+MtBmVfIXc+qe16fmfC77LY/9Jz3DsWH42HOUiri24vas
26/d0PNRSpQih21IMzKQ2jyuj8Douha/b5TA+h2pDBicCW7hEwV13X8bhpn+ELIuzxqruWmtoCuV
NzazzftLZytZphkFpNg/BGw6okO5XCoJyC12RRY5BIEbOM0g9R4p8suP1aK0jAXrT1zVEAFTFO2X
+caGIGd/sSYtYM5NeH/RCvmlj6g9kSZPXzLBHT+zcdcCfOF+KBa21nzYcBiPNpKAgnNpoRGZd6xl
4ghGt5uZWauZNTaYwejb7fvtODks0iIRqyLwpxhlAVTEB9FKFfuBgJr5R2ZcZkmmoZFqDPnugnfX
OOgfxmVkIICoTjSZ2kDdDAY3crYGWTBCdBZuTqe9iGexjBocdGmXDEiCXig/9qALoMLB2s5igo29
VFH2wv09EOr/ns42Pe4YFz2fTnVtGhxjoanMwAA0XK1e7hMWmIX/N2k5E8yQLRjyBIzHJdCpy7+r
4qazMD95BzwrB+oyMArwaMpF5YDKK+vxU/01jk59Rl3ZGvVqF1gjTHyPnQiBCx1RTBJGjCQW31J6
P+zhM8oF717Sdu/CzSYHwVsdQ48amn5QU74IB/WjDxtAgBpJesEWNXSpwOG5rFb031w2chXeFa68
MGi5f8v79GTs2kCuL6hEOYhInTwOiCz/iM2I8T4zTfWHA0zeeuF3KGtxwn7q9XxFSPZO+nS45IH5
JZEY7OMs/RW+kwwfbxuICYrj5hs3w3rLiMjk4bzHdKNricfUOi3ckaaaKhOOf/WnFH09U7fuIuAA
cTvhzIoNBUIma/rKTamqXMxUyCkbRDOqvvE4L5G2mYquc4doUSS6C+EJUfiSxO26ob0to48YkaqA
OOe4h7iBfzWruFiX2FuZ3bw43WPXCLjp/6qj5y/IuTmCRTv2JN1/RtjTPte6iSucKUnFfGARB5BC
SB2OU6H+K+9SxTaE6aXkHdJCIjNxbJSuO/Ed7+bhEGue4H9DgBYVW0CDnu4Zv6H+O4g3RObmr/cl
GjaL+/j4fcTeragUi8MCF5Yp6DokHTLyqdlNUabrQEoUsIxkCgWe2ohU13t9wVS/fsvcoZVT8rPK
nm/c58eUPT3MUvBLmF+NQ2+8BIMAu7c6gwsfsM7BOcbo6D4Nwl936QJEUAB/SsDv8NzXCB90+Pgd
qhjPP0y38tmL1aabY93MHVsSTmBIAW5WjwvMX4PXzCaY8sZgkjRJaoTEo88E1Imq4vvQu1Zhsslu
CD4o9lYVref1s0RuD9nHniJy9ey6ZwLC1anFPfZ6QCILwRGK3bAFdgD21ybCQAtsuvmCyLE7FfhZ
13slcp/bnzog+EWJZJ2RAzo6PEwuPJL0nJtjeRmAcY3h6UliHb6QPNTafVCvRydE9FyuUZyoaAUp
AU3wtNIFrQrYSOUv1fhPzktXVvSOK+LrgAXEIKZcKcNBuMvxSJoyWwizppBGaVQpu8Xp9J77K7Hl
vEf3DqXUqFUNqT6zRqfN4eeEaLCZrngVBrN6UqNEWSrHk/521i+R+NXzKWPy9xX2DucyBy9Q6s4k
CshHvKiP9zPpmoEu2AWoPx5vilZOCWJSigf0D4zZgC3WeolXaK32o1Yqj2uEcB9t691Hz6zhBpLE
SPj6tUuPYdi2BkQnarG8ppf1vBLEAxGSSbRcue3tCZG62tMPyk6aP3CyZOb76dItqNqUyJroquc1
dUVHAuQKAjj45fwgdOE7gknWkXGkU9BwTkGWSkWrMuSh9BGWOoDKkUMTmchGleao+hNV62G6WeFT
ZT+RMGxnBWNe9as+3rWkV3ji6/IPy5CbFmMGT2WMJ6EiVcd9s6VZ9fwCbK07gX78X/uotX1V71f5
ENS0Dji/NEiYIeRq/DxUXYG4d9mH9ogDMn27x9z7wluvpEAYWhPV2sfxtq+Y1wglNpSuCmxwdG7n
/K23DM7ZIgjAXjVMXECVwmOTU/Bo1tsn764KN26nCYcXmFaEf69WsBqDhtWogs3C1WOxns9EBN06
8BkCHjatNTfOURruI/xI8uZ1cBujF0dByZmj+tdik+M6aR4PikChUiLFWoiWlIPMgVjVJdAHa6fs
g491vqj5IGPU9xo2SUtSnCHWU9WgEnbdZSIk7mITJEdqHV7ZXkPuZuY4Yils2eaAMVnFVDC4h8r9
4e3ljGIdQZCUmvTgsYRIPFMOpxAu3UnYIJZa9oHnTnxi6RH816eTyNYigDg5HLQHpMWEARCrj4n2
jYUGqAwa6w+uV5cV8L08ZU2ApBHElMiMaMHoQyCYlEHhIXIzaq6Y8yxAdk1sdna2rE+KawnwqZmr
/OIrMlxlYah4ysqzlfW2M0wl7UoRdGPA4j4hv6CgFEsu0BohXpbcJ7MgGAq7JHaA+QdOs3oi+D/n
S9Ko7sCrz6z/xVhqcwOHAuN3DUInCIQsES6lYCmqUlbY/hQcmvGA8CYY7av+U2IfkyqOEHBXJQqb
0c5m2iNZdFLQ4lo7oDS/q+d9ZzMpnIx4NClSqffz2D+5IGGDtDajntJ4MtGR0EI1OPqHjY9osQdp
itBgVTGX/qFpFBKgE6yPA9WDzDDI/HaIl1ilLgkZSGsWLdbzA+JVO5KAn0SQS2YtuM/rrccLd/zv
UqaFcl5UapVHX96SbFJBmc2dUKHuBupndBl6XyouDuQBFLC9UrhhdRT3MwW6ylBTzZAZUy284JAi
qOu1Q5O0Lrj4Dn7qQ6e6q27VPLHSLCtJpoxjMy7X39zOGBGoSu52pxJredH9hILWoX6tODT60kiE
8ZcbK+eAGhQI7n+3chTC3wmAUVCt0DKv5Xp1iLZZV0t1l4y80eoLZOvCy+F+0x2jGtFiKbvI9Xqg
En0eD0HNnhIXJaRs+NrkmMesU4Bzf2TLqaxvKDPIqWPRRtCpBwUyGdF4uVwuDIuK4wxBCpFD2tFG
RTyl5DJwkz7yqv+NTnaEP9TRctrRZ7RURggikjhxWyq4MdJ357a50xAB5c4qznbu7+qpt28op3fI
cjybwzeGSyfm8yahZtdKcZCbSWX+0cPd9MYTi+E0ZTUhgfwHy6RtnUbySxs21ePLNOHlOelMn8QM
ED28c/6yFq6QC5yUDfgMBHdfZg8lirz4SBPCpNvGLYjfINcBHJmKLwBH66Aau/GdCtThkGSbbP7A
3puSGtlfQ48sxV39pzqS+K81a2dd4lXlI/YQrEC1/4vEjpGSVParuYBH8PnKeoojmBju40tktO/l
E5iWSp0KUkN6xZgiu7q1HIm8bV+bAVM2orYGcRpjYWdSQGcN3tOjA++cZNrCM6bXXqGUYfv63mSx
bEWgydPIWcC4DioqQfH0rZkN7xiPEo/6Iinl/MulpAk3ep+RkQ7WYmDwGwEPcz791Bub0XB1ALAP
S/YbR6XTO1gs22M16xxngZi+5QERJtsjeOkiN81nepUup734EKD2Mqt3ve34v22dzyoC6Szmdpx1
W1H5C4O1Nwosq4JqA3OWDrIzm6waULsLZHd4tEdtSs1B85COiWmqyQcHyfJwB+fHBG2jDmDdup11
8sX3jrDjbd7xo9rCr9EEue2d/dWOxCY0yp3mYYMCLyMOvgKCjgwPUeelrpXVinUwvR1RW93vNz+K
iA5K3Ag7wyQrWugzVUuhPTEkZl0rqtrNjUicStj14aYxx6kM3pwZ5Za6nmAxglMPDqVz3zD46D2K
62D4HKg5JLwOysI1C9zv+nirF5j8mzx5ImmU3JJvv7v5hrnpvcAob7c1u4II3DvhT3NaJRhOGekv
Gxwx3G8iBmAWzVxox7MKiwfKUIXSx/W5P17tHqMiUfem+2Xr6jodtQBxktN2zKrg5xZ+vpSWCDPq
VU0eCesALVPiCY7BE94j1dsN+oz3iaXli0vOWtIj3ZWpBYUOyAyzfJAKL6OJ4kgjWT1n3MMqdWNr
RmyUrJ/kB+kk/dZgQKYKod8wISHZIVCzoZBZM1cxgbfuLcBcEHaAIK/0kaA9YZ1QPDzQwE4gD0oN
GPbNvpqahKR8YHP205yKKJCC4edna1YtXDmcdWCm43QsXwVpQwOHGSS6wQOk/y4uGL4OYqnJWVmx
0HRyoc0T162l06VWxiMHxQGvB2U3yM4oT3wE8/qb06waxCxozSUzPICyHkTmW1opK48XoylwWXfI
OmPdxowZxg01xXKE0PjMjgpk0VBEsGXjj4aw4ccQUYDuDmrnMyoMXRvaPpFj3eGK3klAx2C7WycC
nIrGE66DuT3Vk6YJXI7SoMaglqEsRfNa7567aMujYF8/pHlAJUc+jToBW2sO0823xMIzDy9cdpvH
Q7q8zKeQUA3qFgzPX8hSVKjYEXfHTnknAYRMGKM1Mw28qgDfzD0G6T8U7zE5VY1hoQLMB1jq0okF
aQbomtYaDXmTrSiCkQDSAOfm7HZH57f+ji6XNSozIiQUF0uJTchlAg5fuT87IIOTgp2X3lnOJS6H
JAnABhUiq6PdLfp1vQcRAjvxLUvTRTxhTwpqXL/G/Gd/dcioTjO9qX95RodjRS/7rkdk1AvK7qN4
9SovbvoQUnMaEYyBTPA7Ecg/v9FTrNXT89l6yvecJ5mqEfTHktLU69tfWB/6GS0geew6DCfTMio9
pzbRvxK2j2cMLoedULdB2NLlFM/SpCiwzBuHRE6BQWNZWnLGRjSeGQw3/INvB2cYShYGOwtxYkVF
DTUkEz3HzYQYMOiktAiMV/0Pgs4peELoGNraw1Fs0cVcOp/8PV8RF5ZQrPkCbIsZQSTCUKrfay6J
Yc3U7s/nyKoWssEn7f4+qTwXipKNssBNKhi3oSVRYr2nGlPcZmg2LPIMNbydvDTW5r9t3iSSZBx+
bfW4V6MjEOhbkpVQrVZH6KJQKpB7spP0lt8+mSShZsOLuhYO1kCNx64ncM4bOIA7CUO18Wedb64B
5cGsVm1eS/GtEEi8duiBJVytYd8Ob9TpPKRgQoH9mtJudiw9DpFsvyYTW2Uyo4aCP3C55MbIIDnE
Qmx5JXo6QYsf/USj9Awlkjv4IpTQEpZkyqmYhOzu5HejdFtHfIYRWX9ajI+fR0VUeWw3dznyU5v8
TweeCdr1QsAxUZrbbn+9m25ElWRhxG3It49TMFXFpZ+4lNlgWLQKhasn1T0JsynJIGUcp1dh2ZBS
nCKLBbL67Y4r5CC0F1tmo7i/EgTsFOd9KioyAsjps7afsVGc/ogWJ+VvCDMmMPR0nqFsXpEWIh0/
2hoL3aKDEvrOom6jU/HjCu2td+SvgGjNUKBC0Xff1rh2kQYCycahYmT/QtfB8uUo8Z/6Z2BdHq9e
gpU+rLL/lf6yw73Y7kV93QGJPwDaO2RM1mYVsVV/ZOw3N9ZUMz1vFmdTMfs0Ol91i4/AFtWLDzv3
g8S3NXIxKqVi9FFRn8bj+seZ3Bz+ceSZhaotTvVuEfKUypJIrd91dbP/YNmsAdx9dU296BOF4Zbn
jr2GCf6n8RDab6UzBI05m3YgobFMSX6f1MqdsjYxVsl8M6zL+GZ2hdQlm7xLQEF7vACjJtiALaDL
uUih3skptur+jDK0a8F/awhveM9BiUivcj67wbZlu76F1FrzGwduVi5FzMQzWHUxBDQo3hYOk567
xw3gTZ2OFPChg33x4aqdxCZrq9bAVThw/edP7FmyUMpHXmfKSxNrMi0mgWt3R0otsuybmuBBsKZY
gmdFMNAaslDzCgNoep39yL2ejxIyfxt0cvChpvEuCWHxcylvuP3SX/mAzYH5hRnATX8gDDmi8e21
u62sff5z/dF0gsmV3QxF0MRsF+6IMkaNQTepFBHzhqDqgHsesXnZ8vsbx8x5waYkZN2rHbvf9owq
zjgUaoDp0G1JAkgRR5EwYewAUQ38BQGcSh4nlXfqurqvgydmcrQBQDtHTrPxBfs9f0S93JcZ1Ub9
EfE8DQyB/B/C/oWE1tP1Nb0KC+fNHr7vi25H6ZLC6ej+qUgk3tzyU/hMu7sNtsebmRRGV1862AL8
L3+NaVuHYvbxJDe+MO/UFDek8asEGGzXXtHN6XKM8KL052TWGN99o41400dhYQITs1FX11x38IRw
6YfSCYUOTXp30ndGdRxaqgN33u5e8r5GO5TTDHzatYlFoFj+xQ+3LY3ZgFIgD2QKgjFtEie/sBrK
SCMTlAABT4wqrCe2MJw4wbUANtRWYnbIVKZdGpnDUMZP25PjkTECZOWMuAa7Ai1ljnbYlztfeU1I
uW8/XQi4IRCMJrMVqNAREd72kZF7dGHotXnyFpdmWQs7wxC5IMJVrONKywFky619N5m2SYNYM9WB
sLPIlCmjEu5rdqJ1Qc77aQQd1L2OfEeEypQRhxfGLz+SvaLf7CJWNi3hsD9KfIdIMTS5SXFD9PmM
REWGTOJl+BXjgQbFOjtDuZx4FvayhJcR80PVH0EnVZsvr7aYJlLg2chlzvFsJwGEJ03OR+ypbxAw
Op2/wk+PrrwC2YB0YyJElErCBSsS9U2OeiVsdVT4mJpI2iPRaY6sHaXEh+Z5G475cIe7AgfWdkNE
GP9UAmIgBb0ZjYKje2bPCd3/z2+e2Qd+LMeYYputncJZO2X3bxm4A6/pdA6P/Ava8ohXvkM2t5kG
Og7r0a8up4iyv0zoke8C/NECxFiegGhI9jL/ClXDXCPBdTDfxq48YbnlTd+KtGJ22MIYAVAhrw4S
HeuTL0U82MdsGIJVEndhOxf1e7VhZPf9wjUr6v5+pSsLXnG+VEl9l4EWMKQhWDaMwdPgu1MH6A87
EAHQc6FlC7lAsC+3O0/IyiO9TjAaJ+ucA11PgT4TpVoB/0oPifwK149o14t6DNEtaKxuGPsWLRXm
9mVGCJScrw6LbcYqVjelkQFNCmPg67Um8HPOebY26Aef1DTiwRYjeHDK0y2md7UFuMC6H00rWk96
23Saahl/YPRwxngrqp7oCtU7Oavne98PU/bJ3AB9UDXtxpb5NQUNsUmy17cw6wsbIEpzep98wT0a
1NMreGVlMxAMcFkVYrnL4LcIVZYr8a5AS3y4KpKeplGUxJEC6/i3j4TRCVDCSuO5kGPLnIrB6LQT
LKDdEzPZ9YjZvBIm69irakUY4/FqwKkPpsWJsbcWdRIckgzwp71fjLVx3UhEnxcd717XACGowTBn
5de0ipU70IAJZOOkEohI4Y6IVareyLohhtcBFHFA+ryW+wyJcka2kD8OjwISNPM2Xmj+02P4l/f/
bmvls+c9Xlcnu+km9kDtY0+Vl8yQXsbOKprUCrD9723uqOGUHPW8AMbWoslVkJteH/Vna+RlC7Ti
BwnWBGhHWnSWwL34h/Jd1wqFeJ3JU1aw6Y8mWAGPwqEQZTOXsZLILGVMNg+rGLHgP/Kvku4hOvKi
EbISka1bCKyZiV0oqXW7PGWueUQjfbKYW/Ne41quC2t25YnFgIwlhBn3ybZSr8cLgvcp5oSnYnjT
mElVF74HAzW8WTvwWgNOZyrM7N6pkroDVXjbaE6nxAAw9IoFMW80EfcWCkNyeq5wChVKlWcKvNVv
kk2jfQjElrt6QcgLBLvsDUpVd85c1X4/tqy4XA1FEE838tm039ridMxCKBmdia9QFTm5J0ncVXxu
XQVfzrq8RwhD5a0DDpmREtBb3kIKJseo90bEGp9o/vTtTgp/Ug4sMBjIrm5WEPzzZZXB1pe9UoVD
LvdfPvRKES/SMNUN0AAR9S7fQ+dcJQhpD1ZSqvTaL5bT1ecBnliXqFoVKdmwm04jujR0cDxYJcqQ
yBDn/prHuK17rklfSVOeJGEDtoiAGsQ8z/tZpwZqk30LeTtwkyHhZkjGQcBn2YOlwrq1e+sf+GjX
OPy3AVkTTU/oybbSji2Pl/JtHmz+ROorwSurnPOnRhDCTJGm6FZUpmsm73M+0tYWGYwixvqu3nqp
UMKS+WiTSB4DhHVD9Pr/RkXoVGVDcVasDXnzYAzlPI2m6P5rimzX7hAYLMqzCxaAY95lbk16fEPx
jc0/C4Nk/ytRQmQwTooz7l/ty0qWlpUjF1pXlHMyOSjEmY/lAuMm8pVAmS43UuQVWE0AoFFnw5Cj
hlLe2CasfPSgSYutRGyj4/UyKpL0V1OvVYa99V4cfpI13qobdrMA5JIWmjNHdGSoIsL70qYNP2Z+
ptSnIOY9gYpz4v9mgNe6rljfeW/zDTSdjncFJf3Qk9e/F2ATstWizgqjGzi7/r+WTC6MXFpds1ny
7FStRro0NES31sY6d3u2bhWoF7MCK2YRpHcCocutu4btembkmdaSaBYSisY2eiwt/V7XNHCIUsga
x8y7KlGZOSJSnEi1fs9UUH3pguEtK27pIcSm280kBOd1Vrdcn3J12tqP2RFefsHnAoz9fzGwD0Wz
GdpP/eoFba+BeAO8z/TIByl7Ul3dPQl3QpNDoFIA2fVsmP6ZWP0sXh0m1jfYZz8w5mYuL1i/jhlW
OEqBH2oAY2fPYKE4qRTrUDetm9a9Mc2b1azWFnZBSgbMngwjnsI5VZODVi7gLhpVD5yBqeS6GypT
v4bc7gDwaCRh2PExvgnaneltiyFUjW+28xp3dAxVrp2Pe+zUVAqUBsvk458xvlpklqNQzNnGSh9e
bEhSkX6GXtwhW7Q51TNYB5YCfaKh093C7VsfMjoJUMxnExoJsgtvZTua7qaxvmyIirkJksz5gIV6
KmsOc9tt9K6QGIEKG81D7CEUaBlUEuPk4fPLoFgffT8S956xADD96UzUynVt7ivibpcfO7BDyavy
Bnmjr+bemQrSoU/O+F8hbMXyFfZh8hzMM8qS2RBBVCt4vD9H8xdTGtV0HixQBi7005pndoM+uSsH
nKw8JcxlHV3Hw0zDEfrgEEajdONLr8/5t5O8mhPJ8LekZ+bP4Vb/cEO/VQ58+QfwOaoeS1Gg+Kll
zbFdf0CnR3GYIbYkXf0dhqeQQrleG+Dm0kFcQszvEHVWj/IEfHqztArHeagsud17sr23DraVgM1j
EOs67OjRBTrQwGAVEe+og+E01NKcihKH3rUfqKl5kBidLAHMmUc5hsKYlYzwqWfizOOIR2+QhanT
fxCR0VkfgqgsPpMtGR8Lmb0g+YA692yvmYU/GMhX+HO9L1nyYEjCLyPn60oYUDOF5Sh54NCw9bxr
f0yEEo8gfiZcMt6ucAUX5w/CTj93aGdFCv3R/TQjdqZQD4viQ3u5p4iIuXXLHzm097mYRvWJ8gA1
Lh1xOe+5NUbZ+G0Ww4FtRSOK7qG1FVLngvFxlTzOfVuz8H144P63ValKJrWpGQLOUz+NPrUO9+fu
sY75SHk2bHp2pdZW9gaEF+sy8Qj9l3HHjRyEcclY77ogHSu9dSQ7DqNhJFGUfXllLVV9kNipxo+5
/Z6L1bL0+vKuIe/nofgAE56h6uYvhSJDrJMg1NX/EZx6k8E38SvEagtBdbRMWFlQuhfcZRw/mIRW
1wEVw7/FIW5knJ3gNVJKzctJInxEUfbUu9LM1ZCzo+wezHTekK/nRfYynT/aR4mgP8WIYIhmM3UA
BOU/Qjlnf3U5XYBG9YYv5KehX+tDp9xDHPU3DmgQ3Cb/GvFQHF5plzFNraKssOmZ4td6FUT9s3iw
r+I03EKo31VR+FPn4DYRQjGGKlurjhl5l1p7GzeWjmD3mF/M90Rwew2wwd3UfZ7bwFEY/GSRCKVA
3Mglok+vvqYhDZ6SWe7bHa6qrKOFjgB+XemvVtQaUaouGxEMOFHdaSPrVd8z5MmcGfdIZVchRiTv
/tm1PvU5hU2ISBM+0iWyzqDDo8nnpYGCOVIEskrbcuzLnCih5CSaL7cq5ppauGD+hKd1QmWJnKIX
Xd2P7dsqUSVGIfbJkgMEQPBjiGVROKI6Mmwt1BwphHDxOUnNRmDZFTQ3pqbSHrV3FcXx3zqHsn2U
T78U5xguwAyQOPzypGd9aYQ8OAFqBaYwQqcRkhGZ/ZbkSCVlNQrcsD3ozVbaVm1pGRltX+MIEBPH
HSLZWpVcrCavg804dr5jcEtjC3U6yFn6UEpvY3pxmhwuAvuyLX0lQ2y3UI1N1X2ijsjobWwZd2LC
2af3wwesUf7j2gq1J9D/3GQbI1+lGDiLYrKS0WWQBSHoUETts5EU8Kzr8KUfP3CmdCO3EEVLhz0J
vk5hNkPmjY56Rccb9UwoB/3eHE2Yh0AxksYjgbVmKDyCT40uQ/3yzzjy3GkJROWLTFXSuRK0hOGN
R4c6NjPG2bTnZUTMQfUoaz9ivNDpatBK1MEesRjCUEeldi0wvYMUEJVI83anBngeCqtW4vzsrIKJ
52PshqNVsl3aoCzQ6cp8RUQK0ME1TRhFzO3iqroqC3vHI7toaht0syHAxdgQVgXCagSEK+EmkfOh
NWSxPO0aLIydwMSgz66IF/UzZ99QkzGdO4Lgp3EDA4CC52d1viQCQ8dPeTOighlfUW+C4faqd9U9
B5MAPXbi/nqQKxHsvBjdtE7+3QUf+kxviGOSozgERFBhQPLup0j86zW5SPSUKLZDaROY488FvVAu
a8W6PyI6sj+RppFxGb36f5yb41vVQ/Fp40E9y3u1r2vwuHqe/p/AzcXJYj/3Vs5Tfr9RDsM2M5Nn
OO39CNGULZ+m9NpxHaHPhuvOnMKkWPO9WJl2+uPdHXGHBe6pkziA+syf07/LY0Co8hDxkUMPQlUq
h/g1Cf8GqSmz8T5Jo56vzkveUyxSDsj5G0qrk/1rCDAVKieMlq0zIwwnOaCpBpJ4D0yTAzLx3C+R
/kByW1eraSuxaH6CWyqL7wWsgfzyelTzsTVpjla9Qyk067A73yotgrU7KRDixAHuoCIEPVU5fCWp
tDZCE3X3qRrvWZXWT+33cjHmo/E1Gk2ntV4Uai6Kc9RSG6J/g2nLKnjBFBcQyloURhL/GJrBKJH3
QOYD9L6aA1Ubo2bXhE5vips4b0DamznVrvhgWuYL1PAAYYylkM89J78csgP3CJiUgzCTUMsIVgb/
sW/BGUOkmVP9uHjegC20ndBk7y91z66XV2yNrXHbqMPRHILGR4vHYAUK1NLZ3O2px7hGlpGuaViw
xWm+MiXGKSomUpKBZKd8ZcXVeTeks6oqY84h+cRyPd2Y82Fn8awJSgWnYux9FUZknksu1ZBtS1lN
pFgZwOg31+9NHpPWvwopG1JOM/wi9VOGxS9mauuvhXuDnzi8CHBH0bAxQkO4av3vfNm27wfXN928
ds8MD/bS1RIWFi8OLF0sHhOdUIr20oUl0OLiDQJm1am01uHn/s7TZgxxax1C0g06izfbG20KABeG
mXVp9fgqXDm1VzYiWZ8pjRY+URArBhn/AFmlvm9Y0o7lCIZWwWCNKyiA3tTMNbRzhi65CNcY9Yc7
9xl0cZh4Wn6xn+wdTmgbV4592KSev/+LOYpy/p4NVjrTPqmJyFiD+qpqFEhHIZ2PQnIIwoCggaq7
GYbXHnIPtyhozKUTobomoK9tFPLivzpT/0uuhuYhfmVE1Cs18gMDRsWjv2DOpupBd9NEsle8B7ac
KZxULUrQHIMiMmdNqATJ/0RUY4cJ1RNJeIO/R+z4PZnRpq4u1YJgwY4DYDlscx7RZhS84Bx1eCSb
3VHgA71hNa3ArtYmgJufEP0vlp5XKtE+RsAHbnwUqUyWZnbpEs8W65S6KGb+m5NzpzudoWaNhal2
cu56j8fila/jyZQ5Q0c2iu7uqoRi9QgVUgCssyH8AWK0ax9ejGxnVVpeP2zs7KC67ry/qu3c0fTz
W26dgbeEUAralADUXiolqONA6TklM2wJ19Ll7rAXJN8SF3k/xujpBhgxSOxPnmrDeWHWxHBIZcuM
ZngG7yTAEv+PjEzhuymQsRjH6xqpyomf0khRog5gRwUKZd7n4IRnOXgdYYN1jAD++epdQlQZ89Wc
htC8i3tFrvyCdSgNPiIcsarbkLC6dJePlOjr0sSuP4+EQsDVmfWB7ClkXmzlibA49CeyeRvpNDlc
/DcvXVHVpFVPw1Q0bQaCfZM4hzToD1JUQKRhtLqJ+ZuVn5aKk/3EwQ61X80AujW9viBXNpfare20
MNqv1OfS7RIEvAcJlvagQIPPaaeO7vbOCIPA8EkpEhfKzndFoT8p/08jMRZmj00Rna/q2wPexoXr
tXMXVTsqIV6MYOTe/RXUQOgqPp4zzihtDQjCm4I8lbvcozpC7+LTEPjcAxqbkFjHn4whvtJH/wLE
GsBkIpUW2MiDke5BYVBjvHNZznvkmSASOE1LJXOtKlKUwcGLf4t0xwaTj68PL+M8ONDjXBsNfUan
yNYAnpeaNAmsV//vPqeX6FQsQkP+oYsxDRIaJxJuOzwfEonyO11txn7uMW2Ms9z+rlymTRbQFREb
VcrvRyc0o8j9N39OahmEz2+UKEN+/nYDY7T3DDAuMJWpG9xfB34Ehq6HSuPTbSHia9xJCjEEb1VO
QHzka2yzT/D23zGrGGkOLcFV2QX/vnGR+zKbdW36mgZOG9yIXyIZFkvAX5DccKVJEjg4xLf4n7Sg
Iu9eIhJyLB8P97fa8v2yNB6hu1747ELxdZIKNki5RLPR8JYAF0OrRTUrBdpzzojhUF4AeYlZY/G4
Wfqw+7Ng5sBfsSctO5gdGOzqN6n4WgwlW361CKk8XmY0CvhnDEVO7jN+JCGLvZ+Fbh39+mUtqbTp
sqmUVSHg2aXlV5dSq8w/A336aRwMLV+IBhmOg7u3as5NBbAzvqwlHETKe8F7x1meWCiyRGwoYmij
yXPQN52uYAKT0eWnZSO3nvS53smOZwg7/cKHg4htJG87J/IO7S9z/ckeGkSRPTDPAHo4egLvP46X
rucTPbXCXI71/aaH3MVHXvuxdezqrDN++Kw/zSuM0LnOUt57tCQQvNs7fGF77NSdI3bx6GLQA6Kv
McAgxm9nabg9162RK9Z/Xp77g72TLrlugBP6/uq9E8HStKyeE2xyYt8a0TKsvIY/WBclk2CgnObK
t3hv893VwTIBxR6WEj4viBTLrK0K+iAwCEzJXR3Jl9DZcKetyHzwgkE1bskfr42PSSx10bc1lKe1
Pv+FAa6W/giZD4OuOle19UN8ko/c0ls2YpUJKynIuvVMjjrXFxLHG/VkofaAh6KIivntaawwbANO
vjYzglY17d7JL334kRoWcAop8FQl9RiQj/w2W+kpMOJp98xbVTjXBryA4cmuQvKyjOzeL5BfgnkN
FudrgLhpRe8BG+VdYkKWzvVEPAW6AZvB8w0LM70z39cByNYM4kDi+dzeqDPGC6SxYpI/xJKU/I/T
jjYiWNnX0dAwkLXaxs4znbASrwMOteyaNFHIWD1zRXWVFPhb9GD4G9va2xG4F+FvDJNxbvMCv8RX
RvnMDkJ9A+G6sXZnF2gYkZ02/EOsZUakv2N1rRutx1HIC2V85LiaP+VWD8R2cKKPBtMHr4pTs9t9
chT9oYpNxnNtEEfLtt8bbTTg6HlnrgufcCTBGdkWVYbZEiaJLLWXJj2PQ5n/tgfr6ztzbN1Np5b3
+tG/3Sdq2T6/5Ldw7u0enFpG7WbbCDzfkR6JQbq27hdIZaKW0RrFQTPrFP4AElU4cEoK606iAlqF
Gf/Sho/thkGLUPegQfHrz27EyMxYs6iQEbuTKzUoNpkVGdIUsX9Uf9LZXRuAI0U8X8GGuXCzVDs9
zAwteqmTpxh6XMu8ltmR5E45V+indRY1UO9d8wZWpr3B/B0dxxAcNz6U/JaEeeYaslLk6Wd6ZiDR
Fp1pBOWyBto+ISVUY8F+OtWEIIYi4j1zPw0NmWZCOeoHuSHF/5y7gdXl4q8uw82oah1YI0YzgX4i
lX5Sgx2G2SwJFHyQorKCcTadPmumYpkodWohq9DUh7tUiS1eBxSd+hrV8VTMeQRoi/vgmTVYskKA
JZPk5/1oeIHDfccbzPI0XPPHP2OQtciV0BaQ98jDwt8oJ6o5KSvN7Btmc8o4kfGVfrLU43tOgNTn
YAYUgpFDwyx+zre4g6P9oRh6HvC0MRx6ZlZwrq2l4hQmabEGUfguq+UG6z7Qc5lfGr7Y7bIOCvhe
5xPv0yOC/DfMH6cQU+jru52jqG3fIPY+5fEjPsKnT/9UcM+Znu/KhNRPJYOR6AFL4jjXPZ4qQSRJ
YtUqvU0V7GNp9vXrTQjeUSMzD3dDWR2XZZm1waKbIZ9MsdhKwHaGD4PdriFXhgX8tXhrTqfgfggY
W2Oli6+nTc9vSX5BPe+jla/AUGBi/Bq/F37XO8ot3CGB0XawUr+RCKrYDoJvgCS3VIfwFN108oHa
2A9akpspLM85K4K8YAdHQeU0+jO/4kVD3OeVdD5aMTFbnTo5++bI4Xv7t305yL0AijMt9FoPPQbL
T6SYGVHWvMAadNIXSulMM305Ap9+BhOdk9SIw89ce0uzXnhV3cc3T06JiOYDbJiOm/hmgk9f/6ED
zD507InMHAeJTFt8y0vBIe5FOzarCx3enSxmjh89kN0sqoGlIQvY+hs41MJlZ7GzmKQ+g06ptBCq
D21BLJ+0aLopktQIlPyDIZB+rzzVWRgeDCuj03Af5SK+8YonaENC5eG8ZTZ4bkBJXrCbG86dI0nW
1Sy1X7H9mTv4pgSv6Di5izcah4nBK5//ANiLU97YIt8T6/GlgXteJ9yc+304Q0kf43EfncD2vCXk
q62OvXJR9hFWlPxnZagTb3dRuFZJbIRXGgEMDxXJC9b6iRhRVHfoHYjpSQJ7G7N4M0zWFwHRtViL
ojVKU0We7XJEXw5Yy4jZ+x3z0gsQF8T+1k3DxZhx/BzYFq6Xay8a+U79kZbA5eO90EHNk3G05pJ4
FnFRRXv1EZxKID7jOQhFNDqC/ylC9473NXsiLDSbpsTI21UI6BBCz0L4FHZY5k1Hym4VML/Xe5OW
DyfS3PHINivgOP0uX9Igf391xV2gfVBHnxgK8ZkMJWH3W/7b3drFP6Td+QRFUA6W6LSol6Y18bWn
wxGchMVjOJJl91tKp3/zsrrzeOx298N0bQR9ni3xlb27a1umbwbkDzakpDmP/WxYZ0ksjFd6nPeY
XY+Dc/CfOTancGr8lwt6lLUZb1gIwrGMWzbbFyP/qv/wd7fCmGBXH3F9AZ/bgq7LJHJaPprYK/0I
clOkuW4i1z9NSPoMogcSyx4W5yoXrdJ3CpZ9o10DxkLjtZPvKjP7oQGHiDXH5/YoxtT5ezP7LMU8
CTYE6WVm9Eb8C1vv51R76xSmZDl034+IjeNdobNiipQeA05AJzjOyzErIVJ8yfY6SwCk9CQ1nc/e
VhdRLNf2ZlG+dIEPBAOR8S1oQ/nHhgDFB9voNBQA6Sy+gzACOaxeGQGm/dvOaj3KS1M4iyfw2KER
kKVDyPbgHWuB/GDOvc0w+aR8k/JiK82A3GjYP7aCItKyt69L4yYDHCFTJM0fURLTzb9JTORibU++
YvA/7dnLW55e1/xpyrhfMPcQik2gLkYKoQPIM3+zaIXPZgB8kATkp/DRyGOLOm+fUbvpBCRyjmm9
PuY6RE3o86iRiNp+dbaOPGVh6u5ty7S1PSpbTRcBoWgkenu8B2uYhL8iGY9PZ2bCEAVPkkqXWh33
SQkhy24J3XSsa41N4S5AI/EoSSKF2NNNdDH+5HPS24hcGD87Ob158DRNsjK0dQfWMpU7fcFpitmO
5/gsU4/iSr6bobaWwUdT1rxfHhOwy6KEvTRz3wFs312vIzAccJRYDEXqey7J8Ho/29uJMP1r1vcU
AsbYpHV+uofWW9RbVEj8sRZNMazLDOKsnA0040W30vQv94topELHtUlvyZIq+iaCyBdc/ZUvUyAu
OfjleqYsgxehSr4WirsWf+eh8rO4/C+P76xEnu/J7pw11JiVuF+UE0fvvJfHtewruyFvybmXa1ac
9HyEmZIfXsi5t1igPmInrT7YrcY+JPU0yG/eTIw0FpHVvj5q4TYOTMHrVU0962rHuD9vWXzIURsU
URn0l5+oojsRMu475hQmax8Udq6GeczWlVt8ePjRPbZanGTVvtShkx6yKD3++VPjyiiPi31bslmg
ycNDogfZMKBKkrtSR9tiedS7aGRWlTIGanSV3VBmwbjzCwD/Okd3pYr0p4Ajm+3ZuCqeQaJz/KXh
yOumNsiiY/854IsEz2xx2LOR0x/SujZfbLC4GJ/KlOXBQBfFC++/Ky8+yEB/VfuTo/cePA0FoQjy
u5f1/TxyJcHmqLMPzwTkAZ8K9KOrUMA0HmO4EtE+gqFO/uZ7Lw5e/IqEGHnJVX1IGVyHzDd/onsU
MfbSZoKSi0KXy0SdRDJzdQUEYe6CxZqRkCd+QdVKnyjMyst4Uqgj5LbIxCTlsccQoXVNQjxvoWsA
ke0scuLCcqeEQdqiogoeFPQP4KN2i7jID+tnt0TFoovtTRzyzqXqAmnNdgZp4rXVzJ+XDocyHpMQ
g9juEIFfqKBp1q0kAAEson3sg0Sdvfz06x/Sz2vCfH7WDlGISA16906lDiyiF2fRnmF00psKyxC+
3BSj0/FuTU2qrixL/Ojkg7swL5FKgdCFF44FT7iIUE30aoYeyiIKYKh9K2o3O/+hTKmdNLbNecUs
MWWMbFls5U6rGT1aAD0svjJz7nh5AkOMpVfv3bGZ8EdLekadWAmhHuy+x95FDiRa42227x61kWd0
a75A6bGfoC9nTbe1XNOuRGqzIq2D4FMamRZM7GOA4tCEdsYkvmFzhh64XHoNJysrm3BHh13l6xcs
mQflIugmWMXFtqb9UZCUS361gX0MDsttFt3UuTJppRYw74imQfDqiXKmrHPit69zqf0qjgx+/JNp
mn1yKWW6BXvLIhT3fJur/WbjgUgizWYm8hFq9jWq9BZlCKfFWVt3CGkndavj3gkw4jGA9K3mlTpe
JqlhAUWN2vV4x6t7MkZmO1umFn1bcCWJPKA9lgrc7oh60GalfIGdqxSYUPxVtzaJed7WWilsoi7X
GYcMfyXP248jfNwFq8Qwxi6nwdX+b7a/1qwrXX3/Cr64NQdioZHBrNUA17igdJwbVr4QXVwK4yaJ
B/DZtrqa+A5d37F/QP60yg2/M9hmRs5T4GQHdGxzL1uFAkKN4QOOeN+U9eVtnBXdZT8ovE4RfvCD
NUiSIxfFPiDNZxBDPiS4oZBT4A59zl5XsJVw4be2iRWY3VvqhUsUghdcNczC8EEzK6evR+woqHtu
L5GC6hc/FkcKUitZ9zmhnXOlLW2vcYJ44DtGuJW3u+7Xsiif/sRUCa10SkXgEcaHuiLT1MezEkl1
j0CitecTu40pSAhGprkEDH5B/H//omiK0g5inofi53yDiLyZ5PcKxtfwmFE/qNrEhzKKO4rCY1hp
B4OaAxu3RwncU1PdqpInOeUr10TdssBUXzngh6vuQ6NNaB+wQyLcC/cTrtgm7cQpExdsG0Qe2ikf
ADs8uvWJezHPV9FZpD6EM0lZKvsi/0NZ6QEvhjWcQSUNApb3TdJ53ldpLMywYnuvauDyov4lucaL
f3ea+YYm3a/FBy2bxLcM7xKPGCKDF+ahe9a2ReT/GjBe4A4/mxMKYGEj1zd0aLOB9hoHvXAxxD6m
XLYM66kF11Edntg135dowRSz00LiADxSxbKN1WyBQZPwEZXz5zjUameR81r2erUvHNHqwSwbsKyI
YRgLGAT25qK2wEnl1WsjtnQCAGlhz0U1XPLE60jyOKRXdSZ1V4N3j+47yuYcp/BrwNoYeI+oN6dr
5lsUZHXpm9WCVbFXmk31CkDIqrMF18s/W+ZeWUSuNDOhPpGUXY+RJCAh1aAvVfRSVLp02nzGqI0t
eJYslJcMR7GWgwyDhHkLDGPeEWfJ+iw4e2R1Sc7owAtMhQpZYNtTf7KSLgEXqKG3TvC5YRMvtNCs
uxoZiK2Zajb8pRLrGjPwxvIzXkm2Fk/zuMp1YOGLt6H86C5FoZjt9gCDj9Q9Zmkh31JNgzz2lAMC
YErLpTUwNGvnEI1jNa4FfMtWmcpd/CdDg2fpJrFL294Iz/cYqsyzI37dn7B9lhNpLBbcd+gTSLTp
sHBNoFou6LJBaU6PCkV8T/G5gq+smh8qSEjFkV483lt6INR9AlCJCkzrD0nHr77CDLdso7NWCxeD
ZFChhOVmu462TanJXOx1i09zNGu98nAjxPgqHpySZGFNzoP2TJlLK0mcbOHIc1XY/vZCYJ15yVlO
5VdnjWxgY2nP5cCrbwU5SBpwN4QvSt6RpEEBGF6uMrJ46Tfcg0AodSkZj74EFvh1LWSpJssK0LSZ
QXnXhg6zqUOSKKFsA4VKwo3TA18STH+uVChXXlprybXHBvFmx4Bwh3of9+cSYqU7h5D1t0ujPiz2
pEAzPijqyx0sAg4amTHp+0xXHanZsOYje13jik1D1JWaDj933PrITHTGH42sWHICQlYAfZOEHvGw
soVRhdX5CDI+ZPgt/GjNieF58t7Kd2gZoitbSBIbEEc4GM/AKmu43//6mZBX/Fsw+0ofP9G4TrXY
1vaF/WuycNHzFVfTtnYYtAlP/jFCO6LXUGD236kzB/dOfE2g0YP0U6TkMsTgIBKnY3PlA2rLsdKA
BQ27PPtkxS6frMV8f50sOOWAvy31ft34+V/cCFytYE8F8BxdLuveGGdKXB+tXHwtPTrKd0rnop3o
tIeOufNDi0s2O5tFcLQHdOVCrDutPiUXt4/96mzjvHsRhbi6mbH/PQnuXO17cEIGuaLbmX6EVves
hAhat17MTauyWgk7Ypj2nMS/VVy4la6pnHKAb+jCWr0CBWehGxHfCL2F7A6utIyD1iRdOhZRSwGR
3tYWd57U4ArgD6o4+NIAWPmFA7Ifx5KTRHR24jR9sEZBWV/99Z3X8vxjI2wje1GQfxcUuKQFsWHc
m8FBLtkCde8mqvBGmYk8xc8KTYrY9DfFd5OenY/oXTpEJ9dWFiEsTo0hm0gGqaGnZzIMsunnUAFG
pIjJPj7lt3qGgCKhv2P4ZyEr8qr7ditmgmdFj5B5PXUKD08u0Om2ezJSBTYBmtx0f41cCVn9NRuh
2MQN3+OyHDPeEPtwvpOE1UUkm4UC1NKuvuTqX0rvFIKX/AgHfhk0rxUAZEnt3YE8+1WoiPLBGeMj
O9vRsJ7/iiHzF3AlqdWePWqUDEmfJJh7Rv7/yucmUIOzsCd33nSyF1NGI/nZdztXfSq7hebyLq96
zaZfbS11EyCzPXvMi+UK7C7pz5xXSH2XEkpKHhxTeSaPswLZgAbmdLdlkfVCpq76vV8gplXt3Jji
rM1rohg/m7bpdfHdWIdjbi4cz8kYA+0sONpi6QFVtlkXq22UzSq3yaQXd309ULwjIjiignsSBdoA
HYNpot6pYjJ9wuoiwY/BojxWie/x6rI6tijpt9N1wzMEHxf6/fzWW628/7aO0iluixUBRFK4tOkX
bOpO5UVecV6aYW2zUx/5t0p4hDiaM69D5WdiTqYIIjyfW3amn21eOWTfUL6OzcNb2CliscZrb2ez
dXlvCgsZTfNoHkkWa208QOAaD35vCzYSWlz4oDJwWNyMripSvubrJ1qllPsDL8BSbDViRcAKDzZC
rFyRtBplyBW8ybwkrw/iV/XiwdbfUhmo/f/KRdDc9VWGLNzNmFu+nYzs7U3JDmsLkNdpWRQEgA3o
mYxWm0RfZk9k6ygm6lNeHS4k04dWROUxiJs92otxm2v+qg0m8CSQS24OBRxxyklnb5wO+AIXlJG3
HkOIvzNExPGpj0e4ozhjCa9YnzzlM+7FeBOaCjb/0gsX7fUoVmtVGHjuZ84gSWCJ110E8LKJwynm
BmX1i1e/GLcgTXGD3XUAa7WThDbKgbjuHl3FekmrKeHKZAec8UwGOijsYZXTRnkl3bZGq1GnEL5n
IM1829NOU6t/PtqxUPfPhoTGKC4ufeKGXX60q/z8fAI6wSoO58TC5xzUtzn3b2vhy6Y6i8Iv/srp
pKlE8NTxc1UP4HLNKEFp4LkiBsKZNfPMq40/8SYgJ+XoxraIcMZfpuzQXpFSfF4H/2QpTR82nf8g
oDIztIeBV30mxyH8Fnoqz/DaXqXR2blumQnoPaSuXjKVumqK2uYva8fT8CeKEWfRZ6WH8UJ/ZgWO
OrVvPqLDPpMW+JxITwuD3m3t6dCGODeF268wxQPBGJrBj3MCjcf85cu5UTdQXdx+1gl0Ne9/Fm7Z
zSm8M6FNsFh02josHxNQiTYaTj/5bXP0uCVH5RgAoeCw3vdDR0lv83OYD8X10YownVoRtnrUVqGs
watdqBJHX4JB7Q+yPWVFKhUH9YtD3UPKPvHWwW7WrdFkPD4hXESwcSgZlMzc+xY2YlRDcDclZVMW
W2F0nJW2Em9tB2rSGGQLMRTUuU69Aap8SMWJHjUiiRbtM+heVT8Sk+tC7AYovfO4a/FkhmZRjPQQ
tPgBRBSF6RmyrQBaG6qI1VyIQjb3Y5GEIdcerVLGbPFxOOQLYNvHyrYkRIUVPJhUsahvm4sfq5Id
XVsg9kmYNiRsdKa//oXyUKPuXHi1vXF9Uws17xPqDy9DgPTjugfZQFg7qVYl62Q5F14oHSEm7fQH
Jb8baxw8XD1k1oracU3kCtZv5Dji8Xe177V1GtyyUpGCI04u+OaQexax5ux5dY2Xvqi9jpqMSCCz
6FxL4UegKJwNuetWPiI6yWuA6ipiH0uLolFNkS3Enm8iDt7Hcr1ejoaBeLu6HgcmCXNETkRX/B1J
PrYX9V3iS4pudQK/9UKTxBvqATZfIxH/OmZGcPqsCYdu0aer+y6uJIMxwHlYfrJRZHCoM4KtBwfA
mfBO1hTxOia3ex5EVOcEx5bHSiGNYkzf16WAYVsDa4NVhlH90pLtrr1CmuZ1iqqLq8+SV1nwb53q
bYh66pKDRSauZv7unscxyEuGOtpHgg/DpP75/UaO2Y10iAtyFs3a4qiD5+RaX6Y1R/Ukgev4DzCW
h+QTv2RDkae39nKdiqK9K7EpquBednmajIkDOW2fF1BZklif7syA33sZ4udkOVmK/rzJROLAjJtU
afNNxMksGMFHFA2nau6iXCCO8LrkwJ8/Q26qMQPGf23jC8VRKgLkIUKWyC9g4icCWYpmUUkEAqtZ
d1l7heWp+TgZ5RktqJAfnKWZhPNkK35xz9BjqVDAvCa11AApMkVwYSaooVcpPHHrvivxJg+zBpMe
R/SphMFzFsa9GmXFOc+sNrFri1LsWMVvg3Fa/zK8e9y9EKRIZAR+y5Fnp3BXQuUIK0DPy1SzV3i0
e72+sHb5jYpWRkWu1fqEv4VVbQm3wz0M3chsoqktfxTxNa8QCEeT9kpmims5OPXjFxXN+HiiRqPp
d6IXlwaCl5KAibcgXqanun+1xryyEglrsWB4fl38x646buUSfGonbUGpUmzp7/NT0kN+zl3uc6ci
qK4zFFMYp+IKkDPk2XA12rAgGGA1ZM+HgM6M/XzVSToXRLr698knE8pJL1PszuXJB2K9no059nof
hI5LBJkm1EV+C7GZwU9btF270OG0VVmim0n09Bgjw4klvejydP6DbpeZS4BcNSCZtOXngvV1HEQQ
aexcdEPZh7FSuxvwZGvj9otdbjgtFQ2MM24G4o3zU1efg06YsVCBHvBKPjdayNAjjFDTIeE1VzqK
NwJ34iVm2eB1Fs5lj8DL7s4OZUiH5Z9Mf+24y+HL8sKe25cgnzpGCIouKpkTpQrrh+qdyl7g6D1X
PyWwHponRokj0DNxY5dSYCXivpPkEk/dqjsxFUq41hok/bq0ArsZqBgYNGinHzoorXLe/d3haO0A
rquZItet/FwxcsntclDbh25jyune3KHsoipXNgP/xPJRq2NTOyTdMPS+6GTWh7QeM0ZFOu/QWWSi
Xox4VlUREr/ceWovwanSOvDcKX11t9eSFyzqbxNxiaihwDyHQcP7Ycy6wVOjiAQR8VkQxStz795M
W/yESYE/HeRh4iTeCkYD10qgp6GXY2LkVFVeUh1Izv86yuXKEZWmhExTYpZtLlucZJLeIRXwP7YP
I0Xq1tXakva4nxspMOzQ3fi9oDei3PN3lQOYd11QXCIeYiB7xW1hzkqsApv+CLL0xdtzhxNvL5Lc
XaWxQMf+F/tUfhhSA3KhXxfdZRKyIVY6ezQAPKfC0Ox3UR5AJiqhJ+lMGtAa4qSQHMKRVnLcjm6W
R9l6QnFAPpCq7l1lhAyO8otvf5I9iZO/yWmWRWADqa9QLKHze7Fab4ExUHj+sUYnleJKvqoiaFcX
9CZr/pGdCl/cqI3thXaMety8T4nJyrzjIJhZuDNHjBIQRabTDU2NomAiF+Ems8hxCc9YQS74v7r3
GdJxJYFSB9jT2Ki6+VMb2YnfOV3ywN8P6ZyMIsHGXs2Zp1xaVOya3rtSEdGcW4bIp3mAWZnOHYGh
I5KPSpUpldmjo5AT+sMCVyUvCFVCJx36M/7Gl70hcoPMedrBB7YcYcS1RC/56d/r5CEkDoh4QBzT
EzjgZsVcCouTLCASHVhnQ8hK68shcu2y0GMUtMEvnTyI0yiUsLYBWUinaQpKso/QclvUowJ1AGme
BSnJrlAbaTLotRE9YPsuYx4TBTJTlxGKvDkVR7CJN33QICqzGhrWRCkWHkQXpDIFWoV4U0UGveTQ
lDSghXrWrfEooyxhIBUeUAV+WxxOuPN4pAe5RGmWOK1zXxAB6WxPNJNZhtJC/y2jpBvduA9RM+K+
6F3RtFdLa0o0xm3xKaR0gbcL//d24BYqA1iNKq6fH6XC6xSxUr7Ccz+Ees5sBNthE9gm8aFYd8hK
b8MWs7bl9YFgkeox6YAbJiUMhHgi0q5hIl2ajL2LbBIBCLQB/ElPuxseVk/siMcT/KBHq97cfmKY
p31MzgxCkSYssNVmQBvgk6tGPm7kdzCkC/8FqMoc+7/CEbXxPtKxS/nj6ODvHK+AB4JTWNdLxS4f
aaHpeJSS2ycDL0zM0Hsd1fk7gfuXpcqIfqVnAD0ehVhsfxKUBx9hLHMkpjVJ/aGnOj4Lf1I3eTv+
6EKo/mkiGKotAS5uVsf/tcbBnEBWr6EOe6Om7RZcRS+aHCpIRMI4JyY5z/MWFaqseD1GFHwKtg9B
q7TtPeW9BI387OmatCdlZwQzjXkTB5i5a6RqO1jCBXajoh2glCfczj+GShFDMWUm9VgEnqUSQesV
E8QAiUG9Eevdofk7UIK1Xgj1aWAXG+cS9Wv9ncNECe1QwO1rqhBif3mMUnrd/lQrijXl/7oJ+yl0
5rQSOLl7+dh7Yv7lrGjOHgo5HYWIRoGHjlpvRYJW6i5iwni6kbhzJaGsk223QFoFOWXzlng2kRnZ
as1hPK3MV2zhpJzb2XzFBen2CopspeVnyaofDdaKVzkxi1/xucKWXrKodva4lXCSSCq0DYgtrwL3
huwX+rRdWnGzgqW7PdmwYny3v7Zgi87KRN04xklmAM8if9qrB5oYTmqyfhSwdd2D+NTZXFtzPY6W
JOOsp6oBhtzNHQUvh/izaOdqtXqAg602geOLdqhlbRjCBbvi80qSmi+6LAKag1+x1ucFv76PWW3f
JDOyBnwdV8lRHgCIB+uyPX4vvWpLttO2u0sjj+opxVhPZ48zmJGk3phpEuj5Z0qzCr+D6Rmk1o+v
H4HU7w8II0k/hMzw9mCJyCrd/LYkW4iCrGoIcNeZDt+ljZo5xc6x49HCt9Z/094/nJJneATMKx+j
2xRpiGOT63UaSo5Dmzs1YqNorSNEDWHkDJGgzHqQd9yUwRNzQy9oorKj0WHWUsaafez+jsAUISe0
R2hotHo0zfGBCABOtOXxuHq1p9ULHyZeF3rhX91Tg4VT06nYCAuofbz04lHde7s9CUVM/wddbZWp
NLLKunJ8Gm1Sj6o+/8JlCulUGTQ2a+wrzRFUim2uDx9RdsUBk3LN4gU5NunxJ+atRYfSJGckvyBN
zm1feXznXrmx8Rf3gS7kTbgbZnwviWt4OYd8RU/JUGRxEhQj0lDxCE50IcgV+9WwkLC+nT2SLzPI
iOXyR4QeG8eMkbB9uVT8odMzPrA5GJqnyrcz7J1un0G3TdyOWMTSm7Qf6fN4mIJHQDpWpPOLCBtO
6KBif5NB2hqfNS3VRmzttC9/QioEE54dvY428e5WCk7lyr0Sr6+a8zAJwLar7CnLv39pcaTg9zwl
QQkgfNebM8CO3hiNpF74CfPZSgexG/Uf5aiznuT6P1PIxDJMfHVeksvQHLAgMkV28EIFyWuZLSqx
36N8PklYwG2TnIWIMeedhP6YjB8XaLB2lFWXA2SHqz+ooBdQVyJB6L3BSS/yTbJ9ujWpc7eBpjDP
zjiDM8humEo7zwFA1q/ILl5/h2YhB5qiOg7+LYA/kdptiB6ZgwBWQI8I0DpVgt71uWFjIsC3QqVZ
FXLJ1hjw2+GXVIWt/KV7H7+FdVyKfoy4hkgf1/pWZPH2c7xZvLrFowfHzMl7SwYAUqicV9rgLP9z
fv73Pm2siBnglb6X3+UCWX/JtP+CCoD74CBUyZ9RMTaSyVIQWD/28/t6nmht5Rm1cvcHO17x+7I5
E0usS0hcfvIuCdEryeQSrd9LBQW4pSj1/bvMsgEYQ1it1Iw4lDjCpIpiQGeVq793jGPP9l1N8E7y
9e5ZXNaCxBSD7WFGt/3eGL3s3F8dEfvlnUEAbLdMy/qRq+VIOvpm1nzC4Ll89TpRXiQ+lanJtIXv
T80pg2kzb1xjMsWN1M6LisM961Km4WH80Q3MHIk7IHI/greWToA9911knLv1vdMTc4eOqYBNXW16
PTn9mS0+t0niT/RZt/JRpfHLKYqrSZCGPs3FWsubXzITsV5g/BVzJQdhA5EzPgddA/ae47oFc9k6
GXgVQ7dScp5Iypw43e0fMebSgmwX3ZFUiKsUIY3SEgMuyN8uXArtKPnQWx01GrzffvoAsLQ6tghg
D0z/hdhhQ5z8KqIxj7kVfOk6tuqumfgz65bLeps6itl/BCLJChjs+fUIKxOGXWEg+7+rSYsIEEXC
49NPCUCUzY61Xvqgj9pOtaTvE9ycTISEpvYkpOav8gZ+hPitQzKQ5jB1S0ja7pTDVaGNcPFKg9q7
EXckt/huY9mUIhMZiAXuuMtG2mR+Yg8PDkYk6V3GVJyIVIVGjybQzwjRjLDTb8ihJmhr7Bs6H6ek
Qj8qNNO8mIu87ClxZxpBxRFC0JyzpvhWwFnGtWJneTerMiePFccQefJtlDrgV4FBE1HH0NFJOQkV
aQwOBeOyQBqodbJ1teLzDpihK8KjB338X9pKpiPnGGI04vqy++QVC3wSHixCzv/JNPPPhf0ymq+4
bvygT2PP1lsixa0VSo20wIW7l8lh3hV9kC/umiTiB2omWsMhf1MGnpoxaf3N76+usEEe8ZCFb/Re
9HAHMa6pAxbLlTvdIFQjoY3KTNDzHAjMo3Q4vaEehf4CLDGDK10xHO6HV4a8xlgjJBgO7V6cY1LS
c2bDVETD2qYH4sOMcx/sOGz0OuKZBIkfzUTTYqnyeH6MCkjrvGUTBHccGO54eq2nzpO5faITEOm/
P06xnOEu0m1z8k0/3jOkuiM1/v0mUD5w6ZEQd96ehsVDMLsj0bKLf9hVIWIOi6KR1KYruC5lVnUE
y3Rd5K+XxlEyEhcbksRMSQCjgCW8exhhfscu9fGhVYbXZXAC+aKeywLL74gudsTgV858BX8OzKLK
WGqpvw2ZwPBt6Sp86zIFm5lLf8Q7vFVq66bK55SgIcUZThGy9Q14W4YNzY6MVnBZIxBtut4Hilii
hdKHj0Iy/USJU1WovOP6p5Lmj3DzM/5nj7ZQ0tMUO2X+kR2yaPAmQ32GEtVB16vNCfJIl/z8eueG
KWl+5+bi1j64zvJQGXkjgds7Nwjdr0gNgjYipTBACJKQt8ZNMhBIBwCOjrCS/vXD9I0P6DT1tQ1j
o5SJRrxEZIgRczjPPMtQnygIIytqLeUt2nnroj+6xv8bOWL2c1sNowRuhxeIFwXj4YbJnecNcNGc
k8C38JcVWWL6Cy6GV0HGJGUah7Z/JyXwqo/5KNRahpQSd7M72vB/IMf2nvzNBQA6ev8DuDdwcS+k
n4vNcOBowSJ/OtYjpf3Ei/NXlj8YCJle01zkH4AyWaFu8fN8ue5Mq1j/chm1RZMyl6qfcjXAXkBN
qVIqLdtGY4nef5aJquSlq+sIxT+RoRCQxkz/fq9Pajjv1O49q3RN3oANUZ9y0aqA5Bt6oUis8Dis
bgW+lFeb0F3+W8EVqZHH3E+tHVw8EJPa7uBebYmS0r86Bzhd1LU1CCdmhrOGfg0P/Tb/76kf5aQD
qnYT487Al0/09qXXxa86A8OOPV0GL9ls1wkolm/pC6j6BfTftnGfU1aJdOxejzVXDg+DACuJoTKE
AM9OQDNGeR13gMtxYYDScllakBXs0SbdlvBIPAQ12sHss0HLQ93dZtRE184TeVcyWYs50NutmLe6
uqWvxHmBzoBhnFZStgdG79pZHq0eoQGMD5UCx7Kf18X+U1niwkkb+Agfvj6cK5KzWv9BrmerFmPL
wa6d1qjAesXnQWVlrFEzhoVmncrUc09Bim3o0JXeA6Ne6yvPqey5iINP25lE0s6uE5S117uE+y2L
3SAq6aDZdjQ5QyhX5usrnPECIrb//iztwSWjiNcgQJpppmARP9zeQNpyDLJjvveHlNHTIm24T7Ud
uD7yG6XokHXVU/UaVAWnbsmQumEIdshnRUkbe0GfAe7rfE/gvnZMbEGG+8CMt99E3aPGvk6pFkcU
huM35aidbf0Rk4wMIcRBtEJ0LP2/CSQqxHAHTmZ3Y02lbtgj5GCrMPQpjZGx6LmmCxt05VxWSiBx
fiBv9n2sLJp9sMOlfWBn06Iac1SVKjin4LEDxeBCWAJf7Q/nj+7oGxDs1e0Ng25/XPL4ynYwCk9/
OvW8h33eXAwYaNwqH4nPXk11c7tqo9qTei2viYxCoc/yzUCAbYwjN+Yr+CMRIZyjroQO4p7bPUo9
ffTHw5nNxocgG6wSQNYRPqLLKcBYec/pSUwrMFeROQ4xfeNOkEXou+/LNiqYmqP+UDyBNV7ltuqP
QxKs3l4oqLnjeyfeERYoQYOxY0xMXZCCfqewghqT+yNWtnt4ZypwuwFIaH5zSaH3xbIo5WzMpz7+
KmRkyoNAI5LwQaGVOMUFV3ZhFFH3okb8SXRu/cb8+UUf/dSOx0bs/X3cy14yw3EVCMX6Ps6bxmlf
Xl6cGKW7aDosOzxhGL4hTNOGR1TQSPW1pGnGf0AUlIotbIXGO8tItpSyJ05Gue8bwWsCG7z4r1Sb
xEHe9PIDJSM1Pra9ckGSIwXoD6w9qMKf7fpz6gUQVTdzi8syI2WCe+mtn/ytM2PeZtCt+2WJQYzd
Se9PrqAvd+873ezesmabtEqS3kBKVFq+gFzPW8wrMpQiY/5VVm7iUKVG+3Py/InHP42UkQ0wXSlb
8Yk2u4eD4QJYNACbzlurz20V37qYhlr0NjVfDfaCS6VN+46UVkBuwbsrKEZ3R0Brj70rwiEabOus
Ro52QMZAAarEML2FG8vb5Zf5ggZQ68l8f7BmL720G4+uqGkHuXHSQhsH8W4nJ88oVhhl11JG31eI
XNLuDtQmahoa4Q9g4v7SHkcuXW2wQeqoarsK6OMnXp60FX/pCqgrM0n2rjUon8SodAxkZyUnw21L
LAPSdzSeGKkMnpJbwcOidhZBYGKN+THPBiFDe9lbwTRMM54mkc05+PqJXdfk3Q2XktxshC7dh7zz
FbZif5TDi0Xz81eJOScHK8UKXKrdWlPG2kwD/x2L977/+FteRVmMg5yq2cZ6naoGxnoEg/FzxLXI
sk/HWjPs0D+hwyiK2AoHoJY+vsfHJbGbcgLVcwcEh9eM3ZZZ9Phm0/VcBl35/Npo9/Vgrsy8N+Ba
bexFtsKMnfTnvmHVsqaeFjUm1pr4co4gSQOuWIYtsS690fKXuFOmDqMorP9ILluLX/ZmWZXzRC99
FccAHUE+JI2zarypjcaRmLgXV28th/eZyDW49kGgPwmU8eKzPXJsxWx3NoecveT/C+snlmPWqyqW
4yu5/dA/P3ecLjaiR97PaEy4bw7dwQpqVJKrnZ4ZZ5Yyygor5twf2yo+ZR9f6SHIrfNFOkiRIfNF
uT+DedP2R6qXuYNg7L6TBHTOasv8EkBSCbL3y8J67aaMDg4DPGg/7GtqW0UCSLWGVYSoIGf/5UdW
uArAsgJWV1u4T7CN7ikJCB2z6wKdCcCErp4iHSiFpdB9RqTJfstI3Es+V61Q5WGs53CJ9/ZjUCMS
Tf+NVDFGggyXUtuk5qYPCiiLYBZABKxM8DTwU/hZIQj7Rbakl9RVHaoUqwQ3wWRY0weyyvF6qkmh
E1kCkaxLDdUMVsFvxFftNE7Sv8bwuG1ieBAL02dVMq7BeuNAGYtuSWbz78CaWBp4jN30Jt9+3daC
S6T6RsAbx7c6GCLX0WA635DBSw3yDB7jKqxZsjRcALjD2GhS8shTiHsSNWGj5OJGKR1SSXSAa5LN
paXZLGGyJWdH5UTesby+LLvWcB3bcgIqOmlvrMMr8/Je/eaCvcSkjLko3d1ZI+pxdfAAZIcC4HoM
7EwR4JJFHpngwhXUk2q5Oh6noxeKLiGIOz8UuaiZK0Ut8l768NAL96673ya+bivn5WelSygAfZyr
LKSj4Ncya5AJlGlU7ahzOgUBCEbtm3YhSI5Cp/ETknHU72LVt1N9biueVG4ePBVCfszVYnovVecD
bK8vUGeE15sbLhlezNCzjrQrttWVI8LalK5ZYdhVV6Oi56jCta9EvEVtIOSXud4ZvgHRKllszwVB
WKVlqZFjyNKzHUrh3UtnSTZ/pME7RyakLKLRcODB5mAqtKYD3L9lFq5qciBLH8LSbtJN82D0dUMm
gO0nFMUdidySC6UA2Fae4YsGrdsT0jqHsXdqVMGOzzaKsHyuaaAkBEgV8+pdq/SVuQ8Kb/XLI6Ih
nlwP+DEycCOKtL5NYZWfqD4PmMgV0yTEeYxyzjgC63HDp272P9fdpnujqxcJa8j470mRhNxKe2HP
7MLbSk1hfNhiGUag4aMIBzHDGCZDuyBwYu/lhtdPzXQR8MF7ZpQ482gaA4UpE79O8SwRdEMxvQPD
e+MdXK/u9ryGpxKVhe0wJIlYP+o3B8JMv83buzThtB7QTE1OsM3NCumnryVQLzdI384cDOVvAjll
xCAu2JR1MsIiK/9cWvYHICe+a2EQOgxA6rKkS+bj/SzC1yeFyQLumKlmV7Pd/oXBnAMKfsQ0XQcw
5uJXI2BB7kd2NAJhrZpdu7cUdk8UhiCHuQmyK9QYtcYi6EC6gjKflCm6hsI3eqNEVAghOdZEdohJ
iaM+ozQQXKOzU24nvH4XaTsKFQPdHnJmeWYtV/q3lFTl0gDw8QrfmlP8yIRGxM5E4qU5W5ehaLw0
Q1JRxhhXfojaC68J61TM8eKeBuVAnTU3m4XFWPWLGT3SBpwNS/QR49OtG9zcqrHz7PPCI5x/W18s
N0axba7Ah0pkHbuae7hWUahGIcn5GpKqmqeHzztFFL/R9urajo/gLWmpQ5OgNL21dVgg1kvy54RE
d9HlqMx4L9oRGsBCYDjcg+ccmOQU6bnVVKUCEBUzawWnZ1t9njjuqQUbwcjItYhkupwTkLg4C/tY
1BRE4aDEg+Trhpx+Pm11Gw1bvKvmxzcvNvwmgN0eWHINQu8c5qRdcNDVqB+sj9OGarPdCIsxOvce
GXAA1aawdRDmr3QhrLrmfKyI45t5BC4DlWg0BRqI3Q6t63DS6siCJij+nM3qu8pGbBZXpwL1CQB9
+tJ9YpD+RH7XRyoDruhKIjcUw9NaCzT74gzbktpNnfZjqsBnVnFngW5POA9dD0h9Ay+CXuSbt8V8
+PQvCU/nw/BUszXq+j1GPU3yE3Yjcr0FkQmHSr+fgY0SC13NUQvWMRW1L3oOamL5PNktn26I3BHO
X6jog7JuRfYjJp9CsVsFNN4+KA8WE79lAE/znFrIZTg+xM06j52rxFhTu5hmmfntcL2p1NHLB0IL
WqjgryFhX53QyQC9GzHq00ooUkXnE5Smu7zJjsS8WTEniO7yAJI+HMp8q7pXwMAwuA8D8TVsrcib
qdTczKLNKrpAHOrwijV6hPXWqS03m9sDf04+26SHKWDD5RQXXPLHMKLWa9xMkHfSK8V4jlj/3Pms
nSu+rH7tKBQMxwKthVw8BeyYkIEb+H7HPJ62Yj3mjmToHqSKonEAf6PElyPuuOuxVh2FMFpUJ0A0
YMJf6jKPTWNO8JOG8Qxb71XPMGVudg5BKfMdxJPGp9kVxYpU0qIOr/RKcayOBmL5uTTTeRR2N501
ozlE8f+Ef6W+XyUE/pL1XJWiNJmQbNyUNsmHM6tlGkDDO92NPKe5mud591UemFogZk9WE9H2KO9g
5Asgn5yD3EmHzAyumbvW/I/JL6G2p0geo+3C/hpFsQYsL2Lb/hDD2bX4y8wsqmCid3ZwrfaHlMBp
2RzVTHS2boxEb4Cm9ySUuEBF728kqEJEUCQgmzb4PwyUcPJMbwj9bzkqLke8OQk2kETSbkgNNZOo
3W9ZcZbuK3T9Lc3u1d5fEOX/ND7h0peOdzMVK/bAo2ISeFhZWciVupyDxq1zkzWQiyeL/+p1MG56
CEuIhsN2uIAZoQH3bs101nBCyArIoQ7ED3AesxoWSJdRtJtBRg1iCqiMR0pqCwsinjQGS9ZEqNNW
Bx+GG5HGnRzGx0Z3y6Bi+EDgArdXe3BWvQWPEL4wpdSxLJ0FnTc2VD7sfCCnbbzVs5YVRS8n1YFx
cWBBbjv5FhXlBJzFenIQHPwHb99dMnVHb5fo+k1y6prs3opWiHU+wUkxYT3swN5s6LSOjIPKinUW
jlBB4e5si8GGe4XprE4L1zGUWfjOjLF1vfR2m4TwDvD6FIKoECdmkbeUgb5ZlazXQfkXiInqn0jv
rV5kqDXSKCi/FvUaX+Xk4m/Lzb/uQ+gHXn6M0xxInU+z8YmMc5BMN8ks7OYp5ysFNFsWBNRK5I1X
jpTtDctWroIgri/52P8oc7DHwOXe8Q7xPvoZrnBetXO+xtVP3p5NyUkghAAkuquGTvRR2ZC0DToa
MSDxGvTmbQbgR7sZIkNlDmH2zgd7gUyF/oEGqfwvASWn+J4K2ONC/Bd5wltSTT1RTjFhEmO0n5kU
/iQiMK9N7lcbM3HfOCIbH6mNjBhNWlyZyGcBEfni6Ps/wVtcSy62jB/ecPymZ7RS3MMgTVhiEwgI
ZL0/ILTIwFA9to63/1mFSmaicGms1m1i5j8HHe+DGmnVTMyc/0JCKvQngHu3TgROeKEqZPrmBS7F
7iszE3KnuxaV+nUskmFRLzqMaT0vD6czRGlbUBHTMWolQhdLzqz2mDC8z+vzBUnv72iPaZziHi7e
LgRTYkkhUOo2T7t1TByubqNJY9dkOQIReNhWW5hh5oTII56slWxAN7i6Ok1DORDK+xOzx+p1FW7/
5s1pVu4yijarW2+F0+qZhxoZFQsaqOCCy48vc0wQPkozMPmvgiIOeUh1PYZQydnQSQRJCw5WfYlc
4UBPLiVkUex03hgBFn6bASjEyJpft6Uf8u2HyAD7MQr+hOG6z5IvtcAizPhRkDue0IldIWxcVhs7
aIhECefYnz3onT7cQsMvEMHWMdc/8lJ6Vzo2Pp5ed+Ip935H1fQ0XOlsE8gyg8AknG7E51MX4WSB
QN5Ah54bn7JpOL5ktVMfM/SS68iwVdDSmNdEw2ejE+oeLWUCptgApb2hBYe9C5gbpOarCMovbzBQ
BcOuF2qMberml1TCueea6gSftPU4zDU1u3TcyQBJG2iMu/D/dfiRZa1hptiU4DWyoH8AlbBoAgvQ
rk+6B7rVpUEmVtaGK2FvSWFb9wF4uK9pmhDUulJg2zuX2vy9pen7EQrUn3UGO5SULpEQFoqw8/NL
r3ZA07Vfi8kkHPtHu+K+9e0nVzE7509G7o58OxGbgyinPmQTEIFwuRc5v2uvt9x/oCwvYZSdIKi+
d+371wSHsVCj7xCuH1lwuRkH8NuHQ76optPDTwsnmB5rXG/gRTtllmAqhvM0rVcezx8BCSb3v4uS
OFX0uDmZvzVhQvdPqN42eBVygYaPbFRmr5Y3wEcdbJo8q9+8GAh/SBirovNnA2w+L0VAOnkdTuAv
SONhaUbvfL6wHCynrEE/QNzD98ukgI12dy+b/hCa+FLImDlmkNDBXMaofBELpfgSmdGrtADGlBDG
l3qn9ZkbDLgj1VvZL9+ma1F7NxxAJDf4HjrUwQLaDzQbRyj28gYvJ8hMjOLA9S1r2Fq8RsMSfsC6
W+906Y3iyLKC2QUw9Pm8gjV4LLqBCnip2UYK9Y+PdECKv/INtSXa5BHIKYZxQA8lUvDrX1xr4nbq
qJHXrBfw1K3PZ0/aHSpJ4g0U10KhuZFYjdNPI0rDWaaBQjTsZLl0D6rqxB+H1cUbLPlEl4Pg36Rz
2UvYekHuVH3+Gc84kzvfaHZ1Hp0TFna7QP9x2SxWOtKuigsmVgxGwoQhpkakIGR9IB5dxALg+NWr
dw/e8zJPdZgqatKn/YuXyJ5X1UCcYBGHqNEg4NchLdyPSTKAB7oLqH6BVN18d0uu0+WB/QwFxqc0
pLSjwcEiyreMA8lx2xAjnMDmBRhp418Kjdu7h/t8udHTq8pui9uzty9f0yGdiHAuhE487pQUuE3V
soU6OaBKK+P1XslLmBC0PGgUVNS0qQS73lIiQxJNe/SMvL9JSy3txrK0lxAVyhIsfNm79Wn9tFnU
/hSyTEH5LmNS1ldRdH5/132vEH6VRmpkwP7qOkZk9U3u3HjQVRqYnyMkbJlVj1fSn1MNhnLIPasl
1CSQGL8YI3rCFdtw/POUcbpG1OW6Fmzoz7bHeP7DR/FY4erm6/s485a6zsH/OsxH9XRXFduopF+0
l4po/8f0Gidkx0jrFdBKdOkd849ldnWIBNMwCce67xX0A3d5v5JGvAPzAIYydT+NCtm0BPuX6IBx
Xed2E6eBsbcYblBftQoApX+/fMlAjkvtHJ5EvvSgA7qFbzdfxB5KbyzuMAdap3LNjvAEC6kcf3PU
yr8u7ye1eX25Mw7ZhtyEwyrw0UKjmM2NSauyNObdphZQgUx1DRyBB7i5H8QBQ3RzTUIDJZUnZZ1Y
KkvEGf0XSQysDtfkCEcLQ/W+8eWhHGyxw7e4Smnf2XYvYP7Ogs7Ve9IyTKDVhLFgauvRndkC2xVW
rGwxqxVpdqa6HXdx3+BqQBTAoZ7Q9IJdGvTWoGGuQSM5DHg/OodEwWH82wKIJietCKcL9z3bXuiM
MJXjAAQFn9CK5CEzlBuJa4b4ZN+iDKXuj1sMkG/GuhunQNNI8Ld2hCwJbUcF3VApoacv86mh7F4N
Jb3+nAP/RjLFTJeLQhSXUBU1hhxW/jh6NpEumhO8gpxaHvXjvRU3SaVJAaYotrPnM/dI5jAv/ADh
eFe/xfHrMvw1fag/OIj45rPDSO4eldW1waJDpVE5mutwGbHKiEh096Euw9qsIZc+ehmq4ZowEbiG
56UJYrgBvXPnghCwUKR5fy85vWrrtA76XCgnOA48IiA8GObWfTbcyKWHg3vNReZ3Az4+QE9XAcZm
97jGS5h8P4ryraRdBZZXPVexZfz+qdcHMPtU9KnYPjWI4Zsa89KIUHN3MzkMnhcXh1yE0j2QUDE7
PUBxeOn0R4w3byQDmxWBW3nb6DxP0GQMTfLkdirttMIWLuLPlu5GBEpy5xOhqWWZFU4z9GBYKOUT
jHBUMEMv6nGYhfdF2bU80HBTh4pXGxkajKMck9RRY0H8vbP95I8HhU0dy9qY7p07IlydUWUgVhsR
bKNEWAjR+dD56xXIM/9lCmzwAiqStU4biLbu1iZqjYEtEt2rtxNVMcpNZ4bgMpU98IW+y76vInYj
HA784FHUFnjgXcTSGwYjfDgAu7JtHfTkA8M1BmRO+OuLYRYjNKlxi6hG9/0uDjP14CY9eU+N2VUz
SCJxcAr+eDVyE0T84DOth4UnzZH6booA0cQzhGBPlitEV0ZczAwiJq/xjujLF2oTybQ5XaNY38hv
hYoqgWd4nh0Vo0BCzSoXEtnruRHZkPGK/rfqPltwt4nVl8YwA3EZKx/tjfwwdLpnDzD50jb/KcJF
OzQgb3RU3e++2cBn9rGA7rmMbkZXlOFE2kyZl49sm+vvYrb9ctKe0+wckuT+/472SwdNkF6c5Ygv
6yu33NVhOp7zNJVY562XzOfbwdbfb2o6aNE8hRGqu62t7vYSCUzPdRcnuWSmYLjyTW7ZdtcYtc6I
3i4WypxlidrQhJ3bpOHomFG6UUUjSIhXT+Qvd1WJlcrwa8+Z5oFqlXxhTSL42guAiTZNOKfy/sLt
4mMOnHGl/i63Badom+rmVgb1VGKGIdGSiwCpIdm8Loi/z9k0KTPVcKlkNKDQO0ftH3q56Ku6HhUW
eL63xkF6Z+AnCxnMgR3LIHuFPH1mH7KMbnNryCPlztjRoIds58Dls4OuMLVz+T++zeRNMBlcBpjT
D31ct6eplWZbyPkpFSc4CsEb34pMUSgBZNaMXW7F4WtEviRBOEqJhFvX8/4bds8awi6eEV6oOEOT
YUC+i1mEDa2vnFZE8Ot6pFS+V9St/W/p1LuTpEJ1Z7LSHdWWKR+ICOfRGd2kaH9XrFO7l1QdiPlG
f+VD9F3dMrVrfI0aUZPbWVGAhQvr0QlNojr4WWJFlcJHS0uD5vtJItN++7/7Jk6us0rn5e7x/Z5C
iFfoisEO5RuUL/H1tfVGtJ85SmU+BpX5dYAPkRBdSiWE8Pgs9B2sgc03p0W0uQ19URnxop8W2YRW
IT8goQkvLGnsI9GHKLC3v2BEHtiMXMhqv12viFQtMkMAf3qaLcbLA61veo6RP2/bVChOR+n0tW1B
h2Sg9iSlaBw506PDRxfQn8yHfOXVS8TUwC/FidDmyhFmsLLlX4DbLr984JuIoOozYG/iRSwOwdtJ
ScwCa7VYcvYqJ7VpGQoQXuvc58nSiz1NevdzbAG4UxeXwWnT/53PaFgyvLtyHuhjzgupB5QbP64t
MyT7BtMf9OhSvoU2YrZ3pTbbsHRF3gPJpuU2F8leSyPfHBlAwmHahqdMGKYy9QOsztwKnG1ELZz0
WFLl13185mXZoIF0CvIRRFNdc8VBIKtThTWROM4WjMozzkPALwHnol9NJeo8gtZlA4hIPAzrFGgL
z9xudaL1+XbuQrocR5dM2F9u9AxRwU+6ExjwCDydJBV6kJiFELQYRTOGk7NZSkc8CzIfcP2UuVFC
eeUAmmorcRfUdS2Kr7xzWhaSPRU8amoeLVoC+03QwbTTdz3OoVZxaxFloZ8BV8yugIqYVkTBubdM
uMryg2Y7IWXDcyrVGBAMHxJ88fr3DRBLsgYhcHit6H4I8jqq+VdM39yP5RUp32c3Qx2S62U/DYvg
TYHnm6YRiAXT+WzDV0V6rbdxlldKpfxX2mIZD3o9FWewROJVpOeIv67LV7/xq0nUyKpBdP39r87A
Y2YuY3gdh3UasQ1DotqN5QsK0oRk/c83qTRhGlGXaym2d9bIoAY9qQZTlxD7Wt44QqxPn/9/xOts
htFCEPF70BUDXyV4qGBxP+nkfyPD6Qhnftn3X59Ju1L4+nL7a6rlPul4nBI1WMydrUOCkuEwxUgb
KCA+kgaBTQ1zih+T6LjWcg+y2OaVkVfCM5VuRUyk+v0jLWj4okP1d18/WmL8FOZz0KhVY39WkL3z
3+tT2K8VJEeRbCYy1JjBnClJlKSI0NUnlVXGs2ywtyubgwyJIctnhYFKFmR4dh/nWOFDoxpU8/PU
DjYe/eCjdEj81ob9EozF4fdg8DFOagoZfVvYDGCAKOfpqDfBsPQzgNEg2pojcqXXYg+A37kaszsS
9Djmx23EXoMYKyFxbgftJSopwPZ8atXvFsjaJtH44QB0eiCy6TozRrY/Ro8aL8HIa2oNOFzKHSht
QywTbs1EBFQbDXR2kBut7To5lyL2V45fqHcTbZ1RBZ5LTGFZoI5IVR2tTicTI+pEcCfcyjeabS1y
JNzubSxmAg9wbl/1jp6bvqR5Mvx/ia+ozXgolxGjy/H7c+7/Cexu692jQ8933VNjRCcyyix01/Dy
QXg3PHqGW629EyNEgP7BqQ3+B1qWuJRCjotRjttt8CVmgp10O+xE3z3PqXodtTBGxchJnwgQH/s7
FgGRT8XWGXIUrnOgaHob70xOAL3OdfhXK0ecXRaVBvBcWIBx2LLCRP0l4q2EDwb+Ue7UJqvalG2Y
zfpONih65tDmRlOdZocfzB3U6Wix6tXPWvjlFy4/DfUlJCam87cVXdGZIQzHmi/hO201FLAzD8Md
nz3wPICiWQewm+Rkvj3Ha4F1tV5WpMxSEt7XRuVIyFnZsHI9wO9WmfFaSDUvQQD7A3bC3eVrfexM
3DyIH05DMKmT634LLKJKyorXz+5HhXaYsQ/ITfI/gMUgfQZMo1Hptoo11TYFTWnADHjWPpejS9lU
TiZ/NhsRBXsOArqZPCDYSqqdpYAbAJ7nR4YcKMsiRbVjhR5Az/ju2SmFAKJntV8ytXMMWupCqWJ7
WcvTo72CoTZ7e6QLFj7Vf3z7SxJSiI7wovrck+1LN7Fjn/GCNkvrEgcKngPbbUrCA5HWFv896L8Y
ZAPXEG3z/UHVnBBgP70b56j3HiMVQ8KkC7NrjtR1QipCimjf4JpZFDd259pHzjpdFop+rfrVF50E
kfkQce7R9x1UdgtBsxGHbEMWZQj5zx6siteGtX73d1+BTgMYU4AAv1nyOWOEjTC/qiIOUxsCmSKe
CPegw5P32pN5NlCOGGPhfx9WNPwnspvgIUViMyjF0dzkYccynkXg7lirNwazKaJNCsYE+TnkIGG5
vNwBp5weE57qNj718kdNMuXISSNeImCW701clbZV/Cp9uz/QDKx6TU3RRMtMQSEU3Qkn+nmJ9LPo
zvJifpZ1zdL9dLSV4Pd481Xyp/emWOfN7QaeI36f75/GcO64hn/FoylaJUAmiQ5y69kiNrf3YVU4
9pFJDwOez2Vhu71P2wF1EBrIP6DlPQmw/KmDOjxFbqblQ/BoGg4fXsQjVjdX3Q8IP9rJfTetyeOs
O1zUm/PYLCRitebatXg7xw37oyz08L3MlNQfP1A/fhUgA0K6B2Hhk8MUK9qBELLSmduJDMS99nHa
TJdnvzc9iLaYCF5FDBE1g9QutPb7hMHG8jd0SddJEAH3u4KkGRPflAEagOGKh6fkPVKIsOH1viS/
5R97acPE3r2kk37bWWnCYOzPLyA+5OvxBX1xmlDeIBHCcRIjGRE/2lYTJFKCmVixAKv2Y4bJA1y0
ffv27UGlxgUUaAU7QQO48xVJJTjiaCpz/iRD8GJGqV4067nGX+IqxHTMq59mePmFSDxf5rDWGovd
J/3xO5CsKgelH3x/JhAC8QfQwKt+ibkx4QhN4D8X5a5MtwNsh6EjZniYmfAfFEKuYKXcHFkbGhrd
QMLgY8FSdj/lPu4V70ZpMJYZS/nq0Kzwk1PMux+OSwmaaIF35kjZNdb8ELZpmy94OYvMo/iigw8t
rNR+Y2Bve+CNKCU38dcUCIJCOGLhu89CA7YIZHvfpoMHbKxAmByW6mqG3LnUm+m4D68cNUn73fGG
kXsAT1uJtdmhCdhnQCyNhjmTHbzXRl5NX67zaUyjs0mJSfn/NA8gUMQ1ZfYGyrgkiv+27bOuAQrC
/ytmn4rGcYsvBP2hv+KNxelq2Q0b/ABt6xIUzibl9IL1EBmdhwUJEE3gDo+nR3KmczqEyM5xQW/G
3J+xjsSSkenCC7/ugLpMmtv7oUmDxeNW/TSZuOOKxeVHV9Xw9RScbmZma8WvB/p/mCE/oEv3umHo
tiKVhLfBWRVuqTkGiBLzBpw+VO24lxbL8Ii19JWa3mpjo4Qp/rANs4B9RAL4smXy0kocNqnxmf4w
ZkCkE52IwWI/uXdRWjfLiLFrD7+bSjJoxriEnzMARzgFDwZERnJDZo85NraOV3ge4wK73RWAC26M
Lkzf/EqhQLtBAnUJ1zC3ke9S6k5q/nVZGiSY0BuctLpUMQQreGQ087BuKlXoowkrC6eT1r99CsAJ
4B9w/CRzAOEu5p3Pz3raXMTWbU8KBxSEQUR3Kk0oFtK24ATnJ5eQDxDJcq4djoRGcCrpnmGAKPjK
pD9cJ0tAqo6TxCCT2hkmVzYzn22i7+0U1IZo02zJkUgYbsZ7RsDSwjN5SHV81xDwaG/AcNaTbprN
TN3fJ51AOioj9XAEuDXgUbzTouXMIgZKhvee5gmfbznyw9EIJy7kHj1gtQPehkCdZVjla69s7cYT
JPvtugXBoDyuf9Q1h8+M7CO7Z4CfjUaZ6/P1PY+a/MmEV6m6qdIg7aditCKaMbhi4nQPntB1hbOU
Xy00suUWQWwKPZfZi+buFG1cn1iF3wK0KYPR1vJu2Z549V5lsmOmukOJk7nm0fjnJKya0Cn8c+Zl
4jZsQayCk+ASXLrQHFuzvkNNRSxFAjuHdr/wz7pu0PBMWfC+1Mj76M9HOMk0Oo0CxK1QcIYbjH7y
5QIpki9RglZtu98yRrE1Plw8g2wZZMJ1HHJpC0FSU23l5lY/ujcOcIWjhUWITgErHgg7+KbSsNyQ
DQWDr2tZkOA54trpzO/s32vv6+Eni1/UVaIrDzB6d103OxosKuTUd1w2GSRObN7X6RVwgrdtA5we
yBp93nFUxCgDUvrGlIoHHyv6IQcwABWAmmfSkzn2a1dhj7+xGAA22imIu9iRqGy4fVlO75ubhlSP
ZM0rrlEC67t4ti2GFf74hJ/dclN6NVOneS4O3rsX2uV26afoZmNi9cWMtD6aNebmUbF5R/CCnjaw
qbCJEqf1VPkfoeiT5o4ykQF51a8w7NP4H9QofeDM4P3Txpm4+QlhLiEni1xWPRGMzAoQhDLdgyNK
RT+JLsryJraft5Ng99diIvrsMzYERbtYt+Dfvy/R1Z0LNBeIchhzVpbsz8jY/Z/zXtirv4lm9f8G
7GitS96DVK0R0iBTzK6V4Nddsh6ERlUA70HmYsPlejrcDYWLO5NSnKGFqz62rFFupL7w6xwIYKEl
LSxPoGau9n4yfwkSWGIDSJxa5mQa4j2mG3nbH/RWpeItGjt5JxAyh1qkHs9k87ncXlt+ivyeSKY+
anObUBDyXo/1fOpSZkQJIrU/clF4ulnRbO6uKekptowG0hkuMmMiuMqAYMJqXS8yLzE8iM5y9v3u
JA5GJna56GUzMbXGiMcRCEmRBLs1xdHHjMQo8wjloxSbF6ov6spGSvQQ+uHJ8pF1n18QpshTXilr
tintL+Wulv5sSl8nkzwaRCInpU2Ucniuh94Wpb7y6xkxZxeo2Uf13AWUmXOGA0RvYCl0cngjUDOh
OMxk3w4cBkMZGbWye3k6n21Ny8bjFJG++53MgIElyaU24dcEP4MmliSTZO669ZKD7NucDMSc0HKr
pGkEpbssODxS21+ZLGdz7Lqihrk/TAzUKJkR7he9zj639h/QPqgWWdbuBbr174vodyvSioDFpp4G
HWuCDNylU7xsFFNk30ta9I3SMvDpIA6vaLVERmFIGZEofWu9GGtcbRqi8pxKy/vWInUkldv34IRJ
fBkKxGZpJiRcL3ZhLJX09pCbY2GTX+kN24Pxe7kmtWnMMwRyGWsTCsui0jOgJzPkgtpP1PGNBUim
S0pqVoisUMm/V1szUU8pvpdt33/f70sR9dE6npq5bnQiRLCCKAbjG/+nlRLzqNQraUVi0pC6HlMi
hwCuzBsW7xL30KxxD7Ep8cuuBzVYU334EHXarfoGRNWpffbUKgtkxryTt5UBNkFnANAYdqXmRpmQ
z3l455DCZo6HE92fnRo7+vvNO+ZW9llLAEAW/w99dTBXxpnvdQ+oj9jIkicsGZ85UF6hMa0tpiPs
q6bEXnzCaXdOIisVGkzTzB2Pqg1vfRB4xCxqz4xWjiHkrdpBfZjfCpizo4HnZ5ZiE96DD/lpoQrf
ywhBW7nb4fJGI/u9eKtbPqNCi81cJ28LfW+Kh8SYa+uKvq6V0r/f5D/FMlmXye+Km1NY+4a/opnC
Cxh6d8PE8+w9L2zWvfMDKJHnSclvCKt6wGqOPLiU4KoXepoL2eJJVw2nBUh3JHcjWJvz7oypbL7a
izQ5Qtqb0vrBO7p/jPHR9nThlY2tagA+O8mPufQKDC+5xTkustbAO7t1P6cvJJsy1Nkzb9GF1Yr9
DbvhguCHaprY1tXvyTXiNV/mE5z4PQE8lFtddnOVxW691x1E0tmDLTTCFyqEMKVwATgpi7q5dCpI
PjIoZfNOA/kgTY65alyIxCwLBohIoqFpc91nGcEOGw/KRets0boIX34dOU4G5aJmlULU8uVTlV8i
iMY/xj/ZFX98BxgvVpgkP3LzqibRCmx3bKNltGpKgN7njIp1GdQNWb8Vmn3EgR1oiodtPCZDkfc3
pSrL1fWyzWDDQhFT8iliXlKEFe9ZUbhwZEblGeEA1MquTjk3NBmIrJN5yal5mqEVQHgzVS9LE1VU
TFl8Gv+Nayu0rKbf+K2F/wpFAuVINgExVhJIfZkpaJZXShoFp+DHAhWOOo1VX5QJThJ2SChDC/dF
7XhpwZw3tht3Jr3mrIzdPVedFwvPhRPUDkmOWyz505zcDajmZV45CIe2NbYtiZZ6Bf/PGfNZleML
8g6svsLh6ldvmrcJK0h2QkLtmV7rt1pN9DV//yUX3rHUBjlRiyXMoT5uXAFmkzYw95ZI246Sf39c
QQbts6HIug+IIvMqWv21WgwsYLecJYsNsLTSw7+itY2APspgOebgH9iFMZ6YHLni468za4P2osC4
cjM/eL68axBiT7DZuQMAClKhX9CoNIuuIi54Tt3+0/QtfBn8ibqIiZ2bLXtBPjHMEB4BJVVeclJp
Jc4DPDgHhW9Yg1WXUZMTdgW/H7mSPN9SmlGDA6P+XY30EefFZduneCohV/4srdqX8h15S7FdMqKd
LYSFuEbNd+lNV+4QLiDVh8VTO+HmBkKTAaDhCyQ/vRkMhvFgFRlfZvgnFLH5S/r7WOGVpX7PvOrC
OKtAWDVJ+FN/scNKe1N2+uyaAg6BXPJfTUm32v+Hjc0A44GwzhIkimx9O0m4AQ2TNy+wSrcrNhAy
R3SLui+RQ3NqMYjzUk3N8GOm20YAzkzXg3No1furN/tJC2ztEOIswxZzrkaTkB9DTlnhFzhZhekr
Oj5n06O5kl2S+U6Gi0KXwiXiDk2YE1xhEI7ngomJLIw/QantzjeSIcN+nmRnjBSN+7f+mu/h7FkG
bf7+wQgCnmzvHrnzZC1j/kOug7qoL/SNRvv4zdFW+WLHXcMnp4z08EXOrZk3SZhRVE/Z+lPVn2x9
vTNCWvH14rFwjqEMReObP/P6o539j822NGRqsA0VL85RSJK9V7xwa8WTkkKARpAMRoUYrlaJpVt7
uSaLk0z7G9CR7pSRJ+m2a+/iQyiSJG7Uo0Ledi+MHhBsXQQlHGDUy64GjFBsapzKnpgXVzI48h5p
OKA8OBa6ldSgp+TXc8NoF1yZ2zToPZORzdA8qodZKk/NtCcLuxyoKd8yAYC0uLaN/2k2NX+r0qD1
Sb0fc206SyLyxdK/bvBldmqbIAxYMWPSOLMV8b7WCnNz8uw4zOVvj2EIT0hkBjI8C64tUpRHey2P
gu8/M6z5h9DKstqMu4Bva6nqJEJ8yxay5OsWBiJz+nJGwuwLRUQLoQdVLvIXEa+WzULld4QIKUdi
2HfCC9kt8rhYI/hmrEoKZ7amqc1sVcQZ9vYGcG6y5O6mfHsA1tpBjBt8+FMsEzlGv3kASjAu/ebS
l2fwdc6TTUh1Px+kfcb9OtijH8I3lkNLxoaLRNt0ZAqmZsR5fUaLgB4U1ZfAiBAPg4r42P9XpN9W
o3cjyVgxYhDeUN8xYuTFPpOYtsCLw0tYMBnEhvdTJjUSdoARBWBfvjbQOOZGcqPVqTzSbQ8jfjaP
aJkhN6PXM5KUfaFIr8xqSa8vHBy76ySUtHAKgP1D8ZyR31RGOPOkVE7RrVvPBh2DJAFztVhAyiti
9nHsfwnjsr6x082pNqgnwexqK2H0x6ehDKi3R8HeBrqgTjo3UxjwqsWzn23PU/oIT90PYsWHVo8G
rTc6TwuZgqFLMaTQXy5Ml2A1Ewz+39geKmkVAfuvQDx3+Uw/6COdDlatIRSCxzK/eH7QI4FHIE07
MBkjA2jsRMNvXEgRIvTDZVSrFGXsr9oLdnopBxfDWK6pFWIWjL+8LdX6YN5j8G+/aeYNvcPVTekn
rpHq+r7WZdLFqG0Mbj/+Gz7PCC9zCWYkmSbD6uDFoKCL92Pww/KCLCPQ517gH7EaQ3vuSg9lsXwS
mJS3TkfcUVxaMXFZnuSLqKINtr0ZO0LAoDITSH+mCy5Wsch/XqN2HGHANBkd1cZQIWKvIEH196/y
FInUgPYaVRiSKqL7jKq5L+XPAakjFURj05wp96Iw22gdfy0ottk9iPxN9p8k6FeNJw+m73vNrccb
1qPtq/B9h2quRq2cXstawSiBhIkMGUwZo+FZvAsHVh8AqOb06AbJRl20MlPzWEDpNLxGgoB8dTKo
mZUp/Ao7+lCN++Ak1vbVpsSQH0JBoisp+g4SAIYckGeiE4rbNb8+4LDk1Y65tErnW2DAqTGH7JUK
iXh09Gsk5mADZpw+jObXqJsnASgD0XrqY+Fpx3POesAC1yZJlntKCxGsnilcq9iAX1+eKHRsSoVO
qrWfdtlrpQ5Y7AM4mD0geq4uJKK4Xun0qctzNuM1LNchCNyaJOo/LMZmv4gKrIqa1v1gPThrb8kG
xm+x8C53Mc3NJvL3jktN8oG3ZYS2VpheVLNC29Cljf25W2w8hG5QvFExYOKdV4XV2rHJTm1gWBDk
L/KasgJGgnZJ+7LxM4RjELC/8O6t1wfGgTCLiN5c+cT/AA9W2Dj02AplP2X3If0jvr6X/QjjIBwB
sWN/2AzGSoSshGbU7hKllNdLEYKfMe2oSmdKARNMs9hFO/+x9q0k5E7kDNJkUeEgshGviZsXtNIU
YvsvZVJFv1Z3YkxrDs7ZzHSSIEyKYEMZcjLtPUGmEbZs7E7hG1A79y9vSfehbwro2dz04QczUHvu
T27sT+tSTMD4tkzIAmcKnAW5138TXDbFtMZp1C4WxV8NV3GTPUF5csGsAmezcrTrCFs/jDngLl6M
CTJyh0BjFtRWVWGpRQ/m6+ess0KkYXy7BPFLgMuDow8SY+GZiN/T0NofJY4GgMs1jKgczHpzX8w+
3lTks1SHsXMPeVzeZ4D2h47o8RPxDXG6RwoWDkeLMFQQfnG687IbPKwBqaKushsirCMkO7b0LIEH
7OnhUyNU0bIdFCx2oxhQVRAzvi4qWYUlLbmJwzSuYvQCELX5xHkb2EwjKywfHbSMPoWdcfnUOmxK
3bju2WkWdcaKngmZI+tnvuh9mvhG/lx8BHXINM1lR0ag0JdaZ3os1QlXt304uoICBPpZ0Ho6aayE
jUL38D8Mfe01F/GjxwZ8/bO9UQX9hMPw9Zl85fKRqbJ1+eeYP5jViEdntwtBEhdXfmYkYl2iR0di
ZagGNoqDaHYRvs33JeCe0OFhi93ysv1CIfWoVndeXmxv3IMF/08bhz7s+CMJ6e9EsRhmGJkGTJqZ
jpew57vbmUzo4G3Az+ZTrGC1fDhT+s4MR9NsGf/OJXzcX2iKg4RxYcXjZvVzvKXjBjaPnkR1EP9N
X2i4tLRtAzP7zvnxb+XFw210d4O/qLgASfuiR57HOmKV/aAGrHBbaGe+K56M4qzifS/+LJWGDP34
RIOavQ1GkqcFX9p+UA1CojvEicJ2Q24+LFRAhnup8AQpEpf4UsXe20Zeo+xIwaQS+T1g/Z1PfIdY
XNhFg0TN8pIFPAwhLi3Sq5WQzkwJ5tjz7E0nOZ5oOCtr5jjMlrR2ESLKsShMDZvWPbEfr77O6bxA
725mKBIzrrTGNijiPL3bA0wwIEIYOuEA8vkvHVPOxk21reiT7V+YAF3OWnhp428ELYwaO01XZkxN
8+1gKmdo68K27+TLv79qpQNcqPYj17QEjHuA2VOyjiZkWp4/X7831egM47rssC4sxnRDB0Ovnik2
1KRR5m4k6J6QAPhNHkSZqxdM14na0Wf8ptc0oxGOofJzVkAK2sIrxJgrpYKKBfTgVZAiRIal+TwC
itvin1P5pEKplMdR1tlJKsb4Bg3Zbt3UcN1znZXQDY+2CavtHNTVpMC3sVJ9rM/TOXjarbmghMKp
M8Wl40DotTTBoTYFXTXQcvQkZP6A8skFs0NlDZzN3ia47t2tY5GEZLJxfG1MDclcyDzBqOAmqNGH
SOV6lL9/1DRu5bQg3ODUX9FsgwumLSm3+FF9kSl+5K7LPnFjKTPqiKglHiphw6ANnKGFNaDimZUT
Ykjb8yPdgO941h1Zx5o+b+SlLumnh2FzQxQT8YqgwUpMdNBSFthPc/8kLzpHNlQD6M3QNgJiCNWZ
uCi7A0rs/zq0zU44L2lFrRvMKbBR8arqPNXFKq+z92k+vvdgOT7Ud7jh9U0OvF3T2XRu9cWvYDkR
x9scque4K9Z3Hv+u99sHq3j/DGimugyhjYrGmFPkz1r44q0taF6UeczqHzFEuDErQ/HfuB7+MuZl
EOD+KsCy3tN2NPniXyOkUklggPNu1ArYbFE5sK0nn8b35SWhCwnvqUEBj/o5ICA9euEET1L66K1A
mCX6xP8d/OIIueuPBD+37oT2N9mxrY4UEeDYXrvvyXpwhgT5HYhB61iok1krfEuI5yLeVk2Z4F0s
5j7w0NO7H7iMtSXm+wlY5abUSQwqSYNKVvvAzUsW2UahkOwYOLza972wz35It3ZLGX1kcgLOwFFE
U9ONu//oN3LFD8k6mvPeoav+xTy2M9HIdrYj7r6nzb+t0vr3h50FJjv5w7LSN11kWwS+iM4MrJxL
qYwq1ZFrmOSi7Mn3sKwOry/JL7d4+jAYWS2poUn19HM6EbGg4dzI8AYnchJSQIF4Xdk0ca+Wh8ml
TdNQuuQiPmNIjWbpiVvD9Z4uhIREQ+92UJbI22sPKlIMt/PDi/RpOKby7sOIiFCCy3aVnLYvmCiJ
e6yUo/sHjsiVuh/F7tQp9YSfyODMjruPN4iVQeCC+jQlHmKbxmt4PtVfkJNOSS0KjRYjdc8UAWbZ
u0mQ/JuFJOOl2DzOgbtvUiSTnOCEsQHJ+pSk5GQrY4C3NteX0b6YH996q3Cq4zbGU547M5VkbCno
24CdiIVRlsvPe0KYWjYIRNbO/lAtwS1uvBpBK0r/UneSxmgj/3idf3B9F3rYjxqh645EnOZPmrkX
ublge2/UgpgUe5CvZ+szvCrlCdxY/XSyS444NtyCASaGxX+4Ul820ietmsB9UJUVf41Sj1JuDXfa
EShSDceeCVVdFHbtlMFcY9ZAtvEfnZ7rWJa1oNrBflskL+MFRODa6eQwka7JFi+diyY069k7nXMt
PfV8L06sIgvDqsrZlpr98uOC+092yvaWm+GF20CsB6+CBXjx55lv1tL9vcQ5AAT76U134wchXSmR
ie0GTMpwI81LW35TeNu06HVIBmLvuV6ZjHLMkDQYU58b5khLfDNk9iOWdOUjml8Q+DkD1+GcgIem
CPULLfzJzPMiQ+pavftVKtqZJUgXKvx/ykim/Vak+lxvpBBxxWeaFmCu/exCN7LtJhzJD+X1bM9Q
rZkD6EAsnYrfhwvS3ClkkhyoNnZLV5mccyEjTsggH5fkmAnkwh+F3Ro/MgKkKijg6M3oDG6JhRxC
Rz83bUsiDx98uvNs+A3SZ+nd2k+blOCZ0i9ID1pD2Q3i/2KojdTgrj3n5eXpU9i3eJYtMJm/ClJS
L0Rqj0JCv0EUCWXEd35d9etGQomDGacak/GJW+N0FD6gw/5LG79Rq+MLlrfZqHtCpbY/XF5g+MYs
xXCdTcKBgLyBDbkf+eknwrMRn53WOvyfts15RobTmaqY4p8lsCYgoSjSiv/reZ02kMrIVE4HThj1
1sw8Rl1uM/cS+jGLuPeAjfFG0kktTROyEvmdLXRWTd33XUyZZhpq1XcFbrz+YPfB75YBjjCSBqu9
5hXsHvDv++yOUaGjy0Vi5MWksMNUaAH87jVRQtuqpN1ZcGjlrE5s6rGOBjzo/L3F2QlQZH32WOan
+8phjx0i76HibRQ3G4XbkcxDV7tvZ9fJBqoN82+Ib2eMrwKaPuaciXGsAQSiqwBLGTetq5gCa3kr
iuNQgeB0h/nuGckIfpIWklYKARlXtfg7RBO2N0c3QHGp6salFFxD+rmHaBeciw96C05TFwHu/N4/
gKniJnJpcGKtfRfvJ+CloORH3hoAMui/DCMk9fUm7pbXRnBldB3kES/9e5iGFbafuJ7rbgrL416h
jEqQYuXiK+wN9DcM8ktK/c/K/IzSBAVVAPGoZ6W9C4+WTkaDoxN+/F4EHJrrmZ9Bbiz0f0B/ma2L
1IYflDrIcEczek3ksmssCPW9S4amjkQZjn0oo3LTMx0crvQmgq9ycOFXuMudPTqDPD3VTLDdhG2j
p0y7opVkVegQ99MNTA5wKCSI3ptFM80QchrbvcEnzoMnfZ7MJLw9c/UXeKtsT+jXXVhyuJPtF+PA
Sc8iAGtBInFd/bgmyowZyOZUNW0o1Sd8GYmjjjEOAcxmGeU2MH68tUzrSzFrptdVm2HS1Ho6xAOM
EnI0OSHVG92x5+EW5tCZFaAiCHi3JVW0OYzJfqDtIceJwcQQxX2hKxvvR7VdBkvrD1BUQXyBL7Q7
qc2WYRRyHDfgsOo+zO8cVfypMaeFrWH3lso3kVX2IBNW9C71uNIyuJvmghAzsvxHiwgu5MKVFSYa
z/0ZnMpuwuvFOma2aetBQL5QD5B6NVw2GsUleWgSMg8mSepOupCxGW00ty45XKWZBz0XbpJj1nUb
B147Rgcu5O2+khZVDn5u7hFWTFecBmJa4HslTuFd0VQskiYVti/NnoEM0sDZHvsklcjjbJ1V8DRi
gya6DjwYcZQVwgcMdi+JMtoXvQ8NUi2jbkWMEDQUyrMu/Di2O7ILySBAyx4rHAARq323OqTQsFl5
+5hPsA5NmMGXpYD25+PKs6zVBNMDrGnu4CbiVc8zaHmemwkXK4gppCEly8iO1DCuTDNnMQJZljPk
BrVErVKW/usu7zjAuxHS/8VHe55G/o3ZeCWXDknOxlt0viqPl2VA4PcYDb8M8b3HXIBLo9sWKCVx
w+eGDwGHS4TtZRoX6H2SaASZq2ZrgWRGyqb5tRky7XXvk2cuAsygjA1HCnwoLvwjlTpebbLH2ha5
8a1g1suPkKuMj2ot/wMBR9FWR/33zvfKGpfR8vzOL1ZZ8bQLM5olIPNdxy4KTBvxsWMEiVFQ3IZf
78xtDkfZN7r0Glezj/BUcNAtR4PfR4el4loF4B6VwjRbPX4h6SKocAeByZim7lLahtlMPcfLvORv
p6fNz8WOgtTLE99YjnH2N/T/l8Uy5WzUXpxKt7vweUZ3AwqForL1IUbc9n/3+ey/z+i+9gtqsIvz
oCveJYgC4uVzWJpfKZHQswmaWBw/UbAS3lj5B/0lUxnjX6mZ7dwx/G7JuVwtrcWM+UcWIW7KLd+1
ahGxRd/OrUTVEjm65XRG4RLZY7sB7pkUuJT51xiJBpfvDtY2AnEWqVgEtEbripDLcqIIMMTT099M
oH5imVkiGpkliEQ+X1MHEmR1QpBK+qP5Y5UIqHu1vme+CkiMmsL5Ht4y0b0fLbewMwVJWcwsEUGl
2GlkWF1M1Kl5Pu7dvfxDLG70DCc7R1vOYh1O2plvVOMnpJ6IbuSAH/WgptbGlIGmNVVDFGqR1IcY
ZnRBm6cG4rAP9OpYDJiW+MvWN6Sc/SJrTbyxoj2QAFf+qDAxDqBdPVNCjA8x1MhWIl6aj0ZvWjN7
XFIqTpVt4c6LM/hO1ATy7B836XrfKmqwRsyv3rE7Xn5dSw/SUW50TqyfWuBV77DTB80ve9nbyAxI
C4yTBcjs/fqWPphGdn015rVHbm0zW1aBs86MMAFSzJKLN3S0KHgeFFDzacw9TeRmv4IeoDGzbh5X
7z4MKGWrcWg310+0FLbzaUaf4V9RjX0N1ucoRouINGoyv7/OeD++CfTU5ilt3Z8hy+XZhHVwHuYM
dPKkHHyw6vdqj1mHNro+wNUz+jGr2vp6bPXwLTfoNvtVG3PwmBUwuFotSTOFEnQ1+uFDQheAspBF
KDaF89zwf8nRSMeOC2aQ/fJ+rr0ZjYPKUlIVTqw8rGLB8syx9cJLD3W49FUemRMJ/POm11kMrAKf
I71FdgTWzjsJq5tze6+hDbBpiLAMQEYy4WG0PwqwGl6+9SZJxSBlTukaIIQ8jKlLTHJnobhDOBTp
3+k62UFtT5SZeEBiMvrtJzOeoVUWC1DayaP0/OCUXSHGxuNQpUmGxiJPGiJtqkYwA7FBlUjZGEXx
TLrXPeU7XI7QGEmXaEPY4VZzYg+q1T1iQ7vJpf2hUoD0xhAmIjzEewQolqydZmcNE/e4qGjNvRve
OFJ8oj0hpNjQUuWEXvrZ4U7QTHZWMhsMptsQIMpXEc4FeoVKfJlEmvCpkQzhKnQ1NWkynqAbJMxS
Kra/eBDi+lqm9RvHCtXTEOIbgbFZ5tKaVzp0dbgksKLMK6kooy2N9GEywuD5RPH0TBGChlW1kTTr
JqlMJXZv0zrB8N4hP0dvE5uvCQw8jjLw3Wd5nqsw8qVUHBfxQBm6XSDRaiH/2vd+oRShUZ3xvMWb
WJWALCmcRQBlb0EzISd6azj+sEpf/zrU2WNQQYxjfYJEn6b6SAXNDoyPmU9gAX6+FM0AvKS5fbz6
DnP58GTxkfLk/YEUdfnjxin5YlRcyEkayr5Ice1UHyI79Th1Mu1kUjhgeVFGU3EW9bC8m4I9+uJ3
so1D2Ild5KqKW6x18PyO5cHxprtXUm73hfKPm/w2jwtKqnIp42UZyEKIrRk3m/K0AtnB61a/3eOL
ym6zr4biALBUbruhdYAsl/x2hdlZr6AdCQKTKDn2bNmmq6XjZ9oVIsRQANGBbK0xLbl2x6M+42oM
Li0M9asN07ObcFpEIbEZWHaKQf84ta0iU2PYH2Lp9PIkxSog3WavjTdbY/K8cpdNWmoDIOu7Sk2g
rRIeSEehdMSQ/v5sdrLSvE4LyiiNhglh/SXLxWVsmZU/qGsU+X6Omcv0LGXQd0lr4fl5/XYUpN4v
jup4TWtQsFxCE8mPjyxm7crGkqZcUihVgbMS0I+Oth4qAICwW3SS6FJdfrgBan348YqzFB6zOxJ4
sSu7NdzxZO7xg9CPvKwChPCIJd+U1LA/7RJp7HyUvu4Nb9glYikZN1UMNzYna8g6c0UuMUHs6ziF
o1+EgITT4KdXFWILQKfxLWkaHVagICASV6IDftt4OITJY86Z3pRd3JV5Rwl8LhLk8ONyhPLxZ89+
45Is9TZNf7tC42UUo7r+M7Fu+ufivJAnn5bz7Txn8i4xTCcqB6+r9ExX2ApENw6ixMeC67FdsbCY
+dBCqF8Zk9e51elog1l/hykglTjcJSBuRH0eOAh71Bh5shGiyNOKCRntNytTAWhqCt/jvvzc4uK8
3BZ+ZVfdjqM9zxSWLFFVQ5D3iT63+sIH6MAOt0IDi2cnuQKQu8Zj8KsP6ZDf4fYYBlAASRgmGQOJ
ktw1KX+QLIaGdO/pBVloiUuz3ub6h+2GZiu4x69jZeQXRXIDCdi2gZE3lPYd7cdUHMwmW7DURpJU
sjJb6+aZfjzWJ4VOjmlH0SwuSmZx0QrKnuiwGNgT5N1jVoOyJgYQDQwiNtDCismdX/syednXK4BO
8mc3OIjMhyNgSw9rOZGLAlgkKua6M+TtSdsg/deCqFFasKXFvo400Wxad2r1QDFcFemdZEw0XDRK
j0+fK7pFKs0D8vzgo0NARFa0cjGFjSY4WCaJdbogIvvRLiwMHT8QyYETMVKblR4YlWwC87H1thM1
NaLxt3yL/mRIdDKv6c/MbUusALT0l++kH3tPUjX0g8dgyemgWMOidoGs1Woqze/w7IRL/uF/XTAz
rsw+i2HNJoQuiKlak9zwrs0qZAJ9vCkExn4RP9EfBCmUlZXt01RZ/P4dzOVn+RCwTuqZUrgY2H5U
we3gi96lIMrMnyi/JQ8V6NYk0NzidHqE+r8FqL1XZp35TSOnTLi9iBh1JwawR4kFOJB++o9FnqUw
SYVVCun9YJkIUn4boDiFkpZhNwdAGqRr/FNCRMg1MBDXx6mv/Z9jIUtgDBfyJwuy+TYabYK7/5M9
c+2fIR2RTl4aUOYnryhZ92Lc+xmRNfk1tBGRUS5MT68x72+grOUh/M/khP6Db+tPtZz5bhif6W0U
oQa0J/TvitR9ggXhUOrVVVBzr+jMAvMCpGbga+/98VFdyUG1JH3j/R74ghs3lDYKeOTrP+dbRv4M
FhXUSFuvCKDDfGZTHnq10s+jwKZLdVGz0NQYJQR2PfG2m42LLQt2aE6gV9P4pBO+HdYzfI/ss4gp
P8mYg9ICL7Mn7KWrszaHbXXd6yTu5Hk6XqVzTWvo2FcwmPRxIKIkD1wI0hY/LeGTCQCSVtMJdMXa
54plGOzw9DDNCAW22+FghHEZa7no7V5iOuvDZEneNW9ER7PkzN8nVRX1L+5RYk44/fnjGeOsyjQR
VlyBo7/O+q4IIaJonEe4yt6PaoYCIvM2gMcVXaHSqcvp84x47vzR1WdAQucRYpFKD0qszEaGx6sn
Y0A9zfKPmPNqRV0WEFhXUOi+tprnwOO+CVSoUaewRjoSWyPxjhRlnyurhTDsk7Ri1rJ4B/cl1XQ5
/OekVqOac/xNtR8C/tuMpC4HKaOA5uIKzSYRxc6/VoWMqw3Cv/LoNDJ+oyW6mzzTsGv1Xot4Jsvg
ht6gfMgw1WyJ790I3nrfeMxbCMGbE+Bd6yTX6/QgoZ77zuQSsKC/vm0WYpHK27vxuMgo/f9c00WY
F5//AdnRjFUQESsOTqAKXf4CU5T+3ke/xOsM4PCQX9oU3hQyMWd41nFz79yMFzBUJJ9IeCW1eucc
CQMV+U07QiHgtvZ68eanigaqBhVjiTABnDrQjTJTXI9BDZ1ZH5+ZN9ZDYF+2eGg9b/DggL7zs7yD
dXdB6f4ZI9XG8Tz0pOhSdO18WxXDvIeYnlFNeMpXE27dN9zo/QLPgIKjbvUHnQMA4OK5/amRg8QW
C76AJbrRlOTj1AKWOFph7GG4I/c77STt0s5kUtwBZdH7ISPRxnVx3N2C1tmdyhAlxDnI4J4AChAu
vxHMxGpIv4uo14lq9//LgFcniKUXouUezABm00be/9r2o5V0FRp17QtrZOSvF1e4Ga/ymYslJdib
7i1IawJj0xI9vhWqFaHwZypUOy9hqVWqVdCT2zhjq2fwLaeTEmlbmU1B15tb/UkYb+gnFZDvYvLa
Q4/wWOZbIqE5SLOGmi/1x+59l30Gu8Gsh8imQFnrxJfFTbyLRAHR1vu4GJer12jSQYe5jF/Ue042
88BSEtzlLkV3JwRpk57UrCP3XI9dq26tfQxH/1Mnh/BJgaWOEhS933DHQxSsoLAXbg9bfhCV3iRn
JRVZbazWQaNtyajEbzaRpjqqSEtESCFnekdvQuld8VRHm+ftkIdGTuq83yPSY6BWLT6Tt1oAsiJP
iboXAphTkfVmxBPtAJZZMjMJEBp92SNhcNaCuUr3GLAwIeuZB250Vm3P0ftgm84QIYVUMPqbjrgB
l0JsGP/bGAjgS8Wxc5fvbbRK+dcxdnfWanijR8plBoMxp2yFXPoIhkGIJxqCMFiWsxBADKx9GLXe
66nMZKCT1M8ECTvrKk9Cfw3EF6vmVQsAvkA45RDyi8eUwnzzGhOsI1YQ+jJ15tnO3SdusuKcpUge
oYFZG/uHHsfU/69JAjg2yd7Txqbi8z+HVn5vVlEAqNSuIuH49+4vNjuki47XpGoxaPrCyZgyS3wl
dGplaRBs8rMKzp9C57sPZkrPGnjCybfTjGoGsIxsmvaRRVY1n3mO7NU8C/wevqNTRnsS7giYIu93
aAJ+Am5mF5XDj/NTmwTCCCgMFzvSN+6G6dndaFCQQvk1sfODNW+xmvo+gBL/LFgWsUNnPx4jJ2lL
NGnTYQxBh1ugu10ljL4yXoK4jF/DipMwSuFQ+HrnMM66S8f2uCShBNAqsG9nfT4REmKlLm8jLpQX
fXiBPU260ABNT9phRMOOoqxTUGzDypmL5LgZGzVkecm+3q9WdOuieB5rm9CjhBvv9N4kye1bJt5s
6vTnF/KBJBQig/fS7+QXu8ZQpJ0F2IEKYsHaWtEI+JKsTWSfFF7VZ3/Av9kupg84mGTwlSzBqsIk
uAzPAeHCwoH6VeoofEoCjTyb97SewVHQX6tRo5rcyYXy9FnwWS2JsO34R+PTAFS3HEZIWROAARi1
CuCxap7JTOSvWgcI137eB438YgeOh4QNmEIOHhkYmKP7mIYdh6I05bDhbSZmbwaJPUdEj/T1B4zY
XMwLQgQrukvZOotD9jln851fEbQtFlkA1aFNiProUOxXTS7kDdmzhp3MR3EmSvc15WhI/ZjmnJlM
JyDO1iWOtaMYQL7CJzoAYZpMkcozzAxvtQeqzbm71VYhOCql0CotwKb+7oiqtEhIpHeZ0L1TjHMC
G74GLAZFMEAG+wVy3d5icDtJuvzLCIbQL1/OB5yAy4HB9lFnNuMuMrf0tTD6yhHiBNbM3o736lNc
qPeziuppoZUboJWzC6W/1Kc1u2pjRrI5Evc5mxTtYwhNwTazZcNFD7vzkJwqicjSVc8GroFBwzcX
D8AYfGuUIFQn64fA3VR0CpTCCZ/drJAr4eqkelhGMPcfWykioMwjJFBaRiin8jTJQi/E+UUlhFta
fK5/7LFOi0wiIUwmKwq3KFVPPV6+ixM1kfV91UObsEuePrZCQadfDrwULdSqI+9QF2uvFWLsVdh4
hcPuD50j6YW5+CLnjttiOHgG8sv5x4qB/7t/EaNzLJ1RXH8X6AptGbo9+9PwbuDEI0KI2tKazrhG
Z6DmUueVpvdcJMg/wPLvByclHMZ0Wbz+d1Nk1gSVMgFRv+xgof49Jt5LqHgkL0vIX4czuGPX93wQ
kkw9KPt2FIJpWP41oIvUujEtbzeGnIpadXFtHclq0WqyWC6f7cf5carlS1M8K4U32fQ3OmRK59Uz
OgxkSfikZq2ORGj/mAMOns4pg1/xDVo7dJhUyBWvUsGDuFX1qJz8rAOdKZQXTp95VBTVBTBlgJFl
Q48HEB9cJ+8++kq2TbHxEy1ocCgXYhQQWLX7kyu30jueauikkTwTQ8xqnCFEXU4PLBCdXw7MJi40
I3AiRnpVpdHIi518K3/NcSnXc0Moi37b3iIkpn40Bb0GAIAC8MEWql59h5CED2sLmt3Z9kzB6zkP
4UqTVdNoenB+0RbW8G3dz2X45p4uRJpC+HtvxMfhP2+Ywif+WJKghcXz08w3EOgLuwUllyK76L1q
gE0CLoOJ1Y6vGVEYJVCV4aA2bJI+y1/ClU6qimW93zYhCJPpyt208frwlTcLAdGGkUme9v18gmHl
BpFnTWql6RjrBw31tTRddR16JYKCm0BhsDhId9IN7PHD6ptPDHwn1csQ4gBIUm9KTQIdPHySs6I7
BXbbFS0IM1bHBRdza4tykBi6lwmFJge19Czt4pFkCD2M3BTqhGks9TBomSekjMZ6SU+BhJmhH3do
PbO2muWVK/APVRNkz9nYuF1lCvwXzdLYwNYyt8dl+kDDzfkpHjsvWzmxJjdYupzqE9QZKq3SNiYb
FmRr+jlnbtbdSpM4Ni3IeRyM6ljG3ZC7HBCcbK7E0Py67ErCp9NERofpppGHV9bQHcWfaVr+dhCl
xhwxTFrlzDCzV4sqXKm2WF8cWQYi+TmFfALeNjPHWPolXBsqFu9o2b5kWFxR6ey8bApKJLzDi8eq
SfZqOhQDnXexi9zaYYfTpnOiysQsBD2ODZgKF1vgy8WxtHIBvM7JR8w7/46XElO/ppKEqGXRb6Y3
fdS801lWT/G7jqIKq3SlwDCo6FD3x52Tv2qgRyXw0dn3VexTQBAgOVJs74/y1I5W1th6JQ9iZxAR
jvMO13t5pMvT8MVCwLiQbEeUCp3DepDiQHlHEqDaZSzFwSpaK60fsohAj0CtSlf1G+ysGzYWWnih
qkLaZni6TT9esNHGXOA98U6fFbuexS3a1JuQjIH0WQusBrZ4LMW1+SBrvxnyFnwbTZr+s4rfRBzR
DvSiGI2gMxUC/46OfbHv7JBA8h31UYt1dsHOEzUYj83YJgZz/+ObFUA2qkmTG+Xjfut9tjKf8Apg
zUqa6gUeq6SnIdAKyM1sLD7JZPtBzfp7ud/Npq2lKZaLtCgLdvv+6+a1Sd/meaJdx8R93zJJktAT
k1/WJbbvdoznLaykcYak2XknW6RK/E1Zpastx+XozhOM/sdUUTaAxH995O31sXeDIrgvkyYlhqsR
BzAzYwWFYkv06vIS77j4vhN+1YeQLQk+Z7r9+7RDQ2mhb3ZHUVzR6mGNv4O7QtwxROE55SSjsC5D
loTAMgLpKru0D/ktZZHXtuV15SP1NRhDSj0i7fnVm/Fd45CErw2wBW8QQuAi2mml3T7cVgmsUMXP
Cvay+w9i3KcXwOvgubE6D63R1T+9Ce8TxyQFxP7++5HuAO/mZGTgrte8zHMQSxWqB3cJxr9kEh7X
khZ2YJQD6EGjoNsFoVF7MWGF96tL2SNfpkJwhqwtcwSrRvMrXd1FgZrIsf+IPYPeoqC3WWEgKwXx
8C8+trjhtTwN4J4qsdpsNcxbh/YcRgLQzxg+qORx8ebocPqogYxR3jch/0CVmpKqwkTPlSLksSUc
nNnmmrPcO4nq+NJif3mqOH8mZSqOZ7bc9skCu6259iRSTcmvVFIOloXW9bNoB15HIQM/ybVwauy3
APvH+QlFtfDIZMI1nvYJWhfnWpwriCTVNx5DiCbsiYIP5EAYni3ck9gVHpWto//B0WVNCU0/kxke
K135JTEjFaVWlL/dQdarx3HXDyGL6NzMEKVUKwSOKLGbxVNDnom3Jlj0fQivWrFIURf5GuLuypdo
ssM9wn8Y1Rxd9pFbsGkplTh8y5yQlJSwCLcBxnKPuKWHGA4WzG34pYM1t2kOnVuQXawsYqGB6Tf+
GA47iNVr/f0KCjeWjj4ED83I+woK1Nxlu9U3gd/zPBrc1lydu7FHLo0wQS3k5x2D13ULGndgenSn
/tM6Hyrx/Ao+Y55o0xctebHGOb6knFyBeKflicX6G/ymPH3+3zcQ0NpLGyrMbF2cvuEg/bA2Ians
M/wbAhUUsxF4i4aw3lACmvOaO9EdRGQZhzB5GM2ouMgDueFNukB5rgffZoP6Fkx+x7eWBQLHoKvs
rS/sFkUc3W+k28NEu+TlzR2G6ldO2SJtijfwH6f3HsvNGoqEyj7BebY2kHHQ+pJzVOAUiEbSZ2qu
tnNhUvcXgF1+V/D9Hbnf7Y0KumsVE06+/dZCx3gyshtsh2osmRU/Pk12kxHcJkklk7xxpYGwZ9N8
zXI3wJi9sXf4TI9ybxqkKqKjrJsZTpqmRSz+wfg32kwWtK+QTRi1a/kx7iUUG09xZekJYBo6yowR
xoJsSz4un12y9EGD5XNv89fAnHc8mllZV+RW4vKLqJ2JRsk6vfyFSkyHuYJ/IRFx6V7IXgFH/DpF
SdDZJoJrzF2i6gI/HM2GGC8k3c8GBrGU/+2GfX+MEBfOvPGJ0l3nyIU2zx5y3UvNqoyg9KQ9OJWX
99jl+AUb8l/bh9VF3K2DAqbPpl41+KBTFHJoNGkiO9UMjc4XKHIG/4zxGUERb5NqsD84bfJoWxHY
SCdtEp+CF8w0Rwnns3lituqIHs3P8cZbZlHW+OPN00UrfpCViItIdKYux8ktExE0EXkKQsDNtM5u
tOImfqfeedvISVktToLSXKB/7F396afOwKP6jCwtY9Hw7Ys1XBpw5cQKy53Qv5eJICFN7ryS0LH7
sxV3y/jQrWvyeJ4YMVtTtzcHZimtWUAuF9+0O7qA34X1ikskAq8IWrL1Ke6v1uJbhD6szoFfeFbQ
bs8EAk+rEHdOz3nt+9lHrRVRRLA40XGU857kyPY5VwK97Gyggbh3mKXfWne/oy75ZgshFBJQHUIW
9erPUL6OCOkOUciEGSiFH5n+oif4LS0XzqD/j15kAV6LBB4LfD2EXPV+i2V6cDkUd/er2X1pK4y1
IhR48HK0qHz7aqQQlsGbrCwSz0zHLnQwKkdJZUcpTw7lYFTRoHgrrgL8vqWayUKdJ+oizTp46dbw
S2b4bX2JgEuICYgNzuNs6jHAZfpN+C2FlLmRy0h4FtMa4hnpx6+4YgOLcpoo7uVNf1y+bknjanZa
eQOCAraUGrxdQOK03NPUT2VU+llLq+XyRLbKmkUlZDVwhQVjS9BwVJ4Msd+WA1jMESJE+Qn+6pH3
X+mQBXbLkgofA18229knb43iWux/iewTziBQQYqY4FNa76Z0uGaw1aT2gat5kPMo/hXbXwVaxhXk
r3bO05K/eqcD1atQ/i7W3ntcUlN0Y6GbWc0pY2VuTFKftsYRL2XfIrNZ604MidZoetylBra/+jvR
ZK9ldtQKuDiVb+r2swJE93hO61rsflyOtHc/1RUn0/516iYUYM+3ZXt93t7ba8dTICg1ascUKqKL
r7Wr3ENeA0Z2RuMlnCCErpuix9C85NSn7pZVYjaG79CKJ5gODZ9FcpWmLyCxWrOQ6cQfufACz7tJ
58ZbTl1FWMJl1TMo7dvrGRNexEdLqd5n0xS7nd06BDlp1QyLI1Xkrnx1+u00Z0cZv1PBGprccIGT
Hty4/nXfkBEAjgP/O2fclwpS5heVL/SvG3TYVLS/32zZvSLIdpf+Lc6pA4cqSK/XtGdf/nrEXPC7
TZoAr8wrK1+yzkT4Na+ibCPieQ/e6qPba9pt8YDCtFjfBlf4Bi3tgeiI426+oHAs3iQB3ZWl2tNz
XbAKb0ePYg1+WHN3R6sTmKTyWatkCqAFQDU5ymDKXQg0K9rfyEd0irc7bnCUVm3S896W2CTZJyXp
6icjNe2CHH7Rh20oEALMZ4+/Ofcr+ha1AF83z8Yc7EVicLiVK8fRRqgXeoso2J/4tAh25mxVV5iQ
AYeyGKgN6fk1qT12yFTVS66YX85ZVOu42cGkCYtTFIKXm3lhcwgQsbSPetCL+PzSLwZdOeCTSihL
GjLzjdmEB/4jM67ZwZ+W6RSIKkBwf+s8lWC9E/EFSEDY+gsCAASAg2GOzLV1qQBf9NCRmoCf6m+I
qbNSf4d3uwJDbEC/kPQGHtJzsvi0hnG4wQ0tljePNJ6Vy63May1hyVgf55QoeubpY9MQVcmD+UKM
kz1Fc76InjYGP6qf8BLeRugITn/J58+9exPHnygnIXRmBoSFaePlOHgBIAIb4j1CDRhKtJlitZja
J1QxySFAn1oTrXEl9QtBdFTd/TzCTSMmWd4vWsQVIjz0JEwU55YG+2EeYe4pu2yMplP/ey9WLQHU
4hkAyZTtg8wIMu/qC3Spx31VWi3EDEU6bR501PHH3C7NadS9QbV3jahOYL0RTmWscBLiAaOX1SXs
RW1LPq8ahVfP0lvH8LZcV/Uyf6fvODMNOjTBiG1KvWICSOMPFashdWGaNGCO2DB4eW3FIn68hHzL
o/pBLyFuc0RaUcB4h/GOa9E6Ild6g18EWpzCSxuScvRkhw4Tw1+JrUgpztgUfZRAr3hCbWc+xmBf
cpqenLALJ+g4TIqiUlUEyzQqvYc1glAjrzRYydfAqM8d7Pgx9C0vsgkddQ1SkDTWnsqePm67L6nI
EnF5G6HqKtYgScROVHQmWbObW09YSb8xmxqLFEh4VyTjqRK+R0TQS7J6nqFcFv8nsbc6nixberyN
OpivFYReVonwko1FI4RpxZr8pozdnElX4QcQQDKZ62b7u9cIY56gVswLzTS3zoQhbjyvQzDmHVbB
4gS6EIgER1fl3BhDMlbZd/KuzgWa1eF5ufl/s1AI5lWw5Tq5D53LjGwVxsfYpxz8wSXxo0gHNZjx
VGkdr3xp8hZruKuIO6+5eNiZm+IbdmMx2WdhYab+LB1dvkWwH0NdgmWfCF8q8zs8cG3DzG66nG/H
3exEijSrCI15WaH3+6RHOKEzC/pNNIgD+Pv1C3G0VhYIQteCGya/sQjD+g3RHncUcq1oiMeukiud
qURtK9Ae52M4po/MRfI368ONYTdRC2hz8GFsnEznjKGNWQXoMhc1qR0Qxu3HcVa5RCeh8xG3VWSV
XZeS7XE3s7us+CeT6sLLTmi1PpMe00eaCpyWzKnB/VmZYI1qr5oubwhBM6FwsqEFusySgvaeQBir
Ls2niKOXL91DRxYZutf8+/uobIpth/50cvIZENfoQcbK0luvO5KoLa/I9U9igi/+nVqGC1J+3eLU
sC5VWdG9WIKZu7f81fHaSZ2O0xTHrCpeRvmK+dfq9vl/1wDNPvxuHZN1W3dd8yWD5F1ytQtWY31z
1Wxx26wIbsQU4UoMMLlrlFGWEQEWbnSbONSpVcja3Zm94U2UaO8O0Jw68aiU75bruxwAT2CCqlZZ
UGEBJo2fnG2rp+GeHsENBwPWevfPqM1tNlSMate6x5eJ19/lp+WrV0IXLPgOEhTnj97xRZKoC8/w
MaDaq+JMOdSXJVKxggmwcqrSOfiF5urrMklOr4FqAMs45VqfUtlXeynRWoC4MNz6pl8ILTsYQpBr
2oCcHWCTywv6PY95bxSKR/uPp4xXK+bYEBnID1J1gmAQZZiorw7662n6S7z8B7r7Yo1gEKER/8oV
QrBrCSEdL394SklvtsCLDoJQnURIAfq1fD+1d5MOLdB24E5/7RISlnrJr/ux737Qd763C0gZFmQ5
YV9oGX75F0HS28Ed6sT8rEUM0Y8bHb7CuCWtVUrANvJ5dIteK/Rju1MbK6Zjw481xjNvd6Yd9imf
WEpWZnz9ho2aE4FVmiePwXi2ZDwLYFVrIGo7VIR9nahvK5gbM66ZAVJqM02zcNVFXSPbkImbjNSd
xOLPmIhbWu1Orm3xhN6+J+Eohg70EwyyCRr5ygeKe/hpEOOBOl4wbtfTs3YsR+9ahZS+iPvcfXq4
BE6NwDQ4SDukAMq/jW34Gmg2I9VMZ0bbAo12I6Wt6OCfbYChU6VDrFUOrhGOoJvmLh0+GewqCKy9
WNOhJ7K/bJDcACybGenxOhqSwkCyXeOPCojKTut2AFqrC5bj7T2vlmFBF1uSm71wnWSP7l1KO29U
OZr4rBqxSV6ff43+uHlIuTKVV/Qckuo5Mg7TnMuTBZ+mLJ+w7hrqWE+eJ0EtAgtgCVNAUt3qOGb8
SNkr1Jlq8P8imiZLWr6mMDD0WqfU2jCvhOU1HyNKlvN7YtpBuIVaWQ5ErJyRWC13dJNSUjAs9OHB
UUxleK9ApW3NIT7s81RuJHZHkXdDOufZfkb8PDne1f+vfyZhkfZ4ao37u0JJUeDQcWmhm5PES7Tk
pkWw9TcHHNM6l4HaUgBYHKF1Z2jJdOTb42Y4nc+NnKOwZqFY874RKBmc+0s6dBlDQHvxo1bNC4gT
V6kcI1+em2XzjeL2FKJaFs97mOk+FTuOjyenTGGk5q0iC7cemeUaHTTowMrBKzZ/MgtlxuH2igNx
p1hdrOJh/2YeNfIqnc8YJDkPunexcVnKFUlo3MoeCQC+HaDi/OCvVdew2zLkj67OjmhsSZ/0Ue3j
UXw6Ko3KcT7vp5Ul2dsEsVeGqhDN0k+0XtTas12IBOyOrJDSg4arrE85phKqXtlaaQ5MOyH6hbl3
m9ZyIE5araL7zI0UBQ45OAkxMmWimyAOKPsmEHdGk/hkq6yIx4gQ1+poXliQEut4LlKP4qM3fQKb
6avGRPlGwyLbgGELYdeQGov9OfumEt3bxgkQUIUuzpr+kHOL7il9XabDceLrrbbSQtBd4DcOYvfw
wPMlntlKMmBzbI+N1GmxZadCR/D9e6j1IGQnAhVwKkX9QN0PpR9Fk1Gilfv8Af4aauHvYscrcM8S
zub3fkrPghhLAe3NLNOVlfMRDzXAsB8B6mbq6d0W9HLBrAwlcI4g9n+rNrGQ8kk6tj6rjHOdjrBQ
53+ynDvvCu2LunjZdfn1C9ubZh7zbn3/qQQkORxjJQW9bklWmnwirYYPYOX/lrdTJ0yRv5srJC8E
aTDQuSRVlHeMuRMGlYzLJ7voTYLc2tMYODauQkNZgzeSsFYtlUybaqxL+bxGWtUp3/KIFXjKPc6W
idVHSRqtzDSNn6bzka6Xcfw6lnjaopjGKRt+3PiGCAgrfAgEkQ5007bujS2r1KgIXPlU/2Ddv0oI
EvpRqeTvfU8m4UCFXEybnqMYETUIjj2Yec+kCA8PQq7Qq9OcTuqoUoQweRnNfT53tZmE2pG14R9p
R7IRlLY9Rt45F2AoLjdTLdKoLsFHgOJz2rf+UQ4fxqHXiGIarVJU5uDbX6TmRROUxUPqr5CErvEs
eycTVGkHfrjKec4IydzuQ9EhrbBcRm2drKVbt7QVGC2NPBwPy/F2IJRxSsB1Sz1wyYLfV5kQnpMn
vqf/QPGhKZA4qvQNejubl5RvUo8oinbjk9FU0fVRgR+6yzqvAx2b/t3bwjkgvS95lA8115gw6Vp8
qVLcJIvmC0mVP94xuS6tLXLwoy/qm4qZWmD2padTD92V3PfQ0xH713o3Z6w+4268XEUsDCrTCPHb
BZBDn+/Ee7VI4e0aHUc8m9kmd381CGfMOGdfNyOOTg87Lu5Q9NRI7CabtTfFow2lceGg1UT+F2QV
oMAOnkCeAMVAQzzoLIN6cTTwjMvIBDAdmAY9CPWTgB8k8zuyDCW2Y5BWsWpdxIAy0nmCP3HV3tkn
jk9HujS+C4VRK0F59mncG9Ocb4fBsuq7j0e6/0oyyAV/grnZ/I5Ut+5D6VeMQB1zeykcVQaWIhsk
ZbTbWEQ7XeQrzu9VtaHjlTNzGJMo3Aj78u2r0dfYtVoXqnva5XI0NarGyKc1NYN2b7uCTu4tecYh
Ffc908UIP77E1cfAuc/lOeq6TH8NCbud78lH2bzf8bXr9uT0UkG8MbjeOLQ5D/7WZTfyk9tkz32j
FYGzTl3odWCQdOyAeWQTsggasmTHIPm/GA0jXsIUnmAnByr9Z3Dy0yi+Sq+WDtG4vxbKoI4v2RqI
dsdJlK9DiVSYYv8/zpmCfskGHIRtg0l2R59vSONsYWPeVPBAPoVwyH3T+E0Hi74T6jpHntK8QSUV
5O9oJdn+70iZxFF8I/vH7lxNBb0dIDr3cm8OiTvFXidYWysMpNxFX1tAr1cWIyu71z/rGe1ECGGR
jWqsRiHnil/d/NiM3SZ+Ai1ydWPKTIxN216LljS4CH6LPO280Tii5VBnbwb6Xl264YTvcIU80RqO
mdTwU/pRT6mIqeKK6zlR3Y6bMOK+LdY+kRQbEkTyKV25k/QxdPcqkVuV13FiO0e4LRikmvv+7PU8
FdRokjece+reeVJG1vIpEJ7PC6wwPgXF6rb1noLQiwODGMv0Ys/MiDtOyV/9zEk622ueOJ+7PNLb
enORKXK8O3VBHnu1Db8rblqBV//gfU83MHrcS9QMVUPvIW6FIWXupvXXvc5+s+cnKFSfi5RVP94q
c+kK4P2ZHT/wbf/rrWmEYmzar1rCvIqgJPo8nTeq33CsqECAINzifgnXEO3jXtv7fJ6W5sgBd9YA
nSbV3KNC60vPz9cSoYZK1bt365sNYbwbXYsWYLMDy9ANGPo/GZYUb149Nb+n0FZFyTpA7xwrxn5i
XTpJsgOwRO2MV+Zi3LFhtn/We8BT0+se0e4djtHTdjzCL2cJM+iuWZUPvVINIWA9wT8zdOqSD1d8
QTGCwl46C1KFTdhm+VI8VFnPuRjBV78w1ixh2MgSuIkqsb3cwpfpabNTaP/w9WEmLs21bQqNrB0y
teDaDm5WYkeeTFMCnTjc6fXRCK9am85By85oOGuont/G/usqw+A5TulsbsYNrbcbok79eitDw5O3
TvSoQ6ZBvDJIPfmBVuH/N32R0h7I1gjIu9agondDKkr6/cldF0dVpLEs6DJs6ESEUwuXdvu5n2v3
qmkK7Z2KWpKV/Lbup7pJE7MGB9WNNF9pyzJVvZEW44/N53RkCNt9KEQha5RRCd2flDfx12mPnbVz
SW/1uNoHAVlEQR6MT7yAomONnTrxZJ1GP7+P0F7dWupwsLYrQ4OIPJenjhL18kByPFrPwoD2CAGx
gRV2S9knkSpPEZ4vtnOdFS3p3UBGKpgnI19JdD/QFr7ht7LGRxOqurSHKQDG5giCif+CdCwLaCnx
bASNPimbrFqp0OIez8Nbt+zMWO0U2jYS3ZZDzO4Lz6mJxhJPDW3ULRWy64YSuEMEyNhV6LXdgq4u
MMufvBgLUWF5mZ14vDVTvVdOy+oKBrhCaqFWLtvV3ySR4zvK8BHWpsCm8ppBK+ooTnJCkhgYjdY4
UzQlGcL366fgZOoZXtEKNFxPmbi882m4Ju+rPhrMpqX3cbA5j94AwOn7D/f56QzD3Kf2lHDJy1Hf
rigkNEb40bPcBUv8jHu0U35HYgCsVFSw0JxGafK+0pg0QdXO2CbMLVeaJZv46RJle9+2CmM01nB+
rO9OD3p1muzsfwyhtujtVV9rLRn0xXzJeh3SoLep4vcoPYNW05FcBPXUR8SJ0l5HwJ0CPhLzklwx
1OZAtVwTh/ET75h5mk6YhR5YoCiF9+O6FqBGaQ41+hif+3mTi81Ir6/NSCQW8CI8vwzg9m024+k/
69sR3w9lgzpuVKvtR0WKDoanGHjYVKpCa9lJcq/H1oc9t2yKzL3PaFwpVQPc+AfTmmdI183+UxCs
QxA2hAOiDGYjq+nux/I4TdE+k1yByBhzosI6g2QGyoju3fInl0Onpdma8kRbB+8PnuyNIy54KZ4q
89347PP0SOWcaglDF/whcswh3CnUr0GRvRyBrGI6wmY68JqfLKAotuAZMqzxUWnzlsRqm4byFTvc
gVMaH5ZaHzTFDjHsRuIZmKb5dq9b3AFCL1SaaEiucsbSftCzO6U5NoaobpZQbXWiBCfdcRKY+/zS
MqrYFl05d2OsosiGb5usRt8F6FMTZso51tqelEqdCSd0m4BwDs9sCymmVI0IEXtZ09skDsXgYY3x
RKL7pSjI3uW3Ugwdp72PzzHkmY3zdwMm5pMPrW8WLHWesCW6ogPrtvHUYS7pQJfARpWYZ0BIAGrS
8OsnYFqYh0dGHjzrvL+/jQkdD0wLFQr6SuUPb4+q9TgHNxCCyVg6CAyRWvUgoH/8VjpM53mkpi9L
Z8YL8HpFzzYnGHhIF5ETBGQSWXrGu5HDV+Ikd1r6yEMdOLI8L/IeRUMvK0lVf6CNC7M9Ii+IegP3
T0EO3fJVsyoI1fEA1l7PZ/3/3AYb4GUcpcTg3grXEmVqTMMiEhcC7qWXkD2LQAKRK11+Nc1OZWzL
qFt1w+9sLSizomw1Zqim+Jdaa3zafQ69n4RFMPiR1+hY7W4imny0ZENrXcfbnVyRR4G5YjzAaJ2d
wldNtwZZAMfQUo8wUdKlgknqo+MDW+1mlZBtE+zZHtVEiVwfihw+nA06/+DB+6UQTPWkjxDPUOIL
jqx0ZSuJBBX1L36ZkcRqVFvVJd5f3mIZqBlArvGgDy6Dxy5Vr4eEvbDKyE1vgRemjo3R2ywymPx+
P9YLemWiUEYplvYbgp1EEhJD3xOeemvQBzczj3iZ3xYEmy6Kc1hlRt5rtkcBZ1StCIagMbRajaX4
bpauJzL6lMZsaAU58koCK8AWAsr4aubS4zpBcIp9NBXbPm+OH0/gJab11BSGZ8C7zjt+C1DOjeU/
yGpwSMslYw2YAq6y0tw1GHNOK57nZ9JI71HR+qGrA+n//CGtUmZOCxzIEpK1/cdNYLO4QtdRnLc/
S88uLFrm7M8UeMXOn6uZueIw98jxIKBqHEr7zNvf2eVqVwvy7KWsK9yyNYAcTpxqO7i9SROhHb1b
MlsLnqmII3QF9glyPRv/v1ydfhkMzJsKiGQQ+enLMvW3LwWKhNKb3FlLHHaG/8FyzXFfkOr/NbdM
v/+ILyEIijToIc3GP08ei4zF8rvO8h+1exl9fYX5+5hv/+w22AJlUR7KtLE1hnnH8W6GTrQUjesW
YjIq2BY9OuQ1Ae4oCIT21df8Wfu3+XLZuv1MPSKv8w61pQeE5EG/UdcQhT23sFs80wO0e3UXF+qP
rVOUCFDkns8pif8VkZ1FEMT7d0iUUO7QVgROwZ8rGKG3TxmygxESYIEyWJ8PKu0WyDEBblx0Dz+r
1V2I/uNM2rImH9p2COq3sp3sU3j2eCWC9hrKrwpeF7mHeuEO7Z26v5A3vO0QC+dEBGHwpxAYgtus
XLNFu7pQsADnopQu9Iur+jSLtxbr1AsVOzeW2NKSNjaW6QOBTQI9zwGP8xwWwsm2GUe21yEAM3kB
G1sE6B5QTC4gzCMI0X3YcEEehveUGMOrlFHbFbsw4XTXUBaxj4r3nXqRiq8F8QcLJmjNCKfvcg0q
nCbn1+ju5jMH8vrybrKNfMuRzQ4GSOyK0CGy1Mpod4sV+AAam9KFyFXlSWV1MhpYdD4BYP/7A/ed
L+zc/mzqykRFYCOzAphUSpL7INYyvLXWpf6WsBUutSh3JRvCO7tIuPk7UnX/fervHeBlYYejMYW1
p6t14rg7P8JIiXwMr0qAhHYLIdlqOcwKMlKfnt2Hd1A/5tcXEtrVtkM2isBwHYWzQlcDedrUKGUP
odManHMEqQNzu1phuf7GZIPtzg2tvYnS/NrlMv3H+Zl/Lp3sOB7DoMu3kCCBWj0bSjula8e1NNFR
mpDyDwMD0mKCO6W4bLcF0+hH3PehT92lkAtWM87ZeQhc3XjVnsQtzwkjfLz+/+gnxn3mZnoEgq05
juSlZ85M03xpcovV+nvD8+65vtM4m8p3dStdVp+13kH1MtGb8aarAmrsRfeBuxs/x7UYdpifmUXq
9vcsaa3MgJG6CcFmmj+2DOlZUkQ08y62QtSX6yAZ+uyfKBuAyHvxTbG+S2W0g8DiyJJOQ7wk9/az
J8Vtz+qXzVYYpsYTcXCIdaQuP69a3dGaYjjfupIYy2yOGogr8PYacveahH9R2DLRRM3pS2XvZclY
/aggHVHwvzU2SOoKYJcRQ9HUYgJAqMLU1EYXX1G2dGDUPUTJHdYCkodk6zdRJvZypybW+OYN5sYA
NOxFdR8ywpuPwmHfgNJmxKPWuciNoZAcs2y5Szkx13ZPBPWxjTpsknUqgvX0IDoYOORUrEoEYkxt
vlSmBfHuYmDk4/X0f7LjzgT/3iHx0F552oRJPYfyaSu2+yPP8F4/mbo5zlImWweVtxm9b+PUKOmd
MLfL9sN3dgL8/ecXbP7ugqpq9CpZngN6zTdW7cFHX2V/wC+NyJyYbo14RrPg9PKYDreto2vdDso9
b7A7eWhTsQwVv5oUe8WQujOMcXd6s61zEofOMWXWygHXqxHGmUSO4/Oj2hgZ6Sf/2nxm7LarP3cM
DylQvkKutfoMCKoUkr//vWbUV1CRBjxNExtDlOSW0BDe9N4YfmUYGR2NEwDvKC5skOI9qcvEQdFF
jzRlh3tz2vEBFvcbCglmQD92s8EO+Lli4lu7ks+XWei17XTrhBBTV9kzHpYDnccWXobsKO7J5unr
pVv6kUF/bbQsm82N0XDtfEqzBC5/a+DXBbBMNfTNUb6HeelVGLeiQVNF4RYdEg00P92nXuT4n4Fu
7eVtnbSpMUhzfXMHFCqdtD4CTzPn+uAAfrJmUfZjn+2t7sss+NayqkdD5NFV9gRYYWUSbV2AgQjz
xSC4kwcWmtmM8wrHNv10wI/4SHY15WC2eP6jXOzvGnWWNlljiV4SEyyOpwCD4La0xagW+WehfEQW
3wBg9rGf7u0Co5C1VimZku8yinCxCp0ygNvJClJeQnodtYf1IDEprxGlMXPyP5HBlHAax9B0p3sh
9N7B2x5+QeZiD43XrlWW89uDDHrBxXytrqRLO7wXdAgjRRqhGFMuNOLNBaersZsPXn65wOQnr79P
tjJoMOMfu5x7+skzW8qVZuPDRPmM14EdOUzfZ8ZXUEXIayhQ0hvjPpj+2V7uVyKPmzF/GGS8B9ae
ugPasCZSYvdIlYZ6EvIgaN42kARsuC5vDv8GQLEQ1wp80QqV1lV38wNr7V5HOuPgAAHwKS1beze4
xUoh1efpgminue+lm5/Sm6tizYZAO7Ifu5jF5TBroW2thV2QvgPKXOyQRi43KibPFXFF3X77r3Li
wVM/z6eTT0DbjWkWqNFMl+I7rr4MgQz/nNF9pVjN66iGb2qGCfIqk5o4dOTigbFcj/3l01CCUVv5
42GtOpCgnN9wusilh8GqZ6R5x+D6CQr36l5K8A8QuGIhQB1x98v4VmOr26bDC2bsjd238sbjHmDr
W/QH4QNy/vDQf7WKI+g+Mzzk6/PlRsJ51L/s0rwiFgZ1tc4MolvEe3FnPZb3BHSSNqB5a4X2go+/
VeXL32uYXuyRt+GmMptdR4r3P+e4J7kxoxqWMCXBsb//Wm0CHKn/xaTkRb3TsTg9wopPzy4YeEiu
Wc7pxZFrPyr6BoewkPeXXkaaeGp8jLBC/nXcXUmcKJz4pSTYWwuUbA74wkt8viOBgxFHpYkLsq/e
R2pAU3VzkgRLGqkNI0u+GbgktCmhe+3ahbkq5HVLxJ3xKIeLFMzryrkY2b84JrzQzpz7OACMj+fa
tHKAV65ZtLzs0wjVY/xu31MffgdYr7VuAZ2r56rUjBkgxxDFDrbx/Roz65uP/wsi/F+j2CmUxT5A
LaJxChx5HV0K7tII6n60lePl359RgK6Kd6hTuKXLhbxYY2C9epoilaQf3aKmxI49GDwyDFBCZPUR
2KKlWiDTeYmk/5KJVfgS7AdYGcx9kfs62iAbLj777H8QqW1fpTZLTJ9hDmrRDTPEAn1PHgGX3qZH
Re94LdG9S6tI2af/Ny2OEIFhfb8M83qgH56URYtYkMtUhyknmA6JPjxw5vT1YGwZCeQ7EjqSLTOh
eLpnbuHPcr8KqkX46joR6tjr17iM2xvTHkUwbhf3ehNfMF/pTkywq8x49s/sXdCxOiWMtkl8QLOv
9Ucd6q9GVQ+bHzlXnljn9ZYWkf84sBhXs7F8+U8y94gEQ/SiRZHLNx0LDNdcjNl7Eo6nanuyzZBB
jqfHFX6uNY1/lC9kV8tgF4YyqWet5CTQzi5hSjBC8LwmD7+lRz1bl6bcp+g/tghoreQTXNiQ9sCz
rt+8PD62Tr+vfD4US1o/Ptgn6RpPaRUHJgQ64oxo18rfwIBPwZ+rcoLj7safYJWGvewqqwYUcYpy
7tPsAZrrZkof5NYvEG3vs/s3J2cBwG9kF7Q+KCDcisU0YwAMHnrtGs2wzsF60kv73YgP9Uv86KVy
stiqblINUYMYV8bz0LIWy7ck++Nwus9CMsA629JZ3S2uJL/iidiEWJ8LCcLhpMtInctKTpQWS766
D7AFiif5epAwVujByMeFBVda5L26mXq5n+Oe73mSMSp8XdH1rUVwliNqueByIpN/74WSHxRLHn+4
EcjpwWsv2AgRvnzuyvjDXmbJ9iEshFh0ArbBNLB9XFyO/eblm76Rg1N/LUFjy9LHvHR41ZgueXhX
TFcFCZDve9FYzQzGjs6zn1pNR9StXEpdwgX2cJkzR5fBwQLL8xvSX0he/FS2c4yQz3aZG3WkhE8V
sZYYokNBOkfyh9EiJy4t/jh5ZtU3wft6V7672oPU4EHQJB8aQUHTEgsvZm8pphbUKvhB/+uKtd9j
vVc9yJFv7rcMdI/Y0Y1S9OBz3PxEy2lJxi6HndPXjFVaEVUAiWhGNciHrYb2wePstw2PomUxB0jx
LxJSAEfqP6zpAJSAvgGG8rr1Vp1X4Wf/7Kv2TP6K1nmRuo5e1URcuHfquNTj2Ll3K+byhCJz2RCU
C4y6LkvTKUTHccmUNybAL0sCuYAlh+k/FuczAMaY2aqFUemKt5iiLe/2vnNAzLWBb3UBSQ1ZYxxf
sF9/dWwJgkZnYEYIYuTUZkEZfSin9FLjjDgt8KX0DOIHWca/qs1ejGOBVv+ghT14OJtOENCBCjN0
aaC7HX8Rr5NfYDg+87yWbgp79LAQOGmVOGVDYe/vOfe6pW1pKZkOBl5NEF4P4dVGvNnvh55I3aV2
yes4gocu6tElLK1WTDpfF0PBmiLBZtlnM1WVvbEEaCgDOa4Q7Xnu4OvY/chpPr+J2hf9+bV0gaGf
K3ndhb7rr2FXRDnfSCRoaoTuYY/8zg70oqxuPaoZ3WTLCLyPriIZNnhrRybKUvVwTnLmhHcdoiWG
SHyTXgVj3qMz3FXtFPUyKk5ua2CQj0aGJP+0TAxJ789Mqz3JGCyYfjwMBf3cwNyX63HRCTls96KM
bJMTItbMzW/ZyE8GNt0kI1ddmjApZx0AGf4rz7T1nCgMjGgV8MYbH13YzzOfoskrM4vmsQLbVZss
XzsvSy6Tu7Eqyl6f0xcru44io19DOqsFdd4V1cJu9SyNYdd/rGQKoNeKjEEJANvwQv6NH16DMopy
uu6/u5Cve/iI9fipOu6QbPfeRL1tn+wBWIVUbkekxE7PYSVizqj+uEAD9F6IZpeH8u5G1AsVBUmS
PEqONmtPFnH43jRlAM+Ur1MYMcdfNubnF+q9VNQ+WvG6z2yxcc9CZ/2A90R3bP3DcgYmkzJnZ2kq
b+jhEz5/IfP4bJ8QKJsHj5b1/fD9BgY1F4l++o7WcFzYKW1ZhecVZAIm+HgYQ1ZpKD3bRHDOZGLi
KwgaXBdgednz/6Ic55agWKrdM+kqmUGOTb4pDJPyqHRaFGDHK4DCy9nEox8IwQ14yoocJTQvmpfx
hDSRB3ymZeBYZyYteIE0JCOtFSRsKd+tzABRYWBPgxcvIDll0ZL8nQzC90NUFr0R72ABTJLOW5nH
y1YtxDrPZ2tllyg/l0fQV1Z6ygGGEhl4X9IaeI0qS+gBUkoVl93zLbA/kUaN26zbUaqN9fv/zjA2
K+sex+0hGYe0AlqD5W2Prfl3a1ZKGrS7ggKQodh/dhnvZaU76oL3b47MR9Qdzo8QQtMRwwgxzq2L
k40o4a0Q5dTCtSvI8pisl3IdxvOXlTOuF9ZLi6oqAnAp+H1XC9B/oN7aEZqSntalXx9LMkUYeUMP
uJmWW7l4yaS5Du1FHup5/D+aeE6j5Z7z9nI7EoU/SgspxApu//MJCIfaAksmumoCViX9sWwS/JUa
UmqipuvIgMLa806dIOmxFJuVKpTHqSBr7Kdtw0Zir49jZ3XninrfuFzjFDahdr2mRXslWk3lzksE
dQhwnrZZXLDHekDtKKR5vrBf/jzZd5tKqOdv1SeZlsRj1TIIf60jpOM37RizsK54kwpsJdHhnz8b
Wub2BTsSypGT3EdbEDYNdA4+EV4KfzLRBpksxxptKwKrB+YZg9MKE8gQJwwBNzyB1+WjbKhhEvZc
TOl53Jlb/5F5BjWT0fq06bH97jIR1Z5kvixZJoCBiSC01EO5+AjG78bfnAeEPuT04Gz8qhx8lISc
3e3SIGA2wcm+aJsW6C6zoptiXOj54z+6rMl974zS29bTWwf8JEmE76zdE+nptJwBzDkktX/BTqAo
/JYVu9m+s7uJVri0cPvffOmYSJsgHwhv1+tmQ1q5v8Lmo53yGFaoDOhNPAQtbSWAULuKi36umj82
stCTUsIszcbM8NgAJIw/D9ApcfMgmDIubVyqZAR5cBZUGI5HaZ3TLyqJmj0K1SEqtxEn0g3XavYT
2YWObWB2ua7DEBcBRPo5TLSYwNIqsm/z3NGLPz+JZRQmPimZOphNLf01ayPw7WVvf05DtJoN1Mj1
7xofM3gg+YsgprEfvrH6PSNyVeIyOASeQgjJZ7+Ip2iAK2pBY5/T2sWKF07PrdF2oZePF/XUGDCs
CK9vn6H6Brqz2t48AnlDHswL67xRowrGngEYIkHWjhZe8l0g66uHkeevaLO+NWOrLD0YI/7vlnve
PNFgd5CINsH7YhnXY5uyvl8V3ut+5qsOgranbUkNZYPwXYaZzSZyQu2RXf5JUNxNRja2l70cSpyw
hbVJx4TiwZKLvhT2FzqdbIy14h1ozajNA5Rlm/Ix9gpLQUyoVshd6ysbFxcCsLK0XwGOwWbSXHY+
ojF5L2oUNipKsZvqYU3xrSZ/RjAKNQsIKhBHOOsYaH/VlnrFBRHat4FSUQRvUt4vnmxhNmMQeIFU
JerDlOpO5Kq/ZSflxjc8o3dHVmyIAAlsF1dOrg0o5NsrHx2ZgxEs/CNWsvxMi7sEJXE03qlCnuRu
b5C6roECp/hjKPQM/GYG3+H0+FBcwPb8hSiBIXX1eN3xXbqvgZK8ePmN3adEB47Jm/G4pU0sHhG0
IipeCjm/yFQObap/WysMWvoBh4blSNxGlrVXHb+qDZ69F/Kxpo/1D8EXH6IfZRslibOkSg5wGz/f
VqWOlxZhNvWSAAU6igOi4vwGqoDi5JC+ShtnoyKrfETbg76zfadcROz0KJrfHayaQ9Bmwif7aoMt
HxoI+9Sw8m+8j9fCOoPMC36hXCP8G4Ug1XXor2Cx+NyB20AJtX2CLVdX5sJhzZTSSuf1B9KK/ygz
75QU63nzVWsNNUMyt8Ad/XaFnGaGG6pG28pdKdJut+OJuRCky3HgWvDKtFPfmHukpb1lbJqGtXbE
XlXeMH47TT4LzcPEs3aHFv6DKmBeE0+OesMc76VVblrxjR2iys0CRoktoWbSZkZhtDVpGJKfBBX7
Ge1Ezaj4uMnbzEQL5zwmxwT3v3/51bLh+NICXW2qsylCZEWVddw11ZrL55VQcTRTFX3z6zNoK+HR
UkJgG3Gjgo12Lw0Y++Po3knHO0H/RD0xb4nnLylSNpeSmY+L6zmS3qrDWmCYA/UO51b0mTfaaCFi
jo7Z7at8BjOgDr6hy1uq57RIf2sfhvFVn9CwFfuB/hJhZx+HZjqor788bbOchkzuMMndNNf2HE05
qhLAYCWqI41B7J2I5leJEb/GMSoVKCBIREqMAzGKWZlSQtiO+0yRPvQ/z67IC1Evk7Sw7OsJH88Q
Cn35dIGr07OYoTODaz3myHsoj04lZkbvtBR4cQ+wJCxWHQP4n5EJZogFWO8xWXEXKAqbkr9wwo+A
M5WBZOnA/TH95+ffhIwxwX1FtBrihwlT/cuKhNv4Mkjm3Ev9933Zv3r4ge2NoOTtew/Dk9XM2wkk
8QrENrHaWhTh2O61d1iC6ZxrHo4LKXSgCFGNi5f2DDKYVb/uJxisncJI/CAxoScjnAfls4I4pH5Q
wcXxjoPKE3pRPOo8NnAml1o6or/P8jGTy7s8KzyDob4TINvVqTHrxPFidbhFZXqb62QQBTcev1/s
AJY871PFA9PyQr0rFJOFjbHztbxl9mLZyB5c1ZXnc5x7yy0h/HXHsQR2k9FHWhhBNGlprnQ+LLS+
Ek5clCso40aoBsswIbocCDXaZd9FF61FftYWC5BC2EYtTgWvc7Jv2AIyiMUza3Up+3upurb5yxiy
gOKSZMq6UshbOqZWKSqpZbKGtYbTzOgaIHODnx1e/J1SVLaOCD61t+KqjeZ6HxqxnSPDOERS6mJ2
oGz/nI+POskldX/e5krt/Rc9KhSOOU7+7IlG3MxnIaxkvDhGT0fYbKSuQjx9i6k19sUmFChx1QxW
Cjn/lOIvF30221uYD1LJIeRCOgBkthQYcvLk4QnndCHzo/dkUYotPSq/MO8VC1TAYl6+lTTJc6Ig
ii/bsojWHC6sxJaFVQJ8E0ABD39U1872yr7eDyB84VkROSeoREOxSwnibtcYSGpIR2ohAxkGCMeJ
SPGBAF9IZjs4+i5vNteerjAp3MhuWj3ALpfr+zmxvCPGK6XbuivWLi42Nc6oERMHM9rw9f1qbtUB
aFhdREN9zcFpi/tqkiDCNUidMS4rEqIoSPwE3ceyuCQhbzTZrqNxaBSMQac6FTHAwkeMRThdTnF/
WVhDrsk/FOXYypvNfxv6mwKM2su2mR0GlJzd6OFxwRQjIIa4KUODyRBql4WrDrnTNQnmlwBe/7jw
iYeyhwCv336aRlEtuCyGJQyJPmASG5LvS70EPHXOsD6V+GqWua38gWQh7AqGufUw1VJbSsWEUt6l
2CAopIrOqKRgEqYvNo56c6efIN9XcOyeBqaAXjPd4+I1ZqMUeksRk4DkHmmlbOXs5WC+T79JFBRf
3zfyAgYHMkQWJHs+JlJVBYq1hVEMhPRRQhhlxnpW8Ik/s+F57Na1DKti3r4RLjBgYbo6K35wyZnh
yIwrS9swwzqjf1qcP8sMwaIxme0jOylPNLmlAMRg8uoob9h0hxihYLp99Jq98AzX6VQSHlQufNpN
HEzcTzfwussJxoEb2CGIQ+J5q98K+DZqQRtgBjYcXZySl0sdeLOII2m9/QkSyYDzpP4n7bs1eTx8
drFEyPeVaf/habT5Qj9Pg9fkwbX4crAqjYpJnI5aO7ynPcmXWBXGy8AKgomXY3Shs3pG5kj8qvZm
hmw/yjkSKiGjHzQaw99uCockpQ3LpOrjI8M6N5Rlywx2Jc5y7p/FT9somFB7w8zlaLRrLA+6ZPFM
rHr45yn/NdPzlkSi1yLyHon5SDgMktMLzH03OmJg6rK3nyp2y7p9cvOoApC3c8Li29Zfl5m0oHJ9
km8zEFAyTk3MI72iWA6t9nGOTpsjPbNZTe2TgsWb+m7dgsffFe3q4BRsW+vxVBxspkSJYqCW5FA+
csHXLG4P8BKCcQN+c4nUjhi6RmPwUtPIKzdS0PrvqMj8jEQ67OYasd9CWvQj6wXl1qGuAidmQp3d
zfjt+Ch2hZCu7UkFnA+U1ZK/fym0kivzaBY9ZDsWVLx0/A3DOGBumB4e0Yk3ISMNDzm4iEOVNBdu
j4HVMlx6dFxtYDO6k6r4XPKG1YINZTtVm23qnw1kY6+mDCkcVpHreSGcsPZ5YTkL7/2d5jHJMEgO
IUHMTwNSwNIIl3usaeQd1p1Ep6i6R99AOENaaluNdVwMINuG/al3bc0bPG4DzvvO3Hs7oi9TFMvX
6zPR8Qdv2ye6gpztlwJM6Uh/dNOP/JD0Qak3IOHRck3x0NH2K0XjuHf18yvRUe3eJ4T55CGkEpS0
LgE4ad5/DqHOvHa7A0LspceXRLDyEscQ49wleKBPXXjhjNL+EmbakWkIeTadrFiiWw9pkratQgit
0q6riGC07V32lREj/r7uhJltdg46fNnYIEQ2SrcKaOfy2HyYAJfGcTfoDlOoPrsCtTBkWJlqmHp3
YEdu+IY9tHSxaIBLjkg+Dex39YIeAyNZNXXR+vFiFiVeuT3YzKBBtbskbaysPb9wR7ltJ6TNS7bD
5AhwfkVlsvjV6cy/MD/XMAAJXxPgP5BOlpwMrPCVzWPmTLUmPjhSJu+asU6395g3pQHwK9C2ddZt
QY5Y8WG6/+Se2yl11qf2aWuZXkIDh1bLB/mF3TVYSSsUj43F5vycBiIqSITgngg42sUghqifE+aM
n7iY8YG/YNHLxgcQWLYL9woyQ+yBC8Y0ovOPYaSYfdY3ZaDtGMw6eYa0Sftuk0DsK1x1ZqPKCTfk
IM+eOC+pkrV5ymSqBQxm7QY6h3O4lrWijAkIN0N/Z/xr43wzHf+gk5958aRQdcxnGOBbszlZa7kR
XLvWdvYlzZ7USM+4Gow/Bi601GsiivIDjlsfT651zZi9bfiGZyx04Oz0k5bnX89xRwoiRet1MKKu
W+QShlnqQdOn92nmpxbey5H1jkpIVgTSEBcqcINTFIG/c/Nbu43ycZmCZ/worKj7OqmoYTj4Lla3
9wdZwoSrzbF9CKCICJ2vmOXSfLDUl0e5tZiYI81UYPt57GWR75xQ+zl78KNpq4y+R+2pvCaJPDx6
lGQFPGDmHEUk3sWyspMlKDvP1hLPoyX8wNrxLEwXAYLsIZ2Wut9TOBxoIQf1JDf+qDXUXkHlTt+0
wiRhfEnA2M2P8de4YyWUOc8134cmeUcKGbyUCPpI3ZbhOKMh6LrWs0pPDE4SMN+2zvV51prOIYAB
8vKEYlZrJIebvEusvlVEN1l61TZQXP3LnT3wqhf2hr2omshaJnvdynUtmBkW0GTj7NLLvo0q3sfw
isrHgyVSAtKHdfKS+5cP8v6WbMS0q4mz9zqrjWCqAHI+b7mQgquGBJdy7tHdNpmyfXzfEmSo8O/y
SHmC9hAE8GP+GGmexBK3U0qKFWxZqEy8eMT+E7kZsXLkYyjosmt1KngpgEEp0iyzm/GXZn3xmJtZ
RhDSe79ekJ4jSfoNDHhOkK/DrgzCSCLjKr/QaSMKilscqKxQdi2C20mMGz0mntLAGSaJixf5jPHj
nyDifL9y3BdHjDnQSrZIZrt+hjaydYSGFaSF7NyJfKxHJmHvUJ3fdPY27jLrL3H2MUSF32cCfcBC
zc1RhdCKHnVkJ4X1OTKO0Z2LPxPSMJgVlw9kejcWNaBRzokuWy9pjVJ+1E2SYfIMw0AoHw6/LxX6
iQq3X0DeQTkxrzskGsv+VOQMp4Ku0A7JMN3GKx4Mlnw9E13AwnggRX7ri36Ne91dAWz4/lvlMy96
V+wOKjDhilm+a5B0ksin11AjSaF3iiQpWRaeoaD92NwgwB3XUD3cP7BzcOCwigRCwHpByCguyPo1
dD/Nr7SxkX+edbcHRGjELH13YR9CQTZwN+cSAOvcYT2ZJf/Yuoxi31QR2YdkqbNjaktTvyaH+ogy
vTTrtlAclTQ4JUWASbItiA1fMWaSnZF6go/xu0Bi3pXJoPzPhOjux3H1H931WOjANAUvo9NUmWkS
1U6jKxc8jWnFeG1ZTy+ye6nyJwAt7SNWeXuiuxmooOWRWtaesCs4QNYspWsi/BgbILpvywSMWFNw
bCZPi0eXBRmgv9MYZe5oYxudIwVuudL/1TNnp8Li30Lcxd3fa8xAsgYO/FJP29/8bsyI0BtZegqr
z/ezXAPQT5WJU4t2TwJ+oDskwVbgmomwATP7T4ZSh5hPoOsNemXuTVlXrDlpbJRpj9movTsWu0pS
AsrlMJfrpNnPKoVmnFlhauvt6g1sh7I+b13t4EXTJh6kDOhjGpd7qPbcbrWiqOP5Ep4S8nNzkIlZ
a730ahxxl61Ibx0TNRq9P9DQGhiFBkwwe22uq5bRIOuxaE6DMzH10ARHea0S5x+NNcy8NCTRufl8
uemeaIeVc+Nq5pbcVNQa0kt5SC12ZeTRbgiHXXDAW2vTV4M34gXaC1R7J5N89dfmhIKk7p5DyxMM
a7fzTxMjHlfYGXmEIFH89XIO4qH3ZOXTsd9gTk9Q4fPi30LVSrPz4Kh93wWOLrCGYX5z8NGtctu3
3cQzk+f+2zzukKwjMjNvWdDFYNRCd+vJ+QfxJaYm+4Vybl9YrBeSHxxKtq/N8fZN0XbKYj+3qUdY
Kuk7+XxUoiaiBK/3oRXwg18hYu9FmQnstz+nX+UoaPHHoRPYnFgq8mxhTfeFSxbUC+4WMgsUfKHq
G/qEVccDmyb9rQuOkV43f2f3OxYz4F1abFznPZAnMUBbYyjb2fkerQqDfw25tKPJqnmsw65V0Xo/
mX/xIiZXWgRZsjT05YQW7IODfSN9oAwuoH48RJH0rVbdiURR7jvwDoDbYtrlajLwLffq57ecfKew
L8u7djupLrDaMiB0i06tjR2VLwmkkVKIOiB0tugO96lwoa6ixivpz9QMCUjJ3TP51NAuYc+fxjzX
knM0PD/nrohEDxMrYHAClu6RKe6OCSYZKvK77f4DA2OSzFQSJ7/EUCrMn/wkx2ln5fnmH2pVV35t
a3lyk8JyvzIBzBZaKrpUzZmWWZbAwteUUkitHun3uuYJ0T+RYIYm8TFtCMFDHYEPKzHZhSFMjaWl
epbK8+d7jl9yNU0Szb5WzE0ODmPFYHEM0O1peA+pprcVDD5Zx4CP6XOHHLruWu+liUzOdmkEic7a
bT8cA2bTwV51d7+Q+UGmMnEBuqBWKP9eGxtRjjX3ocVLgg7+jo/G8rwMqz7R2eUfo/u4BKl2u8/N
xZQHDzzVAlk1tOwADPFJe7e41MHFV+aufpwFGsn0Rp++qK9skcrGe8PeNSBK+0Az8Z+5jrqWi5nP
GD4WEP1WMqJCuIPQ9GjNhHGZ4L5yNC/gZ1xUwd8bAbF1BWkVlxxwnbshljTbexynRj1IxqfdPVqm
vaEixwttElXuUWa/+ODMYg4uY1VbgRFqHEmyA/vHHNrn80f843I/jj4cV+H0KnKOHjYjb0JpnGWz
E5kgsmtNglCCSbQEHVMU4OlRSLnZQ4kG5Dx75wWARcYOUnIx29X4VBZqsqgAYdcO9oM1+LwLi/mF
dhUNzehv2j18nI96wAYBb4wEsj+vRkwqdTqiy0WwejgTpLSGWcCbzvQK+HN2R37K/GPVM7YNgFSl
78ZTHU3phEU/L7l6J6HTkbnCq/axfpoh+jLERB1TfJbq1KtLjSa5ayLQDUbZOQ/kL4UBPWqzfp+z
BQLOUdkkZUekxOSWJs9HFYC1Pgk3BI0P32634yR2EIDcgBZYbki/ymMWoi4RAmNBJjG+mwq4VK60
+WNvAOPVlvbtHZmZTmG1zjquA9vMJ0s+cjk7RGRvVlxdgv0M1fEkLfIucqhSjQh+XOHaWJvhWtu0
/3p15lifjmgyK/sAaESkYbTXXN/Sv6hY8t+Q+OjdmjM05TgAB4he8FaaGH81eEXglMet/s4GmYGW
VSdQfs8irlcE8H2Q5N1MXwWdfO+wv3nZ4l7hb5Hg246lscmgbF+KX0dRd64JZSY5xxhjUVuOY7GU
NbNeXbPmEtuwIMnPI/dIxotQkgFZCngtSDO/4X+Jq0WyPVB7EosPg+2mXo8fa0b1RVa+DsyJUAsx
CCgPdZlWEZ9qDILYXLfGoQ1skIZHQu3ZUAc+uuYuKaBBjRsZHLbbJW+lVsIMrMgdhIDuLlV7tLja
beA+qHlimSDilmsopQTrkttyBfwKxwLyObqJfH5wxZ5o+Rj5/kwyWlli0cJ/YwV2lFPZq6b33QA9
iQsEjxp/mXL4eYFb8tKtHNcfARrGQKdyO5OiPS1t8JiV6iyFKKx+nerDH8I3AIRmuuyHP9G2qKjy
OVP+ZcR+SXw2HHSnw82Am4lyMSokxCDNQcKjw0qGd/OYITDEtxBPt6ySu2afTKnCw7+DyKI9yiIb
WdUNkItNwaymHjgDrgkfe7oKukZZw6MCoR9H1ZdFOKUjWpIgEGyagMTERnMEF90dEQBXQnu99ljH
kaOz8SmgJy/qJeOWLAyyTYVMQkYa4+F3gI00k0nUxoNdDOYx6L1DPElICM+rvGTl2RTTPWGzv2rE
tPsbIuCehYR1g7NZ7MZQoX+f0rI5usZWyACqp8GZECJQRoV2ZbNGpCPZfd77wBrFAnq0dbcKPscc
M3Cw2Tw/nj29dRWC3wWDUGpDGJDu6rwn+tJCbYVFOVn4JCuiwJgv0pykuKgc5jLBYXsMIyPPlh6F
VXYvVOUk/VcMnBfM3/VVq+3DtpigIs2gVfFNJZ3rDofbGAEksXbcrS9rizQ++y77e2zl/FSIQQHC
MKvdsvKB5H8aOBMG5jEvKjEftK1UB+1OMTIOnMgmqN70MY2Rc89Ikhh6Q2zhJK87g452EkPQZv0M
r4yhfNrHuGZ3kV8hGXykXKY3Ha51dK4B7/DgaBUEwKfhSGea4FVJyqczpcjmj+lV178hp16ftOsr
NVL4jcYtux/Ria+9/7Qmvoconzr/r1R1X5ka1QDXc2w167Ana7Awbsyek55tKUI0zHaFvTkPZWew
EP2iH7JjbWVobTqIphqBCembKXwvr75N8YXH0Woz3u55BEFpcpcmVjW+ANhiG8bS0PMeeXAGGTcf
IJXIjCajfpOoxULVMVtzHer+X3kolbfVqN6TQtnMF7vDxXvVi3Lo6k3dPUu0Nv8coYr9S+41fc2z
ulJCuSwlp3A5A1vlPCWEUTByBIITzgafxbHGfJxxTjcd7iFA9ke68eTdNaACbIigHgDUKM/naoHe
EeV4ge8ZEgyeKxTFOGnSJnz/RSTynq9Oc5VTGn09HSxooOXq3RWkQ8Vk488wokB17bsJkspCLP4H
xxRpkdkxyL785ex60yrCYcoK8hNJiNkqk369jCoVXIXm2Ivli0BFmKOC0kmSFtQBSvPhGXTohP0Z
HqPtITpTE2vPcFgqCg+gXSpO155toHazXKADJ673+S04FPilKak9UecWKPZMaxh6g5Qr6hiNFFvR
PTBOwJkiYZFWITi/aZ2dZHuw+7N3m9LxqHJKsBFR4utUcO9U6FLRUqpNfCB9CNjtC5mE1nBylKjs
oUqS9GtIy+iedAd19fGdkZi3/GlfkOGb41VxPo8+pvU1FNu+sj5N20XqVgZ6UGyxuv3cXi8hGjH7
xmq8NGTi7ESgypbTxhNPOYqlWKrxyLdVM4KRvbHfHbDT7NMo2SrmVOw/vJWCG/KRWfH47G8VSKvS
XPUSK2s7bFi/SIRkT3agGMb1D5g2A03uwUltedIs/Azt8mkhg2Dpxwk6K6me7IzUKacLVLX+VAEV
4r89Fpzs3T1fOeo+nhftnSdvvsIJwuwLsyUgTKbCOai2pxvyWXcCHH8E3O7aevjTjRwjtU2/G545
VgFOG99LptyGhGg9vrdLEH9vQJv9Y3PPnR7ig6Is7MFxqh5WmAryfrGnwsoBYmWbsiIU7FUySk56
yHFycu9x2m8xxo8BDpzkAxpzTwE2t1z+3xPtQR7MukvIrCxRKL35IJQXtku0BMNWd0yq8OTxY39/
96/J5m2gq9MQOqli7lZ3jRfmKxdP1pnlI2Aetu1sHbG7B19YpL2E4y1C6FCA57+yZEeJCORm7G3c
E0vf8wvPTi5l2JWu1CKYjO5SkzQOm23DtLX1DqfY1nr2KXcESdNDdpotOLTwPE0/8LQA32dt0uj+
z0t3GU9gkmcSPNkhdtotKmWq2ubjyPLtlXi0o6Sq4UPmDewPvGcaT1dGQWJ23G7MVAvV7XOw2lhg
pmM8YlAdiHCEd1+l9YUMJHmZaqcEFlMxpWNdvDrs1MGR9vmXDYfPZ/Pv8IMOpISNgBaJSc9JrOKZ
p2RymigZFG8ZtGAXveHIDK3cVtIovVzN0ayVcTy/jFXV4I/MWgWkd+dutHLR4deKdCLUu/u3Obrm
KddSSW2hrIyIUbVKRFIIUOLyckbjHrZSckjWnpEZ7qUFmENQKJT9evAD3eXLXNEzXWeWyKiOU4Hu
bBq1RvInR1uVgQ4aKUN0mhwH4YaPFxnSnvcpYFJKlvP5v5w3LHPCQquRHcxQD4ORCscoH6QTPnpa
VtSXNT27ZiVqIXocmsxFxca+X1nMDoSELscMeGkuL0ZeiQkcYeEaSMXd9eEujAyM4iBJoT3PHiG6
L5MyVa9FJ5tiJuEJjZiup4pp5OIa1vU8yn9SSNUiT7ouEIkNEXttuY0VGFL69g0eimHbpCJAaEsy
02Vkk0f28PRmB5AmRMceycOtt9gC62Daa8fVXxdS5Z/vb1muFGn0jpdPmMPGu8J4KKq5P7u/8jBh
GOk2A7IjIxNl23Y5+MYB1AamcKn4gd3xmSXTPlLPIoxiNDomJ9Hc4K3eqlWN9suGdfL6RGbYkJK/
avM5n2ewhskqztcRH1flktufKMXpfzMg+NPASj6aieSJnliMmdn37BXJSpxsFc6Chy+GyqkVyrVI
ut8hBHH5Mn4Cf50DNgMmbUMqJIreHd+bQgxPa6NmaHX0NFahSB9RQLLx8ikB4ehtjbO3HQEPJHPF
+vt5gMMBMsNH3mXwblFYHFw+QMwFO0D/kmuDqrpaqF+WSJ4bHCyNFvrzHEg4at5mt7W7ISj8LVWc
+Q8R2xBkHxi6pdHPZ4GZ1vYaPxIGJPRyv9zc3OXLRpq6kAGlqgUaxOko1qwELczvcNOVepY9gwpo
j2ZJtEiwe9lkPPWhLdrReZ1RCiQHllAVfmjyx8sgcGmMgOEZG7C3aekUDlXPXp4XhCOdayv0wiqO
N3b8ghXyG7Q6voPVp7f0lXYK0EifkFd1b3ZEQY8OxU+9WNe9PE7dYEBwn+H5AlK6SjsYbnIeB5x3
5gJjYzGSliYC6x7R8xOF1YJknp8QmwzGyI4WAM8jn3GPdG1JbHWErL6jc5oNgU4FGGwgADhG09aE
eaoXn0KJ82W2DEiHfgcUryxAclIcp56tSrrXnh/rnbkc9rjGkEVmqBM8DVL/DttsKogSxbaNZt/c
lvDTwxHJcuY3Bqcqtf7tGnJtPoyqZACUYeLUn5yllw8jb02T6JhKFyBOHXp/4UgrVuLnURuS7hEf
AxbqNE3qcWVlmM5j5Zf8vpa2MJdhYzXS8lZyW/8vzbycp4MdxSzqIRO8Ik5XApqrnBFAhnV6Ba1I
H4ge/lXZXUryIWe/eclDwyCsuPwRDqZB4Iozsj+E7Gr5ipHOqRVltaXops5j7NeWxioSlXwdm+6E
qE10uHldaMBX711cXZFs56dFpRJohQsK4s8J/He7aOFL8n6dcZH49oYeYAdVxpTqPmHLtp6AnWTp
2Dzyahk/eZCgvPz7i08tZkmbH1vbnX1T1WaJHJYsO3HqErur/ri4xKix0Zn/frLIlyESYbIwJQA/
fv6lmDertC4onm1nt4kLhxi8iYfV74CojzOPfjxa/N+Mr12AI+v8hEsOzNDd9lgZI0uB7HDDh0Tl
K7aCkYTWNqoibsbjEICJUJc2RlARtkGKPmZn5qB/YtU30njU1NHZrmIvBDAy8lRrV4ZCpdGUqMF3
5OOhzlLladebe2fd7HwBehgMDFxv9S2fNreO+IIfqt5Gl0QF8OYoc3Q6YutebrxWZwKRK6jqbX/X
xBUEktuQU3Gq0Xrc8gqLeerRWO5mmqaogoNnJK0dwCPCJQ1GvwKytHMJEbu16/LuSExui5XmQ3f6
B4Po8dzEIS0rFRvcjuu3Uro497BbPRXbnqz8/qeAeXGr2d7rwmYFZaj213dXWdc9CJwhJ7OutQvv
68xRzNKhZtsEJrrh3KEw9nAhqif3elb49R/FuAHOTaJBtMdvG4ZGz9U+flF2tyU5YULvrCOkT4cA
KqzUM7k56Pjt38TWLmAlzH1liJrGavF/rDjVMyHFMfDBU+LtSY9rkSS7enbzc30Vzfr1F/cnNxj/
5PfW8D6k1FEJqjH+1cv6wxyQ0u8koO/jkvzYNeo5kimevwvxl0B1bd93UYR11XeSEiFdQyAXuKMT
/FJPSXCCD/4q1QgtFni911QyaDTYjwkcGknhYt8WF0ViXtISxl6yx1PsLLbqkCz0Ua6jqIzos5gd
5xu7+OPaofZWzZ+jsq0nYXDsqpGSbfH2drUQt6nWa3bvnd2duEY8umnNbGQ6AVdIQ0FEhw3sMSAw
9eKVhZ16OA0TdLVCWwFwE/+Dv246hA/7iAUWNr60FjFSYvTvJk2Fb5RAdfIfeLHOFqiBZtvFNijS
9etwPx+50UxUS6wuthOybLg6vkI8uXjvQ3Y0JVOnFICO6KQWJP0yc00OWd9rRwwABj1XCoOYRCEp
1l3Dq8JvTZ7OBjDRfeemafA+SNtJ1jOZln4A5NLaYFxQAjs9qNy7mlBpBeWeaPX230tcvrLOoquN
euGQRFTOFoF001GmglQJvzXhPk59WRHiK280FPAEwev2BIpFnab9JGWAl/kMxA1MaRn45RZtmsK6
rdlk7wuK5sbzx40j3Hmy2kLiaxojjp0xAI42C8j0BDeKG0MuendT5Z5d95wPDCA41oenZcrMlu/5
GsMHxfN14iZrLQ5silJTAKQ++E8CEOCSjRz1C9fs/7wZn3SMNXZiOQcokqOac0NKsT+3mpuHh2lo
BasID2RhZmrXD5wyIb9K0SRTdYlI9ovQFVIvbmcyltnAjRwx4za3I093mhiq1YG0mHX+6uuwkuWX
CIoJLO7YLVVS5/VQqMX5hqaqY9mWYNZ+wqgLImvK0OjnGFqxPyFdkpYIz1WGWvGJ2Dz3G5Ivz1Vo
gy7+3s5kTDoCsJoYlga+jX6vX/crANqzOMa+BQykKzjFWBdMM5W+mqSw1cwUCTOtrfCPtX3/2gbl
EeLfZKTlwt84FPmS1AO8XehrN8U1t/dhzeHyw8nEhIRyBlU2Jefih31zq3S4BAr56EMRzM/nvysB
4LJWRisGz76ERhcOfd+clYp9UTubcyVXgtpap+yb1vHk0jlKUE7fOJbZbmpOlvzngIY513r8TbTe
QqgxXxqnZ2OvMhQDV6Xo+Cju2JjW1UT4Ub8NAuNUN1UgevgC0CdSHwUo6jqgVuINGbu0DqZuEKPG
0tJ+sMrvAVDy++rx59kn1B40NXaHPzItJmBgX59zuKoon5AuTSEN/6GRe+MaNwWa5NZh087v91YH
lK+uTFCHNAPv9frmO4SAxkDJXhT1WFs3SKjKY2+vmvfEDwW2aVJrMfwm4nsiuvsKCitFa1BfUonj
6405o3iahBbKpMG9+Au15pyHRR7FMytXRcnPphsVN44d/XksYb63tl3ikp0T41ZFLPWBL/N/McFU
fT0evCYpD0geD4p7kFSbd5m0xsa4F6rPAoO69hFw6/Ohrm6WntBKCklhKV167BGby4QzIHhnL2dJ
a92D6Ov630jVB69D0GSeI2rMeBX1rqOvQp9LwGh8G/g33n4jBA1A7isP9m34XxhIRE3rxDQNdquZ
SXOevPYCL+qoBHEQUdQ+ECSVo7LBUDvZhvrAovs3U9hWEnDDcyA7A+j4fIViiGkFYSwD+IkkdzRq
nqxl9DyUueBGcF56AweaL0y2+Hxf+sLqvWetiAP/oxUoVJo2cltLnjQsQWd5e50plXspI9s6F/5l
mpmm4tsvVl30Sct+DjSOmMJq50jOLo2NnpGBD5eDOLeIpG00A546SCGZyw9R0BeP9KwF2kyULy2z
j//APkOQmLa0TRMJi2pe6piWiADsKmlM+1HhfwU7iBsN8chXWrXc/CGFHpwTf6Nay2uj9m80VHVe
B//VhbYcetWAii90REXZEhT5yFp4uGKEBMvzORYT88IxUDF+8NeF2xtYnQJt9FspiJEL6adA3G0k
G/Nr6LJTDZELcD/OxpFleLQI8p+6kfU3+gDwVOhSKEfuPNmaLlU+cbZh0v3az7dl4EH/ll+RVBwp
NaNa3DyHbknRdEfx+Xjo4N8gI5dTZwoTCvjPjMOiUFatRzH4PP1J8u5DZ91sYJSjikilL4kyGpfL
BUqJzJNI5xhFpqwsWfrnq09GCtw8LVnMRM6M0r3SWzd+GGqQd5LU51/b6W5TWkOPQiLTi74xfyli
HDzX/GTf5CT2XfpZKM6atcaBWlFGubCMv7HYW49ibGdKFVN0Wg7CpPr1Nktb6czDWfZ8lOnp2nM8
8oJ6YjBkv74iaCMO/lroMFkBckuJzph73uM41vw0uSBUfpKCbvIfC6ERH1871KzXK/ophu74G62x
chaqubayY2eXjgCjOGxYhrdwRAR9SfVIu3EWT2JxryxGuKpJIHTaTNvU1GwBIZu0mlD2ZE5+O4+K
DJY1NtTYJfE7zI5fAC0WTtAm815Q39kBiblL3zIvDMXiDsr3jKoUGAwNIRgG8JNp71Xt18dS6mdc
K4z3kx2nRWb4AwPaK6fO13DeBfRciVwvH9z5QRZzRbuPJktSgQqR0t8LivEg8nUYEHu+zt72unad
0odWzjiXwQZN275779LAo1zygVcI+kUJwfodtaDVgHfFM2nTTd3Yr19QjvUt9fT8hxI3AfrZqY3R
tPcRgJ7piUZQIY4rKs5AlhSbpRzJddz2ieuRXCD5Bpo7W/S5lMaj5n0RmE+k2ILabmXiDvXmytiV
EORdAncuGvqmPrW/UEstdBlt7/a1pECUpsAHjaBbDnUD76aqi95uhb3gB9RNQXpeWlHT/JtTBEAA
nWGOB4X9zIvP26tpDhUaXnKp2ATW20L/jO5Vm/pw5H1fwu4XPMP4kX6B52VFrb5NEghNWtMJMbz6
BvQd8hThn4ugqpOQaOx1T32TXJkrZovEDP1dDaj3hxkr+Iz61TUxoU2ldsKNnlw3XbpezlrT79ZW
aZI4lDUg7FaI/aDxf5fD81bJfhuXej6k4WBAPKEJG00YX/2rEi21pFcmKM5nPRBdr3ZCI5S/ZY9E
e9M81raR7Bg/lOY7A6Wrb7E8mWafu2nM6W6uqPlAByAmbCz0pueUiY6Y/pimzaFoT5Pqk/nTUlpS
XfjTkDRk+0odmQFaffDMiEvla9TC1CxU43ctPKuMgUjnF2sLK+K3avscXoxbluRVP4572h7lWdy9
rWAOPVPPhpFtA/AuI+TvPLBL7Uzoab/l5Xzh+go1jBDELH3AgWiRhmChwJoIK/UWp7N6uyxN822g
UxGelaUUH2tyQkqBWIHf68tMADa0i5gORlXsNJHX/ATCpx+DV6ZAO2Z9LIKfm0jxSm0sBNDL0fLW
QxMSxC00oWSq7WeZQUzjSKpnXz8fyjzEfPKHumOxclueQrRep50ZD4b08jHdkVUl6E7fccUQraPL
fyLcSDOnA86lIHW8JpjMV4qh8Vun353JmdUfIC1H812THbfuzWegN5h8ZofnD+78HWYFzRAXwvD9
LklDnCLO4RqBhhkAbK89Lwo4UjGDfN5+mGAmtx6PvQLHn9u7582BGX11kre5gnnpArtaa90bTjL7
nphmjb4G0P5M/ueSUgU2f9wUfLEH/lrZqdpsLY6+RkqOpY8oyCgqxzcoEEY8qe94H7saTybNSkdu
m4giGm3fGdUufofswN+2cQD3uqP/niQNlm4p3qXndaqgSL/Tlbj15fB1keq/NqmaFZP8EDsh+wjv
0JUlS78bW/tKJcW2czNb+44pS1jvVhyEshPv41ni6i1dw28eD/ixr/2vsFn7XrjczMHPNIhPIe3/
rfcjee0exk04t+ZG8Xf8HJTb2w/v1OcXBKxuj10SmunLAOgIoejI4odZKadFk4+V+sAgtuiNhjZh
7mNZMJg/qxGao8R99+/DFEbGv42uzfdrMj4TWF2u27M3i2fVEO3boQRCPI79WbR1nm5+eGRtVWqs
/JS9EOL4beXSWhIs9y6rOJsn36LrkmLXLH+CAkwSzobovUF1LsLziX3rSOGWNkX3yihGnD+sxxtx
+imBX6A/tqZw+3O0YDm16Uc9ZA3Vl6PdGq37Zf6qbMWUQ7onkhw442R4jdzApRdvkqFs2ECS9FCS
xOw8jnUxijzQi82Tq2l6T9Og9BjwfT2uSQa/TMW5JR46z8Ucif7zOrQZAOd4DrWPyjn0gwSGRnFQ
vXQZ3KDdmg0J/7K4Gg3tELRSaolRklBqOUnoLg7B8fuj2qBlvNkIS1Fpa0pp8ccyvJbJE3rJVh0t
kJnlUMLelVcHj6mtoKm7WZibbwAsAoBaJoxfQUD5opKYLR55FDRFNTjo0SkapUozM42t7kvCbT6n
DeZwlc4bwxKFzj1U27Q/H3yyKOc7Ohnx8mERIJJHuB7oK726bZ5udEm/w92IkPCpTr0Hgfxg5zlx
8+yqNhQ0axT7i+6ieCYigGHwGDnZLhlUg54QTzfeH1cjb7PGSJ0lw9saQ7l6HEVO16qwSpD60kNl
1dAjTwu6eqcIj2AB0NLqEFKQnY4DOZtLkGoeVaFJioPWz8gJxH4hLEzeV7OLeHD/WPxRs4HRuWg+
IUiwUS0KT01g7BLQW3P4sCVCneWj+D8DCJamtFHQbkNHuo9SLpPOhxCGwcZIBpy8byQXwEl3yKvU
hU+VoEoJrg1/1pqHVdfEWFS75ddk4GG04ii5bfQhOqa1CsABo1AQxcjKrDE+5i0pqJQ0zmLX8rG4
uV5bamgxN37jaiXKXo9dTFds9MLYzdhpOVOYtaX1aaTTFbct9MRxXUA8tAbjjKjQnRFSacoQHi3v
sEHPP8AXauTocMaYpDcaLXWmSssQdcZsyNTaftR2A8YbFjNYwOZVWoHRzzIEaRur82FazmGsoGNc
JFjcWbj9Sz0nX9iSwCz1LyvYGHhzUEHcRsjB5l+z+3K6V8HoZPyq/2Zvl/fk8dhiG2j5aamaa7rW
9MlxL6MXx6LVjDI+rTz7KrE/PsRR+Th6kR/+CpZX8aEIy1503QLJRnWwfo6SZuTupR+gciComwlx
Kb9UE5zxVD8pZA7jfOVUoVFkOHkF1L4KA3qq1T5LL+kyxwF2xD2Vp6prtOiEiQNlZo5TqVIv83p5
FWjrYna2a+SxevjiKGpETlhDTuprNYUvTH+dAtVe2Mz2Zd4eaeoJYW5g2kkwok1UoiNsT1fsmX+V
0eR3fscHu1UmT5gSHIQL+LKesBjaZzM9dAIYV3UPdCjUNRLR/RRad1D+7umhVWo1JvT5/Vg1J2FT
e3htgOv44Tw88B3FeOUXMCdXYLMlgfHG+wNQU67w8/+s7e2GvMAcPeCtlBlgqFudW93NX9JeA114
oStUxQHBgrfExPjx8IRwvsBp0dNHImozH0npqVYbdi7NKiCLj20P7XypHmpFKHrHWnFu1ThLPK8U
xPMZh1FPCOmL++7fhO1a9mrZd2t3q38kH1w4mBILNaugvnGtsZMXq19eAiBZNRnGO3RMKqykaPJM
9vwu5WWTDeNEF7iJu16L7OphJ1UEguUdRjmZQCHbE0XAyX0AT2pxScw/D8iJ5ySHuIOINK+t9IpQ
508RbZ7QNtgu9UwI4G10blA9+ZUNg+PdqZJLxDNTM0iTso4vXzpv1N4K9YDbaMUCSEyORulUHVzW
6oFbN408drppTE+zOJ+XK+0rteHiRh/zdJFilVlc6Aar39rqO1B/rC6vqli0t/q9rBCpd25yfVXs
Qb01V8sRBdFoRHlFnWX64KZdJ3ribEJ14k/xkyTKc1fl+mcCd+MES6b3GQ3w8cVZsT/IUEohU/5Z
xlrayu2SLNkiRqPgnxtwCJtOY6sJ1mQv0rXbYpOgSuajsJv570WQvkuc5ltXwhZ5djKumahr338a
Ue96dykd2Lds6tPK/FN+fylyzWpA3em2E2Qar2Wnx9uaGOnD3aPfQbgHHwx4ZNDbA073J/hcZGtM
GA1PpnvmArjxAn0Rs3M2LymD6k/2D5RE6Fl/Dc8DGpRMU2P0doRmJo8r0Xeq+mu/ZRvV9GtjzKLJ
QBQ68ESr5fVXFMXncOSZLVf1SlljySIe9VJyTLPx7Q/QD1PwlNcj38x+Xhyhv24GWHBeUpwDjumq
kGXI8IszOBQDcTR1sqaZvHLkrymu5H3exuDIifoTy+3VQSdCDTI/4J0ZDgeSKdNrGjtEaUfaTzDR
KskMSVDXFPntcgCji0Cw0Nr3+Rtt8UUr7fVXAvUOVq/eaB2aI49y1LhimQaz4bxUHF0EMFPY3MPN
miQHePnXZruExCBEZifzr9yRAwm6RdtBEHey4bTtZtSCC+nFZOfOAaJrsRB3mkGP1Vlg1QHR2Iod
lbPc6f+bqNmaUUHRWiI9ydWhCPPGwUiO2kGAx85zjpcoOiJ1EY+w/aUo18aloIFPygszZlVKMcSH
Ef6H9eLzqxzV4Dr/WdSA8iFDKlvvjS6r5cljiR58a52ft4UYY0AlL3zZ0tkCz4+4+BJ7icki6eWB
3DoSQhX71bnCQDj1zvipwCVklHdIOoDS+gWpjovd6qz2r3993dy2a9SMnEicwQwUMP16TmU8bOLv
eD1VnX7/24rUuZPMoibQp+spHOxLikrXNWobzmy6zHDRPrH4UaiE+DZZH/dWQHVw7OL0Ly+8HMaU
tuEc9Z9ITfJSJnHoHfG8LOgEmd1eszZfG6UvtJuV+TCWBhDww/SXFF0J3VZcGiOiqt7d8U86ugGq
9cLsAphG5grAyjJhdaRNg9R0lGuZRcPrJogbPKAGqGTbyn1pfkczb1Tn1jzqjq+YS6p/F8K3qlUr
PJuL0VWoTq2svDmhf1uz4B2PwVFVxZkVdOvn3DlYJtfOhrh35Q9x4n72KQsElA84mEdno78ELBu6
P3BYFr17HrrVQ96CVf38LUFwlcK4JkWpse+ke4OMCnDIoSIzLVeQ83PHCWUH4RuLm09y4x+OdOtW
miR6aIjEg310tKReoxC2jVbqCXmMcADUu9QPDjU8HQ9jMjPKdtfXJwmyDXxAVJeQAgCmSmVmL4Tf
7RD5w+Za/YrUknAGE4GrC3WDMjYif8PPODYd/Se1dLhpooptLsrMVsHE52Xwxj8VSUWHo0FIi56C
I7BLFpbaTFS+S78gvx4P1y5JIkEOEsu4evYj4+soYZI3IOPkfVATcB0zqM9cRMA5IVS2QdW+I433
1v5+6nFmo0fnqtAlhdS82TyK53rEuPokI4Motoz90HjA780nIl3zGa1eI2s0m4EuSq1TDXOYo78n
bTbl64mqJR+V4mziiAhiCF6Dhk8/fY655fVMFqSYAtkC4iaLZz4oabRQgSidEURQXG0Sv5/P/ABx
vhjhun2YYnCYRLIKiZQr+5zKMZJQT055l0LrhTgwvltdSe+D/JzdNBtAl/jpAB3hBeEXC+WAsVJT
Adb82v4CSoGOzcuhmiyMG0tLlaADkGE7DanNT+Eel66as5KJiicNsD0U8Tv2zwPDBrps8Kj3J6F4
0ICIqisttIdganivrzwbQM/Mz41wC84WzOko81mkjqziPlz6b/ajqQ2fEAzXg+udmskuYaPkkuXl
hJwsmD8LqUkKRmjs27QJ2y6IXTcxn4wfb+xpAiGAQQZwm66GUg8xVCIHMY4L6sAzlaHCO5ctDIwW
WdsyU7JCS9mYmwJV5TLODxEBD5Ik7/R6FowyhPPGkvLymPWxXRXu9w2DVm8InGi/yk2I1BAivPYA
eWgIZJxlg+RSfR71yCmWeWeYUWDcTqhJ7eUmSAe0JUr3kjN2itw+5WTj4ajsiuK82ahAdIPTz9W1
F3+t5Vj4g8/seXl++JjgPWKXnL+JZcG9NijX+S+rjibcLEnxzh1ZPzh8DpstF/h0kkmaRHL9fZkG
/4tWolhM88thf2I558PJ24BpW9cSc0mRYj5Q92V6s70f1IKvtg6C8Jq6/soCSVHJiQei3Up2ZSnX
zYBvVCXjCurNXSnn9inS219RBEC53lHbWCGQDmBz8HKOLoMPjS/be2XrElw/x7Ti/P+NyvCV3lRA
6D80JCCaZasz5yrO2PETmw3C0GNQVH3D69buR7BI+gdVrU+FfA3ELHzUFuDLhcPLPkeW5K/HnKax
KtJONqy1TTAjabnWCFVDuOasDSg5lgUZSXyQMiz4hpwkh34/21Oa/D95iCEoHnnYdyT7JlztWqV1
dotLZokGnM7C7kbrcfCSUxy++4URW0lhi07WewJrsIQuAZvBuaf92WM2vjIhuO7SlxsUrs6ZAVD7
sOQhcXIba523AsdDoZ5mAaGO762pOITLTIQtTRkgAWeH3iTUrdmdWJ0xtDpIYfSpWxcq0MXUaNjn
zr+ZxCG1FJr9qB3PNQMyEhPE6Z55oVE4PF7xZ1PaTOTSys9QIAt8+II6lgtXOMCKMd+fa7+V7vsA
jXsMKmY2feiMf0JCT5aP8O7LcJw9BPRrEd9DUjIycpYgSzDxBg9kn9HOQcX1C1+V92HvdoqmrIDF
CRM6NLqfb5xmRkLkp4vIskirJlLbAfnfCZbPk66hQyzn4HAnidPOME357mqVZqH1x1iROV9oJc4H
MZ+ffnT3S1NjMa/eEzzzS1apXieiIP+/mGe7i3TMyAsB6CU/kFcIX1RBa78KXWxZFw9VgQIkmXI9
VhuEeQyv4KZfmBfHWwr7DT0dCFjaSrWtqWNzOGjzaOsB7tBnzsVmY+Y6SQ1Z8WXPjtIWMW9vlFoy
jDpDLRs/YwQph9qps+3dvMSoNVCFY0eUtwCTPGLTN6qne5emg1YeNzsi2cjA/Fzd77B0zrgCmOgm
9OZQKe7dEEo3fgP4153vDjj0GSkkNQ/uTy2ZTH56SSskoR9RQR3svJWrkVO00j/+iTiOIPkJRy+3
4SYMejN5E/93/b2hu6o8hTeU+lC8zzHccz5ihS28cuLndbqFKuB6f4osibHVqcTfEFD1NDXAmKqv
UfVCIhr5JY2tTTQ54amMbwaTDzvZj+o7OFuOVtQNjvAEQakprCA7hk+P+4BYiifZGfTGHtUWUMJS
17IkVWfrIf10a8uVdLPMATR8bqjYLCnoPX11CQRwUEG4F6ma5HjbaIf89fgbGa4g1ADlEFUqkUa2
UueRghfdlbGdb5KOmAOaHiUgz5VA9b01eect+7hmhoRBpYBpI9P23DdlIIqcc6a51XVqCXoQFFKH
JzXg+p9nF2HkqFkvz4zmYfWJ81kv78GB4mci8VzoTHeAmVY1mfWKCCvH6uhPIVsTpgZe7G2yyI15
B7DoqMK0ek0TdHn7X//MAx5L3M7OlUpKssXJ4ebjlgmtdGcf3Qk0rgGIrHjZpQW2ASIYUKn6vtI9
1YyIMKwZ+/mSbyTjv9NAnuBK3LnkByXLTF9F6amvhbwRWAJLgYmNXo+KuKijjiRS+KzTNggDfIoN
EH2FEd/OVTLEriWTa5U1AlZ5GYyYoDpnV6dT9OPnISCGuu6tB+uwKc3G2J/TGEHPPczrphP4n13K
VRuIaK3MCqM9qVlvlhbpJ9KwUxU9aOKVsXuOLZJApEgLXyh2+jfo7HUAHzYIaNIgA2rPEUk5+S8q
Xpai7vmFlkKtG1Ggnk2n/MfGQJCs/IlzY/p5Z/SOIxuRTxXXdTeDpHBy4xEdm09dbQepsQ/bQNAb
O2WJfvoyZ7miqJ7Zc7b2ZeG9q/JFanvh3cJ1bNU/EOQs34YlGaixGj7QYxp95f4MVuhLP9zKvOcn
Ws/e+5dEJtV4s40VFhGWEH/1lAPK9ml2mYeX0ybny88BHwtk/PiA0TN4LURh7L035A/cjWY4en9V
PnAI+EcfysqEmzamc+9H7JHhZBEaY5DnQrzh0Wh24pQ+nB4huslWqaX/3CB4aOMJPueW/7Vhd6XJ
9Bpft9bqC6RuEBuRhTUEcFnpJkB0m2yTbqUK43Sd1OJBsAsHMHDQwoTU5zmP+1WybJ1QT0SQxs51
Kjn61lGQDdOdRaYFsXnwZNsxOK+edizu2kM8njCHsXSpuyWv0D3xsDygI/yMhrcozQuVFi4d0MZd
gY5O9mpXuDogK5aVuoBr+3mIEn/MmbohqOLd4TEfLLA9rtVms65RjfDHsSaBubxpbzNhwek13yPg
Mi3gn/hLKJuSRFW2rOTgupoQ0rAPH+4ip00SrCMnpcxCehvd+08wyBJTswHLhqnbpjWA7Fzg58dM
dr9ggHf4tvL5UdTGU5wqZsJFaWTF4zRGtiZMrLsNvKmuVyoKEN00zsnKcH3MYDTnVYSoXHgdwNSI
F8E0TNQ9Iz5yY7yt3NSKXSxHMlF2oZ5oQBC4pbpbG9TGVBAXjfdAij3eqgoYYRRgPG3sropIGcT4
bNwiJaPBFa3hcs9NOOftPVNMpYHrskYfeaPyz0KU72I+Ce07AWrWzsY3U1AaUKyRW3xCbJAaJSPH
7QNXIwkFxbBf8FgGq5zGJg0VwdwvbGC8BZyxInPjdeEmtkQpUJOgww/ub/xyd23DrHI8a14+K4g4
dImvmk5lnQT6jo6LN4lC9g5YAcP4fLuHeoQBz6jAu+shYC08AVoi8jiotytLLLZx4Z+T957jQBNw
rAXrViE3D49+jopChQmKa3LJVSw64YRGWWtgBQB194cbn5632sr6I5ctlV0NXnm+1hFmoxShnwyX
cGRGKeWYstYV3u40T/hmJjtXHmS2dmd2tQZ0Cv+Z3goN0gGWnfyqdtrh1meRSZyOVa+620FZFxTL
nTOFWnufDqKXkE7KOPcA/WPidtZI1OkeSoMYjpiFWYaH8uxbFm44JEINc6zMtYiG/5a/OdAPV3Cd
1jLpAzWL6dS/fIKNH24wwxfmWdYDQCQ75xkZ9n2jU+g/cBR8WMyBLl8merjiWfqg6sp0CLXNjUwx
Yvi73cG7iW98gIwvVTHVIyIb9XJTtxBdvBMASFVxpn9auElvyl1hX+t/mnoyc/QYRqBAjqAFliWG
j+NstTshTz8jjglJvYHMtS3zHCyc6eD+4Kd9Hc9PqMLuwrbL3NMuSr9RcdmkqYXl6ApbD07SZW2l
aKyjwBLPPoPR7ObasUN95DhSZWngwkgFq7OwrQBc60ZpQl0gqT4KhnnyuSvfHc/Vzu0uPbPYfS3R
DIcdietVx2Uk0Gzc2A65cy7NiYVvuoewpWHJy3boyTR+niOCanr9CTtWtJeaMyPVzn3KoWdetaoP
7wFIEQjYPUW96FOSCKyKViMhACMGxH7ds/Lzzo2f53qlxwSGFmZKsJw2RTNYHEC0QKj/AvURzEWL
Dp5NbiUj1jH2awYhnI01yX9VG5iz7gbrSPEWpNybcq29GJzJyRL7QJB7E+N0rug/xaOqpBFEHXli
fiQrb+lm7KXRziRBkz4YTKadE6LViYLAT2ujE7dp7A69kXZuanqRg0SMKDaeREDQsIryyOFosPJu
wpRgAhzLtQC5hqJtGDViPJXxnTmJz2nlpbDf98cy6xHJcIbI3gn6B9EFJyPKafypjwF86UyikaBK
op1VqQtOTZoVn16N9vhdIrjJp+ClfpnRlhsEP2kBpWZgjG1Woi06iEm3R2M73qe15JwdU5TCntrX
rzwt7IeMtL9aad1ZqLN7IVyfwRZqeD4gVS+c8IVPExKYUIca3EHivfa6o74UWWmam6yqZzeiPIxs
5noiP1uEoH6h7BBAWsqhLGV715Xs5auBLn39fwZY4a9s9+G00Ep0IHKJQELE6cviEc7rJRUTNAge
O6wfV4qL8HUASEQZ5zdZLMRwSb3Yi3hilG+djcgzC9ftTS/cVL0tYyK0on3Jjj4bGorGda7F/fCY
s7/cjj4hfwO5qjIiSoj4p5b0Vh5uBooG8nvIE35q77oXnXCs1opdBcp4t5YqibCH9Kldedabzl9m
2v0mazM0PykF8LXGTJKB+1eircdEfO6WswHEl4BKgdqY7CiF+t/Gs+s6a6tLTN8wkWH9Ag2fx7se
xge2RlpKUknESEAklVdHp9oMn36QHQbdJOQoVeuIerGsQ3bRc2Wod9NcCoSpVGNGX8+v+XiPE7+2
UVw9VW1rpwBLv0QAkVxPVn2PCdLZ0/Vs2XfUN5V9Hr0pEdw3597A25fIfKPk3NVCMzMH0t1GP+U0
lTTurSKJfHp4e22VnvjjC3I+t+w4eFUG5TMCN4887ld1FhKA8ZJnEWnN1YWcq5eVbWk19GrIzCoG
wo9740mlTLEzGz6cBrQfUF6Zw25SGoIxwH8mgZl0ZoScKwwoxs1bQGSoplXkOjR4NNxUu1ZazGSO
cDiopqs2yqZlLuyxvcI3kX18jcG7ayDmKdTDIjlWr2TYal6JoY9tbRZdmlz9qfyGdCVN1D6ql/7a
IVz5WlZVLFevRf7bHugBLolpiRp2tCjqayycRJXIypwow7hNOuxf3ncG9vP55ZRob44EQRa5xcqq
X+aOXfew5rhZd97g9ZsKW9opj1Whg2r71yPSux7iSYWgdHOTSNooke34ZlSJ9M8s0dCaC7APXr5j
ObMdYCB7TwqhmphLYOO3ZxoluoSxqqjJ3onk2TpdXZ6j6XPyIhlge0DvnWIxIThJ0MNuQ2lqvZdw
vL4G7/VQOPBX+xIEQYFClBnvtEOPS029QDDVtzOpciA2Lj2K/csE4IB3At73JJCcJgde0BN5aLcw
/DXEooMZq+fh0xtrSVQf05oM8utie6D46/l9WdreO7Kc57e1WhA5gx4gwoMdsHTxcK3b8S/jqwMz
QkCLanNtgOlkzvCGdFNr/iet8ox9a0/Kks1CHMkjczerCzOKGH1efE4DMbqeA7FlGlks3u5CRk6j
BzpVH39Qgc27r6b81UlinVj8KKN0ILnzrOd1eAM9tkAPAdpcoRh5DD4k0QokqGeQT19T/x1aD8Ej
rMGlE5OCNmT4GbjqlfR7Z1+3YZtwBZ41R/UPvTKVF+bHWZOJDp640N8z4rxmzzZRBcExCNrWoIgD
qcAAkPKFPwY8T7Mr1zBaNr93cE5kikzGKfktub9qUN187m2yGnRYqbK51VuQ43la5YvUheFxvMoR
xUNCdPG4MkQWJRr3S2ttnpouYfHb44JnZRhPCPivCyB2ItpKvsxS2AHBvOZhU8KQGJoBc6inMftd
s+5d2lP2psujwRqGGdomYvKJNVm4kupNKJLFH/gESBVNV/7I1GyNvRJ0LBZ/OflIX5RHnE93dlHp
f147B6PYLCIkynWr1QObDxbwcHGmzUeaeb7BCwz0f6gBufRAclC0arFoQIsVKHElSXmU2thwHVNH
H/igKmoURWV6T5ElTHynqPVaTTy1B6q1E9zCkuOBjiE0ifZyqwUs1bT9exvDqWeN8L+9AMo/I/Vs
PWAgha8yd2e/y0HX9Bcpu1ZqemWq7dJHNAYf5EKqbtgnUfVP9OVRss9YBZERqY7IBPobR9ACY5jm
aXQqQWbNl1acHv6xIKxZQqtlWRNJXRvAeBVW6qs3O14baEWY7U2UKXm3qGscjWTP/SWW+SPQHpM9
2gNP0rCfphaL8pOyW4tAsrXXrm1tFI4WHhPuxsqvpq/+GFtme5IBrU5wI8iMfBaf/QJYO9rONAGv
Us7JWS9cFYxhwqA09EPmke5s08gFXu3HMwbXnLaATLa+m3HQkXnlLnkbyrNgx5zEnlVGiLH/vhzK
PAJaKBQqLOPa5hQWJoc0xI+wiY2xigfmd+AQqFl50sAm3c7fvLk1CMkRom/te1s/40h+qnoMkogP
Z7rkFMhy4RvvF2Xqa+EE3gyZMOTLDHMWGOY93hGdNITPLiPheM81W2GqnkDlAJlEibCxEguCA9pS
vycBb/app80DCpQovVALw8Fenhnfp8CpYuuVII40FVzfz+nwi8Ao6nbBp8eh+0dRTZ2oDMP9MitN
1/45EsrRBvNyvVl5B2GvqqYmLjsYttLeI5mDiVu2NdtNjXX6uQM/FoDtZeQnqu9gAXJ4xcl66q6G
lzY/xnPIX2ifuaMdC48ANVwj5iZD+dr7OUQB+SpyXBhj1LvYnGhofdIFkcCWeUMSztuVoUnLoBVP
0F9VadeMTI91hC3NFHXSk7B5eg+ccDfHWkHiNYEg3qpA4XPJ5d7wNpkmVqJQmN2NVtv4EJyIUa8g
2KvJx23qxiVVDgFZ7+mvi7bXQ/Q0Dmvo/V+cTnEG/SfGdhTibyFrUSDH14ToKxjhXpprT1FWner4
x77FBesqHvnNQDxjUwZ7x4UuMqcFUCz+HAqP1XGe3yypUSw60pSKw3pnhh9PdMxgnjq3vSMjhwb0
UG37WddltPSBlCCx13O3mro9u7kqeQxSmCILxq4y74OGkToNxUfB9OxdF+YBQ2BFnophjI5kfzoc
B9w/GgIvrlYykTXXf/SaAAwUOP2OxbWOsLUGjgTajztdz9x/JCd4b8aA7CC6mcCG/N/eJpRl9XB1
jbHFZY+CAhwCAKAulmDj1KdST8CnSD9OdmYTc5Sal1LA53/z1G7L7iThSV9uATmUMxui9kVvXNJ2
SWpFLY6wOjgjTazpoKb5xZdyeMx8HbkTAcGqcSSIwHwFqurG1UE4XKwJZiJi7t9ycb/qBndk2iUO
jqlNWJPtUvCDNhrTFYFAP4/nnFrarVQKiuNk8e+g8YLoOaLyFERQKWU8512wUtlGasc8gaIM6UQQ
tUsbbOo8Z+OArkbF9/Wj5NNw5rxfUKauaRoYne9ZEVDei3/RkImpP6vklGE5ZfqYQGyCDmHWcOF8
8YEssMtudqjLhUR4W3fQQkMOeug6qqRO7y83Pbi93K6YANE7+TtrnSAQ4gIgiKzUYcySGqHkdtzc
BuFICFpIC0JuwjXWozZJHUnG3wR0yqA/k62eOBtJ4uaZH6FwjrTvzT5r40Krvam68pX44lIOsc5M
akf0G2zHHflTB1BMv9xI0rouegHPGRb3RG18sRq4qjhTk0+wfp4NzDJvmyCHdht0sy36xfPIu6IS
0JpnLV43WRIA+DJuSktRjKI/k/3KrnBmmBo05vR+4NGSiDrq+J8RzjKt0oR5WXan075rCtp5h7S5
laGiT125KOgr7ib5JBazhxD7uBA6KLpI0eA1kHjoy/XHjUgE//PJygOLYqwqve5Mlm3sO1yYeOJM
JC1iSFXQZID4lJdYBylSwTzu1p8VINhTelC0gIA5kx+Dd93jcQzy+7hQROfanfmUMTMmXCFQipxG
VYIjTcBuTyMsm6iivUbUvy4TZRaY8tlTGP4YYtql8Chg9+on4XVJkzKsAPmuPLz7PgC/GOANHCME
wKnDm/QBJnLOUVXweiO1SxhpsVQdYYNi1mrfoknA6Siq5ATiWgOOeDwe9znNqNKQyiFp+l28iK9f
itV0Lf5spvR+bNTGEzqvo6UfU7uT13LpMPOIrFQcpNVZnQwzFrjLFQT0KPRtx2uI/RoeJ+5wm5W7
SAPpicf89ow6pf9h+IcNKsQjDyHUC3SjLxA34f0uXsoH+eMK5ljCu7/Nygs6QfKQItI5RdYljrDa
BTh9YllO3+NmAgOsYFlQF8KOIwmBZFSkXRZCR9DETFt+hbbEapCoXt2in4TUmsRFM/pVY1HyqwHg
RBHuk4c/BzBEFKc6PwPYIFMJ4amuH7ARJbLOHjB2ATepceA6pFSu421vfvPu6izzaWO9jqQxDoyL
XIUvwXLohL1FsBMcPg9v2971K6TznS5otGt2IU+9CCGWFx1632hXphuTbzzz8E0A7WN+2TIdhl66
znU36PUUXWutK4NwwL2Fybd3RlzyORRmNj3flNUHnz5ki76HrO9P0B//qw5rxyoATu7+j5Hh0UMJ
/yPToF8EwxTYFPXbPi92ASowKXfJRAaBtiWgudLGnbQCjeam3ykZFu0r5Y8BuFitNpqXShWucf+3
A+jKql+2wQYOfUcPX+XUe6F604Xo2uQDOI3DlnCn9ytRjP2myIl8d474HlEgarHYYl8JGfzML/+G
prW9rLa06V80XXzxXeKMYYcrWT4WkZCaRp32/BY2jbWzt7gGGsK/cDod0UxE5x+Thl3A/ViL2hc6
XAdt/N2rRZJFf72tu4ZUEI3ErmGIMVp7rRZl2QCYlIsvZR5ZTRv0n50ykorTEU6EscUXo0f9YT/b
Z61bxHa56EOWOwHKmA/0Z0j2m0O+LpIF8ll73HEYw11L39fSe+3PSmS9dZhmc4T4rFSOsYkvj1EQ
Aeux7xIdpC3MtoQPtLg6yoA1C2ppR7Yc15SWpSTOrk0DNo6s6eFdt0gJ72rueleIRyVK7hLjRBYp
aZFf0mSevfGjVuGbBDK3mlGPLfCfW+MVvmSrQy8lW1G5pTbmbvEyLp+8WiYjofmTAKfL9g0V0k4T
FFVJO8R/L6LjWUPrXIQm9gsc59uBI2P2CjYxrhxiyub2P7WPaqbsIqjc/3/5ZiAfDQsVnl9sPJvq
MjvSTNf4gLh82NK1a+QYIhb6usBj2mDxs3L+FrRsVWjJMy2EBmambm53b8W77ZuCMWKdUVlpLzJo
nwQaCn0E0cF0365rcM1Ht+RCwpBF51P6yWauyAfVPWv0cVbMX4j4lVsGWjUN5538f9cKdCvSa3dg
8E5JY3VSirYvOrhfJi4MyNkBmEfPnWtpBY/YbkT/EnnoHqx7duaUzZyZnBvQ92G3K0aRIzJ67ye6
IiM4tTKU+EJQbb6NhRL8aE5G+fnitIvHV3sr4QxLazE6AvdGUMSnWp5NMBfqdrSte0u+G8W2Yntm
maVksQvSuWl+I9pwzD4cjYqcnqvUWjjxsW5F0N7qyPr7L4xAV4/L+oY+iYDUIihEBWiydCJVrbfs
QB2mlYFYUkwYFe7S1frZ6n1qF1M/4oDYApeXmhI73AU4WSKefk32r8oDfaGWYpZToiqIJdgD78v2
nQAppKHN4XWvCNc3hgkPrOjuDyje9+NqIENiqMiYJsSzg5oZxdpJuEwTKxLgvw7e9qKByig779Nc
0f8vjWoq9La9STddEVUqCMzqnwU7rnfB48eChuxGZEiYe6tWi1TOI1edgbfenYFja8XCf4jUYbO/
Rcf+mhFyxtBk1dLoE9ixDoq1pjK+rtuanWZNjyPJlJh8SCEdSzAdRHa5p92D16EO6ZMHSkwjlPJY
Ykz89d6YOqAkTyzfjRrYE/hqDiSmWe32HAruijft7uJpXvbScaaaPpfqSrr/e8VWD/FlulqON8Vj
0u92ZS7qSvbDGaAG7UdvdzLAbmiDkLu1J7byIBZERQbAr7ry3FZ9VWuSEAqOt4GCEOjEhgE6TBf8
AdGy97iEryd1L/FZ0Ixt1vPZfDgCWvgQvbYZpnp1IY5wd6BqyVuXOqs6Tg/LFFI5+1g/KXNvwJyC
O1lX7atSmb9XEL8NdA/MXNwPZ+k4gGvh5mw9XLnfHVJAflBGE+1ELrzIJtQ8JWnfZaXbyeh9JPfa
Gp61Xxy9qG8ip4lnv5r8B1j6sdGWB3ZXg5MCCOw4gjj+ssQA4fC5FSDLfj0aIG7edSqZz0FBeezz
azkFUsKA7nxA/1afmJwxolwLOD/r3naEM2GMXpGjsWRs4qurPj94VEI77EiwniO8XcJBvEW4QklN
H1J+UScpRHW9BOR+EWaAchPoy6yZEIcWj4ymhmNvq/tDW+0OBfV3OwpT316FvsJ8jpJZBD7I6+14
mWfF7WlZWqNhJJ+8y4eyB8i58X+6+/0mKBacwlHrniRas7bo/R9mum8xHilc/mfugjGuz6ihTZ3o
2eqz91t3nMHca9iVTi3bAIfNsAxxtcsMoSSwO7UtTrr3iFYc++lpuL7twQXxcT/dC2GPaqGTYaya
lYxAi8W5dH6Y5gyc5b6Mls3RWZQZJ4m4Wq0923QvSqTmiMJ7+IxctB0yRNkvyarT4tk6STJbo6e8
T/rZpIQyNIH0xnCmrhQDdpuVbMJm4t3Jx+3Fbwh5gM57zEcq60ALYDr/+rf+sPa1+Vjp+br9Vdr1
5GPZNu7YsrSijc7sjHU+JHLJROaoBM58J45GDF1ZByd/V/wRM5rHN3DvPtSfdKwvKgz9VP0Lebqs
/InVK9fXasdwGXoVuVfh6K6/XcNvhzRAoVe4dc5yZeDbHAjJR61CYywjCdRVFy0g9M/9PE6bV5qR
8T2utBGmbekHFfeIB/o0X8/whdPO/uqUsT7eIQwNT2ecAUgOZCUP9wbOeNvSCRmdNHMmB4cm+Ddc
i2TX6HFiXn43bcUjY/BzjiU7inDaMdNj5/IAJVumwOEbvivurJ0sFPFQQzQvhLDQXczqkTGMXflH
zX1dbFGg9NyXEYBnN2K1Ofepk1fIlm+brUbtHn372BFGF7m0TfRzeD9OtfPqkw4oH5O6f4bgEplV
My2dm0JYJ9IolMhTEIP/t8fm0J56Vd1wOvNjxi+oSAjuaRBW0POcWnGrgIb9xDaeVd7/p2MKmZME
IE271dvhF/3pZhvUbfFTHb+ZLtTrRoUFF8limMkRL4byyg88PCriiBXzk36YO81czbLkYCZYkL+l
kst/TxkNuGqEH3MUwtYzSC4dTkqD9Wz0Hm/TJkKWazVgHLI8UeDE78LCvIrTl0qGd1JB5pD0wBpd
yCaHxXl57aHYUiGUvziyMlWYHKjJMd1Ht+LRsY6ABU6YzpLkYezepMxnQOziHM5zxGFnE4SNrECi
elBs+VzBeieptkMGM17uKhe3JLKUaj0E4UvOcPdu3M9wf5NZ//Yg+E4FkCugEfPlo5BVxc0MB3w3
DdINfTaIv7RZAz5k53PQpYUEb953zSSvlOpXxJRNP3bIHv2xuULp1/b0dBXoC4eNsNhy6d5cKZKW
Iv0dUGGZE1zf2bac0EmoPQKV6xQ64N2ghhbNDHqulzCcvcnjYZmE1M9FvFXV+4J21qX7/nXtmjBS
JAJ03xwW325ChYxJyyZxlWWFxxWNF5BZyq5MONfaWZi5xjb2cNj5qvDl76qRnB4GD1Cvev+Dui+W
coPWD07uzPZ5D8XgUji6jXwiA//jFgLvnkFSlH04f5HsWkgqFBWojfbZgpIFclJ+lsN2i8VvLekc
Ihu5MODGGC1yfMrHH+J/tcuNd0q099JecCibcALXKw+Y4lMfY0oIn29u1OnHSWEe8KS73yEDnXy5
06Rw9i3cs3KSXJo6pBE9ghigIFHnOapa8AK0udP/DrNJZIrossQMAnqoMzXDgZaeAEayIkwLWE/C
zlHW8xr3+RJ4FdJS4iqLR9Yt6GdD1PBr/qSzsr9e0woRbpoe5UZfAX2RnB6l0jq+bcBOL4OylvoW
yHIq2x+5qn5OSyqTEr12GhBcjSsJcsVmHwGRG2sxdNgrZ36J1JRShTAho2RfLJyqiFIjYLQPppAv
/K8eyXDnAu+/oo/y0pzmBvWSfWmsWH4lGW5tXuymNUyaxSKUI/msY09AuVXSZrBP6G+rz88ZPLCs
fgQMn1q4CzWPeLO8W61zQa5qqc/YcK2gnSilrbebBgWJseiKgQ3fsMQKy5N+tFM9QtnZvvuv1P+g
wJ/R0DyO4mv2yv/Ac6yUVNb0bf3HmQH9+I7TrL/i0jvZGHyJFFtVemzLfE+H6/iTAyRLJrVGqrPI
l+DriUFvFA0tv8YHFhoOGWnucuCluCrNwAfMX/AAQJEyoU5zitOYc3AwReqIxCjUzTWYJjk2pyyd
Wm2CCHWtM1qviIIpDW7twKfqkw2V6IHSghIy15YwZhE2QgFQbbYNFg01pXfkJkVUQDDXTaDT1OXt
tJwSjCHac6R1N5BRrgWxY0rKUWJCt6yGwGGlmAqTZG7syt8D/aypQbh/eaO2zliWdIVPy9DKuJ4y
C0jJzO/eZxcX0tA0KkYe6EtQDLVVotSJ0ujgixCj6uLtycg3/ha4Xc9PSoAvYGty1IShkPuRgeMB
jZjWxV6QbflTaPjjJCO43rIprNQNqmptFKVV36MpcaOGsbZZ/INwBz1XhAV8yzPksLgXWOdRaAoa
6HE6UNLUeIqQf4/n9rGBI65j76eoO21S0B9LuotacxvwZ9GS6khG/En9uIzhaBOMZQIHVmdJ4hgm
bmc0RJDfG2PsWX9YKupApy/olsWXaeIXLK4wvTwVq5d6CO4VF1NrmtwRJfsWR6zTVnySArudodgP
o3hC92k209sJUmnLXBLtZJmhCO8oRsw7bgoIqeB1oA3QNTgdancteXeL+fSw5BpmVlUeQ5kjbrsL
34lgAznCLHsbdyTOx5SmBTkbpgjy+tUbF7O5wYyrdFp46bJe845iNkUf0OzGr4FaV8cslp01Xpu7
v2P54vTODPnRf1/qfc9vJk7k/7oHYq/P5ofkaljEQNbGw+EapWL0IVVJGkxShLqIkl2En6+guLob
DTb12cUgjlXL/DnFjRk5phsrpGiuSG8tT5f5UFQGOlZ+7FxWIGW+CR+mBLKAeKj2TSi3gYqCw2mn
TYS5tWgPy7y1DZVdPshrKpvDKjagGQzHx611/njVkn/lurg3NWWgDqJFN5EYQl9QICclsxrdO0+F
b/ffVdWZxW/ZfOmXxi6HOvJKvW0+pTmB0ziVQpvK6+pKtt9goMiPKGEpY0lRwszS4VFcxW5v0IUB
sBb5H1NRNH4JPUwoXzPwDmOhSQ1LSAMX/+rtKwb/xHdMNyx7imAKZApGWn3MmiiM5ugs18Cpf5NV
m606tvLKHqVbF/2n+S5vgvcNtxgGsFSUD+1Pn7GaXbTKkK7bNzIH8jT6K1kWeRTbjLCqkxwrAQaE
XdnQQEtjf0bCSsIsxfZp0eX4UlePm8HJyxUVs5Xp013rZS8xcOnmHuJnLWyX8wcjfEP872Eo0uh+
Gey46hPcNYBOyxUHnL4RviCfbXhfgUqLyoV2bNn7Hm6fd4/dprHp9bQVKuGQnd9oaV5ByoMJIl2M
M2wYQxAt4JCKCtfAGBxkSVGB42mY3iKByLZXLgEzmWmznVpLMCdedx4P9PutSwR3W+pXsFtwtUQ4
w8fUqj1mPC4HtDSAAHrW9usVOnzaHjZXfxbUWG7ptjj9uwFRDxqtmwcZyQ53IKn8J3m9ixIeNZ+h
XbguuAindzNdWDjCVyA+igOq0bjIg4dulvKSScHXOvTUKuEUL/GZ432z3+Ng0QThJmZOqPg/HQAM
Ua0AdpBPmx+WrVW6Idcr1WoGqDwLKqJCmi1Y5e1YyVdReB1TZaRp31AmmRUgKpaFtPsrfNRlTccH
EdC7FVrTZqvbxn9FXC+RlUkgLh0gMByZMgm91GCi+8D1xGJAdTHEoTJbfUrWaJMIGzr8qAV7Dtym
bC8aTwe6vxPC/LQFIjgWFOpI5dx6iey7kI9mTBJr1rcGGAw1Dzv1gi2DZ5PHrvERcM2Hwr8JwpLy
AHRn06fPaWkbbPjW3fAmCAJXx6WEJ1kxhINGxQ43uurb7DBP/nQstwwL10G1uCukqKFW2dBnCiOU
fF4DaTVp6EJWFeYD2SqJGdptQCBVDLo3ZR6zgQ4LswO/YaRhohuE1Vhxu7uM1GFUBDtnb7vd0Afu
uRHN9X/vxmkvIXKdhVwz95cPad8ywT/P5IxflZxMmBCY6y30VUeNNq6YjI7L1NePJoNAg84shOuI
gwI9k0lIoQCk2au8UpBCSzpHWDqxRNmseoTLfQTVsF02oTY3dVxciLAJII4yLg7cZO2KP1zsc7j/
CUDKiif5tFfRkVOTsikQwEXj3YC70FX66uFnS7bQU+GZTZQ+HeE7x78rM1OW74a7TqrCIyyo+S45
SO+yvyB38G5zyZ7knl/T6mvIe7TAEUvbXhOGTwfS/qdGvJFUXI7eSj40CEHMJ/JUhQnub9eZHfop
Cf7CSAZUrrQ8tIAniA8kzsdlLnjv8zHpVXeot8fAojcdi1iuoIzf6V6aFSBw6dsuOE8eC++GAPpf
iY2wmsE1DfUvritG9si3ZKxs8aIngz2YjktuieJJ4VHEDXbFP0kktDZZkoJJNmPl1CklDgH5uQz5
soPHXwzQFzpAZeZ5jQBUdin+rAVTSlqXgwBTwl7Z4lWcVFuVhAWcQg2ly/yOhI15qeq6sA/aWeTP
c1b9eWJQbYvZUny5DLq1GoEiqhebDrgJij6tSQkRuN4TTbeGCse3CRArLiJffGA5BW1UW9aCVf5q
uwNUSoCSF3imI8bYAEYhVsm4OTF46hiipyA41UxWieXS0O/YSAFpuRiWae1rzVvoObGCP0WtCiuk
r/gcT1dp79BuhuI+2JACiLuGTsvdp6XAm46pi6Wca9/IjomzFGlzs17aRCc29OD2sSHR94S0d/F3
P8tYzcys4JjvgBvPqbjFtPjCMuunfLJDUj1hYq+Awrs8KAr/IH0vrLbBmQtBaMEtYapjJde/TcTK
VI+3HWzjZYx5gkM/MwRcPVkpTV9TVQBXwkZHJkeQ59tvOTD2baKyPXBUCDiYfsfHc6WT6FdjakfO
RTlfrGTx6EGakKBS/m4idXWYoyEPvXlPX7/q8aAP5FKl1LKmFB1gyVS9buJJWdYVM0VZ9LGGRnw2
RMQTsXb7a9F4h7M5Qpnfuq1rxYrHgRMyDGjLvkvmopOjEe+sxrmSVnwzJDlQoM/AhHBbut2J2oDG
X8M1A7CBnxw7WcOUz+DXNTdNoNQivAlqRBtwRhQOVl/cpVyKE+L1cWOkBK9uou116TT2KZuzvdy+
o+0Sp5srXiWuShzvKCzXT82LVEKMeXGT8kYzBt19vWZyAMoypbDpf2EUOaz4PGD04q+nrr3pYhR9
86ayTRZnbr20VqI24nJyLWD26Fc+mMd7KTJqSgMChTplltG6i9QO3eESUvBUw8w38kqHLA/VpYIB
iaH05NIuEpzhj4gCN4VTjTIpu5JYwcNpkFHThz8i6LW7p/XV5QLamYfkkz3FvEproSU6x+7Vz7Wv
FzuAl74xdbmIOnmSDT0oMme9ieMbrsmPjJ7p1/HCpT876T2Pomo51JM6eKoDjwkcqGoNDwqZhDWN
i8b9430Z3TvR68B/IWtZ1ZcKCbh6ecIrOZh3ynX+g6C8FBogVsW2t3D3K4L1kBtR5fEsPNKuHe5p
xGj8yd7R2Xp2hYtiBTzKevTp1dTEMdyxyOP5pEMF83RAhvTL+3gz/L1pt3p0a55tyL+p0RCSymWD
I089L2yZrVAt68vmnQqeDAWx7lfmEUnczuzbtcmRAcJ0M3iCmh/sWZSF72WBEK6UWCZ0hkUPW8cQ
SOogoRIvTvtpNJWZKossKXVy3nXESUAb3s+9w3eTxLIoxcQx+8tEHMjIxKoUFxl0FKG9HH+FJRyM
plXjNr55+hWG+uKIcUY3K6SkqJtUUUIfqRbM6gIO6egP3T9YkeLFqh3es3XruWvkpjqq0uuy2osd
bI4880JxaPGHgqN5dsN6baovSDRpqNmeI+pSsQUMB2kWrPTS397u7s8QEJ/ndBa8nR0n/gp7OcmB
iHlwLI9zRpdvsxZLFrGqu6JBFAViKN/bauIqF044hAtp14v0zFIa2J7L1JaMwXMzfqIFH+oxZWbT
i0DXd77FyBREAY8s2yh3+V9khCKZCDVMu5KFA0fh27ZA9ogtVbv36IdOVcTJgYrMQP7w3tbBTibF
wackqHpku16Pzh2u87BgIwGMZ7VLUjEIUKpHkUWBhjVqk6Y1cdNiOksp5xkJz40kgRIZCLc3xJQD
R83iY8d//bn0A/HTHsZhiS33ukXWA6bQjAUbDg4ky4I+Rf9kjvfcLMB6JvMvKy89kwpildyrWG5b
YmvF5s1ODqkjQUCZRRsj0ypmxtl7itq0Q5FxeC6kHmUBXAJriCxu/eV9kMKv6gJj4u/BijvtL/nm
GgLfqxTofFku2UoaFNYCwW758hgHNlwmiWsgu2gD+qwR75JHCoTg6EwYSRxnuBQnyu2vfaQXHiG5
Svl+GVCnU1A+CKfgvA6DCk5stdoEVvozHHiXyFVLtpKNGM8J/1AI8jBZY3ItEaj3Yo2swjuf9AaI
YezBkUkPzj/NpGrT4ykDdxIfSQmKvHGIYS+0ovHDEzMGrTGYmjyX27rngRUzkGUxhI3IgLA0H76g
sbiiYv10QBKwQBIq/Y9FkTbLQ02Xu5Jc1iO5JRtFNc765bGhFx93g1NESglt0L4dly08tBZnqlA0
ibVyhCNesSQZTIcd9r7ukjKnMVOuvXB+ZXI20srPUM+GwOK6vgyoIqx0lmz9T9gzp3fahorJavdD
ByUx4NIwWX63+296nDbFUiMVB3j6P6s8r7o/QpAXC1wHupelgmIWqKGy6DQh6f9oWRYFtuaOR1Dp
38Yn0QwYZ+I3SclvN+8mxJ6tDDmMO4fVGmcZTeFJGmdwJHzjCLLkg64l2x6WGkm+5kr7tDpgmJpb
hRxJljgiKc1qdsslCdXofNOqXlPAXty0ZET6gU81XkbmyAotIEW1rQunmgNnqaZIZCrkKh4oTYtP
DdrziHrGmLHoyW7SBf7179cl/5kYgaNGcWIVRgQT5Fduta7z7m9m6UU3TjVI2M7BVly3IJWqI+Oe
xSMd/rxtDVc7WCT1cUs3n+UzxU3astVk7WNAH6s/lo2zygw2wqf//ifOZHiLXAuVKSwbDVigG1Ab
lwR0piZTdZ/HlNnwusm2R09JqzbBEJQ8bGu4fTRnw3OXERL9nHrZ7O2HL0EPABnK6Y85HDPBw4l8
GAVzw5LL/A3cluj6sX5AKWq8nd38cGMQ1AdEDQgOIt/pWUFIw1+Ui4E0JfS70ARB+Li40OPBERMW
C8nENg+jN/1SLkKyuasGGgVKCb8Q59Kg1s9SHtpwL236P7pRqUTO0iKQt6cNPNWrY3QXrCKrt+ph
hHpw2oSjCaI8aggDevdNs3H3MirUnQ/Cj4zMjrT4scU/sp2tfp1Rb7uj42rw8ZO1sINvAJBGsn+F
gvOM5t2zwPrZjQideimJhLiosiafkuCV28DZe63c8r9ZxuUgdv8SzkloMX+mbBFU9e9ZCIsqXbX8
UKYRSS8oLbrm59WzfuWlOYHD3m7peixSull9yI9dYRMkJFJ5A65k4XTLeMOk3BljU6k54Ng/P/Oj
RVBmKfdkPwKvE1+0sfTjXqP6EDvCSIyNHfqSz7UgAAfW5VDnoIbuqTgZvwRelDIph1P3wUMymx0O
iNez9HEOvzJWw4eqxhnSBhPlg748865AFyK0mxS/ObIhnyhDrrS13SZjlMZuyPY65QD7BmcwJq9e
ghT9PjTISYPWCscUYiriE+wSkGMzsXif/CLBf/j5qWw0vtfggpvLcMH1LSoYqOuWeYVJCKEcpILw
4XrnEWSJwt2NBbTkdUy882JmdrrdCzp/WgBEXialjygtIYD3Oer9p6/4ZkAeDSzAjQz76wRgSwdP
sxLPDA1HNbdUWM/bWbwdCjCVRk//DdkewHLtBdVQcXGhvA76amvmrPI+FQ4yjqJ/HArw1IHQR4N/
Eeszo6oh0tqGYWs5iQ2TN8R4y9/FeFaiK1Jt8OxfYjJQ5FqkXmXW9p7ORHAz51OLtzsez4LuzVOM
R7XYTHnEMFtlZEMaxfBza0j5hB0tIEhHTe3rDfX2lFHwson/kgxsYJkql3xer0yjmIONuDeRV3CW
5HpZviQjBXOPkgGaLqFh/cKlLDFgx9pLNzhVlpzBYD26XD0h3sjRvrrTN04naNBTEDk92TdoQjV1
9tc3jJRQO5rTsFgGJorha/ey4XpRMSqMZr5YZdztOSI1Y3JqBcIe0F6so4JQx3Od4Y+eNO/5QBgK
GkPRZsza8TzwPjnQCTsOu482/kP/YIhWKNQW/WyhtHzJD2rzI+TrIRXWt28YCdK1EhAjUuzRbY03
cwFNIwasGsn803804v7q3l+09XaqU3glleK58frUO9sZRWC6d9XBYADf+217tXMI3E5UVcLc88qj
ZiY61pD1zrAKWtdRLWyZfgCYCLcqFwpMZWNnDJML2lEtcswhJjo7+8fZDJGq2bFrXdtlDD4C17AI
xyt8rCUU8GYb7Iho/ER2ymnaqq8YlmpVt8o7i8n4PQHABd3fACBSt4H24ueh9/TC1wKdTIEFljW7
q/DGn8SROpRc4LEROenClhyzx2oMiyOqjPodYgz7+YrXEdtEu6YMSzmriievfpcW9zscLLG4TcJd
MQZVMMHaTA/nvWDJKFpuc8+bXJrBsgRw7uGQPUT05OAqsznWIqdcC+DbTIDRDV5o8ZWKz3K33Eow
o9AM3keQhGqaiZz6/qzsDbnv5j+0nBUGYX47odVdiLShVe2EgIXXnNvXW2dr2K/3+lWwAGAd4G1r
brjciVn2+Wini048HDw7+3kMeerdM7Mnr8BBkc0XcuYjZRPTz+leUo9mGiT6jO5zvpBhf9HXo9/f
Mhg407u/Pi813yRiMIfb5oVC/EGRrK+Sj1/+B8/1SsV6o6+NoPe76juYWv4Fgn7VVl15s4j7DqJu
32SYEoMbqM7wIx7AqX8zxfgRN0s6eVALfXMjhtuJKvHi2jvlHEA/oMijKEneQVuDlsd8Zh3wDXiZ
eUhkao39KIku344fhILjiumz+4/TzBheVg4JVU+Hsx/QGx3UHI/WLq0fPdxnwkZcVUa3E7cWmQMq
WhRyMhz3lWPAZWMItQiPed9GgKCYODNKOj/NkhCqEgetwigDCFcaj5BP2VGYWXimvP1rSc/vgkZm
ydJAtJPqS+Ssbbv+Yw9SGTIK17ORg2TFUICfjUHdAsDlWbv7gvk0RWt0XzDG7JcEhigdI0FAIwTh
tVnm6EnfVzj8iZ5jx7ZLPVHLjmI0ZWIM1ra3pGNnG5OjesgDA5D0IJdEl5PxNIKHI56/ghGBUT1f
0hGMnR/8jLh4GFdqG3gkj6+lwRih5kzoN2T6WUA36zC8AO546RIJPuaBLA+ansGFzbWU89/s0PWm
46f6rVG60pkumMk4+1DfY72CjzMh2oTGNk+Fusopvmw7eKK7LuXMHmZN7Nx08G4JODC49PaVF2hx
26OzBrgqQJ7ilGtntzUYuJ6xyeNUQf807gLYoy+1HhAYPBQ4fhHeqO/euLJCnh1+Ih9WST1vh9GO
UpiEXNckjxQPhNr9SOeEmcAt25uoRey5OSRbf0KgLEXnnHEyfHzeP4YA6y+UB73q93IlDY2jMfUj
Fo0bNLFFIqTq+MP5wlzvrIasxNGUNtH730/MnRPsdC74H79MiEHJAFoPiJNUDTyX4dEBKEOkPSoI
ue9BhwRqk6GICgzQMFgReGrECtrWOqeHkKokiyxIuiHcqMU22S9SfGKqJcstzxKP6dCBHN7wcdeo
k8+xgPEXViDv94GpKqRqYm6Pv8+PrplV0xfY99kyivrjJJ45jessQBhLOeHOD9YR3/GsFezQfI1z
Wh3E76ixfkRjNM4ZxYmQJjZbhezKheMcuzjF+DiYCpJtxq4ARvms6AykySAIcrU5fE042uTGLWVn
xrSjWWKr3coR9/VpHW2U/0A4EYrZ77NfyrxQcJAUqAmb7xiQ2bmBWHbzs3A8JzazmDleh6kgqbhm
iy3RoXcrCZE2QM7zQvUK2MMBkOj9qKoqYtFdtoxOKZXxv3M4SoNDsUQwXl15DQp2lQPJhyKZGKuF
ihlQmbCn1DkJjTjTcEqd+8FRz0MRjfsL+y0u3Qdu9cE7neEv98N6W3w9LYsS3d7ucAa+F2Vvi6kK
jxywc3kyo4L45cnfHgM0ngX6lghdcQZ5MIwRn8MTPnZm36SfUaKLJIfIQxJJgabI+/kh7U9xjV/8
qkLfHBhQvBarfMOu8V+MJuDBCRgn8OtyKbA+FOSldidWDXSq6k1SVQVZXUYwirEKGeg4e2prny3v
2KhpH0+rM9qCf7ACgjwiiwb+4wlWF0hnDo5rHxi8gYgeCujAJwR8lxfz3Wi/aY0hnDVNEZpJEa9U
YjCX6/cBDbaplkrhtT6+jU44wkAPfn7XdSDZe/kujpk0tVWX18EwMuPmgPG/I3nBXoF5x+wb6qcz
FqLdTyJqybzk/Zy54lmJox81pKejUhgPA9V4e+ckePamiWr3Iu5A+wOTlWdFM6fJHP6nX/sf7B14
O1J4SriuZYgQ/ZPqTK7zzu43TexnZKmAn2+r/QMeF47r22stEu8ApdSLwHwvNe7VTqprQwLj/Fcf
G3M1kWDuHiZdRvzQqv73V/uYi5KnPx71XoG2nFojv2WP/Yl+l7PmQ38guZHJZpjJOh1Oghtr9mlD
e1n45iiyufDl/5+Mujd5Dz6kHD01QYUjw2KhCm88ZA8wZ7bNSvzW80q38qm6cK3qLn0Smjt8Ll3i
oIJRRrSF16OFkmzd66cCWj5nz3qSfKe3CA7Gi+/yI7LFOd3XUa6dLbg7MmjAwTK+Iza3w4zsWoFA
NFrv9cKvC8HcuN8cQ4wB6dZyHjXKBrcUQgze8VhZdtQV8x3H9MX53k3yR2azHMytswzXcHRSd6CO
vWIXDAZBz6WukqiDwru9z4cpdV/tR4YGaDH0Nty3CUATjd21RSiHLMeThC0zaSwAb2zTgYZWET6p
jO0iGTwyqC/pbTlaELUBuaOmuzKdDNbAnqvhM2SBK1koJQX2Juto94Y16msHiHHA8RQOR8lwyIhV
8IWxuRPqmGHI9p+67hgnDQ62CHSbUsZYfp7jwxnedBsF8NTdpYtd6Uc04nhQRMMyuMMQQua+9+9K
kONjGGolH8gAdeoD0o/gT8z7d5FVT4xhPU3Dzi768DB+QNxiK+2xxTqUhlhCv8ob9/8+6lKIWnW1
HIsgoWADXIc/6yiSlxfW/Vx68/8SxzIwkWLkPIBcNrmQ4NgJaP8jzyKs1zfT1Jtgkq7jedWWGNWR
YXUj+f7IRXmv7o3sPoS1+FpWaXmN8qSRUxpQ9gT7GYAbWVhBXvbH3Ij1oqGu80h0keLIV3yC4SJ6
z9vALLZ9SXBEZJHe6Yfl2IZsb36wbDtWfK9Zi1zGGGHZmfr0H3/AQa43u/hDpkXz4OUDOnVuCbjd
zrWttebSzZvPfGfGIGfX8IV7BLdwDB/XMeBPIS8GqYR7mg/TeuoE97wHQEi7QgG7cZN8GT7t2952
SGSU2+8IZkUhScr5L8HLidGXOsbOCti7lXrX8VrEaUPyZMcysMpGFEwg0KhRc2wFEGkwKH4i/Mln
lZCihFXC9O515jk34si0JuZu5ZLwi0g+fhIjQUPrGdXCwCduFbLgs2D1VNy9NlpXfKB1h+zjjuWn
RIieJJP6VaYQZy2uJYVOPkQnng8Hy1wqHAY8KaJH0iTXTRo8JZYhR2EuIeG4SL8d5bKG8nReVvS0
eFU+5DupEfPK+Miig4agqwaP2qbu31sN6jPRS9p9qIf3sYUtWnDUzE/B/RJV+4fl/QVTRz9xS3Xo
O/m3++0B74DOc6tZxB/UQwi/a0dlcKq20dCzT3r4CjzgRvhRWZyDgeOAacfQmcC5ashuRHaVyemM
SvXGRog9HweAwOgs5RoEgZ2+Rb00T8Jwg7OnR2UEBE6MHkLPr/abOau0Bys+vlnqleoqZ5fEMtNt
xLF8fLr6o6okNBVaQTRQSy0rNfo7EwzN0k/CuwVM5unpN267yr0El7GGbJQPwvzAFhNPK8azKbg5
m7O61eHQGMj6wxNhRpCPEQ0Q37y8UIFbSqmpIfK/Qt+BSXcSPTZw058lVSMaWCHcd5nlD2OJMe0I
9xsqSizwEhaEFwhUxhZX3Mbs3NWasRnubOqHECWaAdQcVOoSsOjtHbfN9f74qBLyqwH2rlldPy9l
TdwJlSMLz86jAR/y1NDupJiT7S232YIFgAbHuop96q4quOIdPrL5lDZbT7CWExcIZ7b1BgAJ+DSM
cXcqumESIyAn712nKGHjh/Xdw+C7gzpouxZkWyNCOEGKpj6aCJzcEhhtXnJZnYkgUyBMQq2GVV/F
MM3760GS51/1czoXKN2b3qH54s99vLTR0GaAbTLn720k+W57aJqwQEYKkja8VNBXnjcaD7Dge/eN
i6M9sJzwZiRqetxp1K3UFPY4LIhHQMF+3MZ6dawiQyWAgtrPe4s+r7penAkBllA0AAGy+sYmXpR4
o2kbilj4MppzEbwiWCViOjQ/szHw07Cxphmlp88BcktqIEQOyTPxPYUmgqHptK8gmqNSOduupB2F
X/FDyJHnM7kkvFdFxpk8uYnZVpZGrFi6/437cVJbU7LlpieuAEiIaG+HdwQNsM1cknuVJOzz/5hU
WCgr67l30TmzmbMivBOJwIA0PZDLYv7Bsd2fM/rrVhYJlCLxg7wvu4nxGSgOkcHiVIiBE+7vjim/
meTO2wgHEQ7y3n6+cZssYqYpcxnuI5PR2Ol15eE8mdVMbIkgtP+qZpUqgCDEhz7EkVeogg4e0RDX
swn0JrVthDQ/WhWVPV6xS1RuVySGH8kHi129eHvRjD7+tfHNrT9ts/8ytXyE3Tqae6/WypZy4Im3
EDY89702TO0xn04JX4bStppC8dBY56VdvsqHbZC26DmaFGgW8stAUoigsLPSNuRQh9EYhpnRxhtU
vD4bJQjVmJ53SuqJiqAJzxmcMyadlcH6/QHCghX8KahYgPJdqg8MpAqk2iFUahhHyyiHDe2aY6qk
YY3/LXyZksKfJMInvhIBRIAV57zBJik3VCF+OD37D7V8h6TmLNniKHpblp7Lbm8zkLpiYCzUYrk+
kY8rS2G9Q9JYKp4azvJRgsB5xmFq+a7UC/vQA6DYIoOw4JTU4/yOgoX1Ew+3Oj2SpZO73P1tOKyd
XsMJ9+FcPpoqyyGG9jJ/B/3ZIu7gC8XC9kE8pYJbvDGJC5iIokUiJtY0ALLFv4e0aY87A2VZmmku
nxYimX3R6tG/4Ms8cHunKcJSkrxTavLRBuXvxRYsyA20PLbcgYOoj8oBb/BjSfttECl1lDDLWEuL
XlFXVHuT7TTORw4krVHxyHnnSvGz/RKKIAOoEZ5G2TKJLcpWvsjJTq6J/2oT5+WkDU7yWEeMbOUH
eGzOPNWj3ItvdqQaHZH6AddSyAKpxqBaeuRCfucTzQQsi0fBzM2SZJmn/i1c4wVoWFOSTRV2XCxn
arxi3RMDFMwu478nnmdGVuaYSxnC3WCzRoJZERWUwuu4f0DKASsZoyDOm0YoGw++7N+vulRxHd53
5+zRGa92UyGlZi1Vi3oMa2TCviVH2qFRcvokuH0uSN+J9qyLy8aCAzf1tARlTYo1sY/JYJ5n/bn4
bqjJddvHQIG5yH9juC5eXbjvmTMY7o7jRiWEQHBwlFu+DvgshhCJ0QzNkAyHV9h6q+0vc2hKFifC
VzLZnIPfPQU+YxNhTXoi8GwyNqtYRW9uUQSpT7K0JdY2leULShFAErjkG1aLcqcPeWe5xVixX4bs
dOOl4qjS6GUrLCnu+xfzg/eW2nKh3ghq+DH0OCYIV4+At+MuaaETr08OPMhVzJwJ30oVHtmnTjIa
s5CITpkb9yejY1GACJ2pPKusMCkUU2hFaiQwVtkUsprT6l7Bxwjx19Jkt01qOd+ZWBsWYcjlJEhE
ZFOvB1H9eSqpWlsyhWLQrmfXA8aG4mklDESUQwHsac07ySbl/KzZDAFG3yGXPSh38PeB4h5bkyJ1
lQ/if+rVs0nihXoTYiTSO495kMXn0gIV1IH+U1HaIl0RSmP7b8Z/4Z5msJ4yEIIrS+oxFkhsAFAp
3CXnaxpFzglk/Sp8lWW2EjUazGaL1T1dVBfZjK0vwGIPxzzqS1JHMZLnoBeSi1wJ4ppiGZpgRys2
G7wWpdB4uwC6hvW0nvUEawGW2dXg82QBCEQY9HRE/CRZFgNyxx5yk2DLgXmKh2EVzeKQkY5R1T1T
LFUNGT+2d6IZobnyAS0c0b7GCeGTf75FXEPbuJ2Ijtvm/SoFIL2Ov3Bl3zMS5CUMgCfhLFqe54Uj
pFifvcy96ZdFWH4ghz5rZvYXr5q8GLiWWIAJwXH2IDu25r+d9meieBy1d+2q7TIYAdYlaSmHzNeH
FHwg2huMAUqjfIZsYJcvShhvmn7G/MtI79m91fdgU2xcfJX0jSo6uZVa8iAM6SxhoF16/eQ8HWp7
9HzkzLKFs3g33x8ef/mMrL+kxsTkYnjaZzWaF/91LsaY0nrCdmECwyvsXBb7gS5u0vDDAAaX/0Ur
sJgzUfFoO+KJ5VkP/gg1YniB8KcsrdNsunMSjGFXgVjlHG+Sl5C9QKa/SAhSddaa5OIJuwNvOSzV
jDGYKVQIzzpJdnpfIs4VGIdiDdH9QfgAUBmxWTLu7XdQlU20+ohfvLsG12G49mrt+kzoClqZEGr7
O7fAZK4TiQDvnvrqSLrmbr6x8Ee51GFoNpVywT1WyGCfD66migLhe4XwTZKXwOM4g2kq+Ze8p35Z
el51CwkDI7hC/2QF9lCVxo9k9zQaU8yzfji8d4cJISW+ef6NKWf4+aqKwny5V8N49CMm+ir+SMG9
gexglUAe6gO0WfvqRMREoYJKkOwcttUcEWig8JYEtLvle5K53iZqCPzM7vjfW15bF7XFmckpjooB
ma6v4vzGuzex4ZQCNftkADT0p/0nvru+LVX0o/YdufgAoEMXAeYr62PXlBFdLT3gFnpIHsbtGE29
uotW8o2MiHS4kc+GTi2D52p999yJCMfDwC5HZkjtyoGvT8GWDITsP9jpCIdoS8mrnkXUjXUFiEfb
3IpEZF8QPc0mdy7IcGiCO/MqBL9DlATdE4A+Dmajfn9DhJJQNf2OMvOtz3AfYBSXUowb2FY3K3Nm
QBs50q9VxrPvqQMWr/oVKxbV2hLZ7GCE7QToehE6cpvUkVIWORfoVNcvSKqEmdQOpU94q5nj7L1A
m6SCjn4oKgrU0GGAP8ANjIbR5ar5CyGUmyIOZ+piX/a0o3fjUMmICI1oY+KyMaPBk4Ifer1Rza0r
w8MPiwt2J23BgEWnPAzpQopZZ7aWIf9uoBKpvPZV2wcp99ueoecpY+L02fvtKrqu2tvPDhzb4at1
QD8j06XtPnAgfzh1WJCGSQ0mx45LdWDQ3+HeisK1vmDF4+9LOXjxJ1PU0McsV7xLhjc/bftuIyQ6
FcRO8I/kpbye5OMdwPwfHzZmVkF/ZEbQM8WE1tdhKAbdD7EgJKsyZrXHHgemsT5Y3eelAv04j251
QHdESMDex1Qy5G2bB1pzHuDQVoYJGg+LBsc8U6NB/8OQyWm+1xyO+M5dHb8mjEkfFdcF8MjydevV
0NwH8FeQVUNQSRphvJOI3AzO1bwic/hAU0pOCoGJubD65hacAFRbY15Wr1CsmrW4nC/+arJjJPWt
ZJaIycNEzYoLiSfWdOeP1SQdwPTMP2T4bPRYcRoIR/DJV9e4mEz4Xbuw7Bloq6mpJCLqjfB341iD
tOUYxYc06zSdSmwgD8ZomQs6bluw1IrEnXJpyJir5SxDD3x200b9JjclQbm9OKhq66RDxacLZGWm
e/DMKOuzghsScaSVUj7+YEK07p0MVWnJ5SzbuxAtkGw5JDqmmovLmSVS94Ww8SpddIzVq/J9I89p
hA99iwrxGvTG974jMdQNekC9vEo2h/5wiufN7qfUcnwDgHeqFdjyAKWrcEYY7nV46XT0LjxXLEj2
ZOlN8EGuGcQjK7kPHPyoBuIJOMN1h/7u5jv1Ie4bhsrjurqWjhfA+AYBrlhtUm/5xA8Y4EDxe1Rb
rkszdzoH4yGYBOgQ1ryOD/7s16Hue7MjmwN763yfVmfIwWLvopi+FgUIC6mB7cV7g133t3iuglmJ
wQxHxiPBxJaTqs0PWOrg/YeBUM7gmYeh9zzqsh7xxwpnwY8gPePYXn+kEr0j0V3w5jfXyj5+jfnA
kwS+AowSdqKJUrzBWUfTnOFjGJW9poA59XbLwzUT50y14PxM0t/cmJnPj4B1cnHI2zwPT6QnOzpc
a5UWIFeoUQw0F+nWNDYKfiU5yA9MRwRZMLKhk1agEKFKkxfctNu4SCU3wiplWthpgg1t1bKAbErR
lvfifZ8iBBhB/Zvm3UulYR59njNun8JDdmH6C+DMj96WyfO9TDOtTafznra7MpCXxLj7sqdWSsyi
5fZp2SkHHitlVjbxOuzRZHVc6SCgNCw4gXoR5GW4zU9F2HbG4ahK9ueUAYZtidvSEXPC6747zhuK
CkIROmzQj8wI5Pr5txuS+oHp8jHg1BpmmuT40UQXKhSPXnauCXOJ+k9K9N7nZvHPnB8j7Us3JAzS
j2B+Ip59JmaUnxmO1skTPjisn85/k7AmcwvUoyAb4XiAqOh87rKOKlyxWu6TVnQkRbRV/jY4IQY0
ELgz2PDdaucdBMwHUO/QsBhW5i1Gkb/VuCJXXj2ZdyDuqXcX4qTNjBOI2bYQsyTNB7eg77fgl8Jd
CEH+aLTv0j1YDHjBmtm+zQHpgf+owA658216sS3nPwnwZnL82aDnWG7OapklrgS4dWmV7Xm2AnZN
I+jZVEe6gqS7WPM34PH7awOMQZ3ySErQWjTtFF5OPpTjPEkEfGYC/q2siLXecCAfww5Tz2mL1XB+
woBGu86PSHhcugnO3nNaxOaQbhaF5i5zKT9SHlu+5oIX+HG/VepGaa6Jqahd5p3UdEjoTtkLCEuk
f1hqbbHdS75lZF7u/sA7KweYdX2ORSw6wN2FXtqrqDQiWXHvJDFdv7XE1CtC/9jW33pNzJfSy6Qu
7K7G/exX4d5jhm0QRYlRooL/OLINeSRtaCT2j45RwDGS8c15/ZTgOmn1DE5fDjOPd2YsCjYA8Cpn
okJIJv+fWn4NzbBdRL76V16EkBqdJwm9jF/09vR6kg0+1l/HPIWYgfblY26Huam02Iw5gohaRBDu
cr5zCDjNyHLLZDLFs6mKl6VhVjUiu680cJa+kM/BeiPnpriJiZZTYois8bQN13UBYorzt961tjhP
flKcma+oY9ZG/1r4Ydmq6d1N+0i+HYBHmgdZTI/XDknb0ALS3lBFkjaPI0jnsjiwyKrrqKzh0zI+
2133IQT3U9fCHP247F+0IqN1Dx+hA4uHUJSbwh5kqR9EVnHLG3ZkqwjXcX9EXx/fVzkvqrqPYXCI
lupWWSefCHGo/FZeOUg4J9YyM54cWX++L3ByYA7mANFl4xDRCrdowC4p2z3GpFmkT0FlKqaM8vuJ
EedYs+mz/rjVYCjCujP6oJfx7jXwFJU+6MaVzaXp1Jr6xpYKsCSXb9TUE5+pNy5W/0Mc2xYGb2ep
VG758wLcL8ek+4F6ZCanRrr0QFAKbo2ScXQTtkkUai8PICS6guXL1+s3CAZ3woj8BVUh+RKQpz/5
4W6V6/8MAKkodTV9WEK+RmsDiFFENb53XOMRTZue0Aj8Ocsk/GQwqXpF/DM4DOUkqB8B5vFacKKI
MbxRcDKqJ4f7OS/zX/feXxvVrbxOg+Jsi59BKGkC8fIUEWlMZihoWGSInS4gBQ7VYAGLhVswinyB
3VLHx5rq8O02buGAw7hMlZVOjFB4w7j31ztwjYV5NzE93OsLsl7FDP+kswYLZfgiHH5h+aKfvS8X
GNQ5xY/V2SonwLoW+4nuYylJPoImm+htFgSL+zpBBE7kujYAya3BCkJQfv8lByppzkmRmPEWBp5i
HFLdeibPKvqTbHoSSDff90Tcg+8s3Tkv/rytw9NWoKYLdJWtbf2sLiIUYWbR6XrKtg7ThX1zoxJV
mTWeKADegZU+7czk0YZR/F3co61fDMfSqAltWfRa55yRTe42pHzShX5Je2VyUSZIPzyPm5ObNr7u
E51DsJZ7eHVoYUgUhcko2Nwo5xWH7uBnvIaJhaWL+dYqjbBjiO9H4nyM7Ic380KFOEHayVXJrjWk
C+gcGEUwiZxHITS1ZLtsvZ7h67MCMj7CpU1OzGN2chDndKQZaFNOsxYrtkqaQpqj3wX5qgvYLR4P
qbnKaCvBTHcciac8TuCDxYagG8KQvNxXhNLcbAQJ5glkoaVOORch63WAJJu0Uavrur5CaFXn+b+F
V1Mi2WxG6R1S8umiDfvgz0Le+OC0wsytu5L+/3D+PCL+OCjHpr3RVJ4XBZNdYCmc4Ai5CKTkOVHg
3v3EtK+MB7nQQn9gECy8Tlv2AJzF+KegcyrydCt+TXXrxgaKEgNMAA752jRneS8BZXyMhYXMVO9P
6oo9sNg/xu29n8zi4msQqG+kvltztntM46hILL0iM4+1uEQpU+FVwneRIx0TjrMeUxgznQxvgOYQ
MPUW5cFU7Pb0ZV1P6HGf7YSK4RVJiwnOpolGxCMgCRUdYuSaF6Hqji4lKQic7Mv1l62Cvaacq9EF
swXMJNo+pajUTY34+A6ssJCRKeSCFMYcS8z3FSxZeyAMLQ7/OgAGGYuJpBsAdZgXlMjlMKIFjMrd
l84sG7SuE2Ky/7zR/6IOehM1kik/kqD7b6laC6g8f1nUHXChdZKQS0hk4TEpyZAZfE5J0B8SGEYx
qPbo9E8x0jtbUILZHfBuxtVH1XTiZXNoCPa9523X5gdBVzgJ1ASl7OiPQ1o6/f2tRmV2BwzNliOS
74xcrXnTeamek+iB1vYTYuzAHyq2WEhN23GP1CPS1Mrb2/lM/+ZFFPw5PbHknGVnUYaG4baPkJ1F
EncM8TVhMv/O2useXrw4E0/k3a/WPVNEFpujaHgtL7HHnJKR7fmXwMqz3jTvWHSV+eXSSnzsEiSf
IcUoX14RoqW+a7rwhWDUJlCNLt4CwQFpugvwFPCLjPt0yrG0ifM3713+62CX+Qic26m6N+IonzlZ
I0pUlWCPVGriHDMViee/tXtADMMOW7MJ/1WrHwjKvkyDqHYirspLerKK5feA8uGcDmpmrH3Zdvsn
SAeAjFivPyr/qUXKrgTFPrhdEz4ZHPVUYKAiQR+GlRdbBf0HdiyImc8hF3go6zuCoU6Rh9iogx7A
BTDQnpnB1dFd+fa8vDS/VW14LKRe8vF53vJt2IkCI32R/Wrlr6ouG3QPmVQ49q8IzNlIqrUw0qEj
TZ3Gf0e5WT5vDactNBDvNSrTDT/fo3yijuyMrVdEa2FpriYEg+pGTRTyP//RkRPiofY7ORukc8yN
FeWs1Io1NTJ4FlwN9tLA0wfuS6AUrxvNfZ5oHK93qx0Tl96Q0jprAttz+65DSeuJBmffv53KjEhI
uwFSzf3TCEGG6VqFtW2mFRDEqS6WGhxw6GoFt6Ft9706BHPYOJWLmhatpK19tY6kJf/up/5dynLU
aAK1DqlbtrGBXY4npddVga5b0S4HC0ml+yh7qt10Q6JuIZZGwdfyEu+vA15thvhJj/EBc45r2ZRP
pJXeUjJoBG6nLvPKlRBcQ4JwrLaxXrDRtxlvXJZev3RKkkuAXAaHANdN+nhbfpNX7GkhuEUoCCZ1
NlE8bgTVTpd5cOgMMpmG1MscnrzRxfNkQQo8onvh23QJ22uNHtVN6jUY3NTxM2sUBNs6WvxvCL5B
YD0mZ7Zl01rWBCr25f3Lc3TWRfFRX24SEsX3BH8RU3V/WicHfufLXXi4M4xZhyFyHPBiSFKxTAXb
VkNveglhRtBR7gk8RYexs7VFsUWjuObDc2Z3nKGANnNkMb2NaSXuWczkgIuV1k4wIRrpiMV5uROV
xYJcMH9G3NdwPLaNtnYlyhva6YgldLGysP9DZXRIiiEqx4ER53VR4/i0z39hffnFFXjQ0OZLuwzK
Evcf79H7YeA7cAz72NN4yR/vLDmNhF24humKQMK+SzGhFpk2ayrjUyFlP/WALPV4L1Da3zkt+tub
nlo6qK8crH5B6XSnTs19a83EPTQ4EQCSTIM2wJ/gsrvjFlF6gdcel2Lf0SUudaJ1o8nKv5SRKPGN
l03T7kBubC4UeEZWirNe2sBPc1uZiqSbSYlW69HmhKweXS4tC4FKzylZCP6htLmkbPOGcokugwe7
22eJlav9tamKa8HBH8lz+vgmnbkpLh6JWFqAK8R5i6lf1z6PrUNsQ88w5zeUblBKGhm5P3HHisMq
cJisNtvexlyi81tO0JklhyfattBV8hI3Ns0qOCYZuYcQ7W5Isp+fyKOs608rif9aC90qDweR/mmu
A1ZPqNFn0FL6r0zRVJNgyzel7xkMpCYQ2E2D5IaYSlzaOH/kXaR8kQ8s3b8kXFfIvEYRMu1boLji
DnDtIxZ4K0DufFHYOCxXi6YCY+0Cn0XxVXhOEScJOigbavvNImow0OSZvoOdJgSMnwVvcqK7hnb0
AH2GrKLq/FN+yK220Lzh9i4DOlJiDUwKSsGWIPUzCHZ6BsczYb+jcLx8N3eYAX/a4/ZPoO5l8LCo
T4OLWK+O0cvx/cfUMGKHPQ8RHN71p6xB93lP7y0v0f7G8V5Kg2AACsnl6kduFooDzUIFH856SbNe
MWIYHHAuThELocHKiWtaSigh+/xdlxOJwyB6PpJ3YxSGzs0eMRJx2jMKAknYp3Ae+rOT7JX4zcrQ
bptFihXo53iutuC7bQjBJt4NUNcSsO1oj12QbIV1sBa0RuVR+57mOwDkTzUfFFt0BD4nkz39XJjh
annN5F3jnogFBlBOyhuWx4J459eu3fPmDnbtIbQXTReNX8/XVyvMktjQyUO9+ANwSB3ePCMLkEKL
Rt/gshNl1bPhtacErCvIX89+BwyHhGgRjL5glIdRrp12KdDyhbtVhlUNDnp5BQuc+5heKbkZ7g/3
LqUb48zzy9LM9JzTm5zSk/lcyxsQaAaEq6ZQPPyGP2xlcBAlutXqbzLtVHRGEqXygcuPP7p9OGM1
QfbIJuC84TSxiafPtN6HY8brALWM1+UH9nHd6dFIGI8W+hUYWzUt7rjjnzf3eAELN/0C28qf1uRU
5cK4ijbTZ98g4k47Kf9QE7X22AXHMbvHSHnNXhDWZkeYoWZjQPRw6d1/quQhxjCCzf/xClm13HPP
zVq15dYYhb5KA/pE0+TLyOXYGJkbD9zpwh5Pwu8CH4NVu10iEgTNYYxpBRWgl1LJwaMES6yx6Wv+
PB+NozOg0a9w/voEmCMAXiGj0RoMcmbc8JLJaQox7ujUjonBH2pXRUEpAnDJfY8LTRWug34RC1Xe
8Ey8l5jcH1KTYwZ3F5b2Pgb8manfVpLWLUp9U7mmh6jb5Om9nqXdFyF/uZHll8WyEpvMjSYkJtSl
OEVqxDUELjT8QAk1W3UwEzZ52tnH9km4yhiWI8Mls84VquX2+eM0tEzvOg4rvABpgDf4V3l8SNx3
hsDHV3I8mGuLz0IO5xvw7M8MMn9CPDAFqsKksvMD2kZJxjmuzNq2hwDTtVyZZwZqaojGsoZEVH5m
TKzfozKvrDyruiqHiTN+0zxbxDNuei0SGPjFqiYCh/5M95iED6LZwXEDeKLWjhspsq4fgnwDGXNn
i2GOasw4/W+JuxlCCotVkzF6FRV/MEH+CgLBrSnZvEM71VKEV13eFpILi/aUTakWhKCPkOic59Hr
MQe8u8uvJGwZ6weh0C+fTS2J6pxNZ2kl1V/djLqb8apOqe8xOjAtKD4n0LjgG4PVGMataFuIzqXj
GT2ykPT1oJfv4XDTKYmE4HQBN2Eg8c/MHstmy6HixS7qECCIitXXp4ly+vtKyfpkBmV/GafUkqg3
+7S5+iCboz5j7r2AwWklBazCF2l+xL772RFt7JcJ+FbN6bw9qnL2WJZqmjb/pTRvOLeHJl+b22gf
/zpXHY4eNeUrKIxGb4lL/abXOb5ZRJoD+vKq3z8D/Sx6gp02/R0NAjQpm0pbDSh9DVwDc4cVVTey
iMwpT2DKRiOt6NbnbT+07A4X4gogx+UbPBq9B6uXhfJjWix+rFXrXw7eKChmLPrhOiANu829TG6p
VeR0lN6vL8w3nCo2GTpOVKxMr3ewenKMgwhmmZZw6Q0rnlBQxfiHaYA9CGY546PEpLIKN5yQcsg6
7+p3Ur1IU8aSp9PrlNa+pHzOExQ4z+vdbshI971fTZ65M8ZlCCw1LoOPFJmvtPsIV5AqoWsuoEu1
PwdhuVBf0/tlFZY8801DXD0Ti030bR0k8kTMD4HjOrwf1oAGeUKOkFIy4zEMZsi07C6qwChOkR/5
YGP4IgYv6erGm4Aq8yl6VDGFNqQ0HGyZSEHLK97MNd6JpG9l2eTZMSH5oK+s2LbTWVPcNGlJ1MdI
dZkqKzX9DKGkZZn/oG1vhluX2fAO0WndoIscjPAuIuAIhyyHxUmZusSC3Hgb17WqEbcaFuzLTRX1
H848QDen4iu4+hY/mARdD4pRObAUhW5kYvPw2TC3n8o9yF33EDeplFF7cpsnbZbCenllPF4is8mH
ByHMZ/zYMJgRFYxf/wmFi95Pj6z9GFV7plKlU3fR14gGFr5qOy9S+f9+aVhVIcrpc2g2tAOE6eg5
6986ciUGEbS3qu1Jt2Qn+2d5DVDmrQgSvq3hm9C/JwzYXivuUaLvBgom1Tw6tCDHchcnukl9CEd+
PlGDHcHf2yIwIWMIu/YGKdSN1nmhT1HxJxBsCC4jfyO7g4o/6cf7CPSPV7B3YJ9t3777A4l8Woeh
51syPNTBUT9YZ5RcJW7M1B8TmcLciqTJ4+t+qrb9md7uZLEbBkuaEVrHLrPju9V4k0yedrOgWpVA
1ElqJPVx4fB6Xqzq07QEW3n3WCU6/AQtIeakuhjRYJLk9BV11+mmeVJu7EJlfk8T05/htnwmh7Rq
fria3CmI+Lc35TRMIG7ouBmEnj4YTlf3he7+o4FeTKqihdn/LTRgb10TaShJreAt925r6OHMEbZA
m7c3zoSM+qCQjdkpdkfz/FCU3Qk0w9g5PGfpm4ECc0vme0Yu7yVGG5rZJ/JEswt3+xYjtPWu7j1g
Xy0PFay6heBu/k7NcvudjnS733++myK/jw8B7IByU70Nq9TmzB54Xl/s4NfJ3J3ioebFPDL8XGTV
JmMGDcmcEtMixmyigNG1OZJ2dAZReSFEIRE4Im70yMm1cJlqwkDuHWWYeJAfz+cy+Gjp/BOIg7Br
xUp7gCT0PjbpAHCuqLLLXJ2nT0Bvfa9iBsmBdmCF/Gzlg/FeXn8wD8CjjB/lQ3LOWA2ew0o6zk6F
S5O9W/IPuia0gf8xT3UfLQFW/1HIDueU/aitHZUktlOk41q9H0PEWLC8qbUTl2lkzFrvR5aPmFJY
Yx+Sj+dLGWvD3aqNqjo3O5uPsuaohv7/o+DAY9UH0UlUmOCWUqve2zxbMH0Ai9ijLDQq3TW5hiwz
3Ty2usKRO65GhQc3RBZ0Le83w/uLkdeTzymMGysodJ0lCBPtmXjiy9ZxyM57Lxu+Utqe5NE3x42l
EVtGO1/6ZuG4IKWhx7weBHftOe6As2AKUrttay6vKRx5+NC6oXiKwQKnJ96NQBxt2wwLeCN3ZUAO
zDQvj8Y0NcsBBJqdBYpANkT398T/0bP12zB47KLOxlWztG5oL7qHLr2UZYSl5Xe9T2jGTGJGF40P
uQlK7JW6QFk5Jtzm/7n1b87ccjWJUDWvGlG77GtnxRm0IuWDHVXrYMgnVsG4dWaXze/hrJiXdExo
xPRtbSLAtq7ALURD3YW6eJAKlA9uMRlnavd7XBhcXHLg1DJ2EuCSlNqp//cqK+PbEZBD/PQ47hYQ
m09YXgkBqQZb1lLNSFQpYJnly7tq8uCHCgQWS7pcEQolQmrpewLy6Uf3LJcBwXkkOjALUOiwWR77
NicNAEUzZ/L9URnR3msMMr+C4hS/xc8WJddqtghzcgalEiYjJloqIKOIrMEFmUkBC66eBYlQdF7P
Yzwem8SNvIfc+VUDNKmuV2Mr9Xe4md41Tp8mSrxJVu8nrBiztyXNS5Gm5BaACIphnv9YgTeK5Ape
Jk3n21vWykrH0e3WJL0Om85JymqJJsR8hnc1N8Q3uehFQlhu/S9CL+4KnmczfGTb0OSVz+2Xe+uG
/PQbOHJX81Q68WQPYyy0wEGIqVUA1aMiFEkNbDMQ5D4g+9zQ+UYB/CTR0cHqA6atAI0fY8WUtAul
t+s22dMtRuDAdvVfpvRsaTO2Zj+Ph3+Xu7NNmX6pJ/bUT6G37eZt1CicLWLQZ6nXQlytZL9OlTVT
RkNXfhG29GbqdBOdR2HWesVV8lPSdA57b2oOX8Zs50pWSAwYhchbRXS6JteYmEXretRp9bwo2d+6
CB5qxpOf5Od1w46T+8Dz9q9zItzO972HplbI0JOYXCqYJeip6GOeABNv54qwgukaut3CyWEkHDHs
DgKTl8Kn/Nk8h88lbUfxPtBdqeDYbYPscUuZ2grl6j7pZzQrf+uhVwMkCUcRHs7rhutPb9w//ilG
yL+OY8In7NkJCumvdtuIZhSB1TqmJjo96RNEeKKD0Dzhv+rA3ldi9sGF8c2YyiO4LXE+87z3SjWK
LCc0WhYSiHJqqBRuXD6m5aPS/fR9sdjRjdwpHTwoGAkX3HUOYkDbzh4obBeuYbJcFmQ9e6ds+Q+i
N4Mxp12Nh6uYKfvpR2qTpr390diY7TA09xqozBj7TqIRPZbAdQ58uRUERP+oSaF3GsA51RdlB/Ko
FzIhtBU+IK1qBL5DuNeWwVrbgD6nAb6wxMBNPu6D0NjiNS2EpgWi8DKdVb9aw8oIRnpB7r5eYBKP
SGTzhdNXVCOc5DbHQdU1puASWWLBzjjxcpE9GL9JBbNIxekR51vjjlq91bqyS7LW1kSx99bI4fYU
gzWRw6KGy6OrC5jsexg2EL9qLEM6gaACbkG2+8ycG2QHmbZeTk37XW6/+EQLk5g078ZFdhymEhpY
GmwJ1X5NQmtZLpldH4WR9/ECsbK51AzavKLm4OnFTm4d080jHxOWi/7dCQAIwFhJn+A/EYL8pQNU
sZ1EDiewp6jGJd3zdgyjCGLNdiimJBrwT9D1a0uAQmohh7idDzbmjSzktfJ1sxh2HvxjBuRWa8XN
n/VHd0CZ7L4+HVDycd2nchfRNOSw+MmN1l9ees8dVWqX8Ys5zARD6mt22Un/3HFfCxtlLsevHesb
HKIB7xWlhhXmAfmx4c7sae0Xw1ytIj7vvXHtxcZ9olJWEGfGfXt5FD+PpLdR8AQ7o0FsyQwzYqCd
X9iSENoDTq9jguNiYuhqQ2rLhPEz+fsrXheXqrBZEkWdKV1kiozukE3K6/9Ybpgap0p3YU2LB5Vu
afqzjwTZNfWU8SXVGDwxx3y5Lms6/pRtRGAVoXZ33oMizir9WcQa5Q2xSUpuR+0Gm4ABiqd1JLBL
Kq1+vGXlrCfDTFcrsaWHpwIzU/ZOJjadqjFDlvz+IrmsgaXR6C3bV4ndE47HBiQ8yTL/67YKfqkJ
BRTKm5MoCBgIoU0JEgdwKk/vzMllk1iMqa3Su1mlYLgfftRDscRv3e3sA7XBE3ntoaFotWXQ1bbW
acXeC8cNIeVCk/pRHUZvXSFJEXi/yhUBUbKUygSovbxBjEZOySEw1SpSOFrVT0YtXHU033zDZQ4U
4VXgr0EdkqPKxomgxfc4rxE8RnG/EF1zxLZP8khynHvtle1fxNQkHZiSnmcw1HgtGU9v3pOwh2AS
bxRcGeg1MTYvwhzq04AAT2FzO7VT5tix2kNkagSMIRwyM6B8UF3/ggPMOlNUUkW3OEYOpNqG2ZYB
eUHmpqBW1romD/JBlKnLLLsBDauVyqa5dCX93pWO3uPR+dM5kQ4shRjgnV0oqa9T0QBnhL73OEGn
+a4qR2uxCa039YrUyDhSZWltnaeGWd05Db3ygXkGtwZccYWlQfzyEvu3wVDvUGgyt7ONZKFvjCP3
HIo1VzevSurF690aeitqADOCVufT5ZYIFcBOuhQYQC3kdlcm6hxB5syjZ98ybpYH9gY4uNSs8EtX
tEGVB7mQEOj5ctt/dSDOeV37cOUt5JTqrcJxwl/8FAeoYAx7W4FjLvDAGOnfPY/khYOCzScLnxRc
aUt0J4b0VoNv+I+B+R/FPR8EFd32HjO/va35ZxkVTVpwfKAC+4e9ZR8guztPusGNt4AaKJZck/AK
GjunPNKBIGtj2XyJJJ6VfK7sNckV8f/5jgcP9LyhiFn4adZ3d90m0xFdOB0gKe3Y2M8nb2fYG3E6
MHZX9i+Cbv2ykZxiI2co0tmOiTZJklomgCFUUnWysn2JzSObjZ6IbhB6yqx/mt3yTEjw7QDkea9E
f/MAX8fL6spbO9NChTqV+2reyfPejj6gDZ/lu+5UdPFINLP5raw4c9n6ENB18SF4sTFkzUtRF7YB
7wOdw4FFR/JmRjEs00qU0GyHpdMYfAzK6KGQuDjtJAH/uJcCk5BFHhHUVkhfACnYZ7upUcvZ2wA4
66kuZh2g6k7YbqCwTG7WguSdgx0BL43JQqaC7ATndfmUjz7048uYw8YFuyE6hi1iXanHOS6VeHdh
nkrDNlombsZkB0PMLkzxV1jICoA/XQCx/fw4j69n58R4YhgP3dzcCxp1gvYenNMetj/olyEKjTz9
uQ1iOVZL+OoJzAQDqTGuGMkFdNtRZnueDu9ehgDHvtZzK35/hiTV8UAHUPdZZWqqnLNOw7rVgyBI
hYJGrL2Dr8/2MKnaGrSSW8EMIA15nXGKO8KqGJIbe8aeP0Ahvc4yrigPoJVGeVLcGbtaQAiNsJKR
ClTSzYb9WwWAEnVGi8wITZbwJ/vgNk507IMdRI2AwNDDCVAqQTBpImVuwGhgzo80C90PPOk2azbN
S7CDP2vWPkLMQtrw6yBygqqTyA7VXI5a2n2n1HzXJt/A736OaZee5o9AvWXujI+KliurocujiT/2
vWlNA9UAnRLkemOOvZUiDT49VftfuqLWedz2DW67moyHo0HyaMkXh6A09loQHfd5KTdpJ9ikB2ES
1tjHXewcfeaPemKTZoG0e53342ktYZtmDscuXBdwjyoJ352CYEN6ydnWnXy9RWDP62Ble/FGIc61
sgjtotArkEynWBuQvgX8l8MHrZk2DrBE+2hnPDRlMqEZ+FYdYQKyGestwVf7UvXVU4gWVdPJLWRD
M5nu2fzRZbxPVLhp29QQS11VLnw5aWfVrsc4DB0UVegt1wC1IUkortz+zToxP2vok4OuAF582FEn
tRqnUiKEel3IlEm2kVT7tRHJFW3g4qVG5HEvU4/gcyYFgptg5lWjqUwfNR0uw/kvsXQ17KcDxmiv
6gAkWb7+00rjYLv29S834YehB54MJc/nVWKedv7JAKCY1qYrJe0uiwhrbiQW3s4qNa21NGUSpjH/
VVzge9c9z1ERCZk2mCrbnehPWdlu4Jo0m0U+GyuGR3yZKF7rq7utTmYqyM4o7hMgLmaIgqqpXONl
gQf5IpAL3CwRk2VtZvmInW5NlEQOjXTe3rNmZ2YTsOcFCgbVJhnhPKv6pSSyfhvZFhfA/bXtEqHg
+g9ZxdeC+4sHr7WWjvVQ9uwnFptJPYbtVXBx2sezyZU8fM1ZmYQCVHIJJ4hkPunHfiM1UGbueWzb
GGkww3vLBgxFXyYjVXFHQQZzYj1r0b0uM/GROBmc5S/0pJwZUe6kTatq+9kQB1pqZSOfeV7T2ehg
jq6HHV0Gl8FAN2/yp4tLIiX7YP//Qj52spnjoKANJQkM0KRSXJyXgCdlk9qJvUMUFVG6oLNGJCvZ
kcapRrOc11t+VKQYi/2Vt7YAfLn4LaFHSR9Q5ioxQaVg+faEr7/Gm3c2nhClPaFjK/DDc8am+3+N
CQV5Jc2ZMwZrkF6qLSxIOoDUtZEm2PkQZdrTqQV/9C1OF2HL9TrTsfYSxGO+V0pf+02XgwiO4ESO
HfDRLMUTjxzNjc+wD1aDOFlfSzDP5URi3MDJb+Q6Vd5sUvBEjmWPTCGSHFXifPf2ekAJWctlifQT
GetiQeVCacM/QUj0BKlae+JHamKtncCCVyAao7HXRDA2/LrLoMld9ZIz1lDAvHUc7Ahs5kuXI1OV
1N8RsuX1JJNzkzRa0Alu4/KyZTZBefY+bm5XEiwsvXTLzcqlv8f6nLggcdxFC67L+qep5THbqwFO
eIzMjZPjFAKPT/QztPp8/wjyJwadADKJTJyaAasMf+mfXYXZ0KmngJqqKWQdVftbw11Z0RYk+M5g
fn3vxfEPcn/bFcbd5MtbXbYN0QqtkDfAwluJdQrYUZMjqDiK/leaTGPW/bPdb/og8lmgb6ZmUKG4
P3kMSYgguvHHi79Q31dPP71Pzg7AUhPfD6wYQckGVXpuMBxckO1wMPM2xSfEwG448m3pPhlU+0pr
4Y6J+mXbEc6UrhoQ6XleAMuaTZMSpetpgmyQM9r33+15L6PXCb1FL27vZWhUYmvO5xH8T6tAhUyP
Dd4MeEixn4uU8fNMclmMZFkkRU/E01zytHBopV8zaOGUC5PG46jMNw+xywzpPruy3GdNRDhTPBNd
ufKweqX5Cwo0V5kRBj6fjTGEE4OeyYDE3QKElD9cr+4Dv+k4613zDBPnRgbucr6VO868MgkghVYQ
MAL3Mf80TZhnhjXfszsYs4C46dmjUzJkebsCErDwWqk8J+9FUWfF4ogr727/89lNS5KJf12XhNZ5
UPDZe5MpssBVcRiV9oV3fKBPV8JQ/sg2kcNEwU7tamKOuxEOR0KFWPKKiqA32ef9ATt4fIbIb0GT
6lKYdjR/BAvSWAyXG2yiq86ja26NkWxZyUFta341zZ79HQtjzkkrHPlDmAl4priVvFrBqU/AIRn3
YzlPYzZS1jJ/Q+D6N9sdrOca1wvdpLeDTBjyeUuRnHJUPGNnxHdgEXGmiGib46kKcsxYZizx7Xlh
OcMpivaa3Ko+S5oEHGnmg7t+2PS5IPYwibi/Kc8vTp8Up0rBGrLOqxV4b/tp8tLETrUotpscd2t2
f1UsGu/od5bpuyBT7O2lCvz2tWeF5ymRKFPtTFF3C0P4QsOPs7lQIG8JG6PVpcwgUULztTiyVCn1
I9qyPZv6Z/hVNKoHT9mvcOgahuKRUTD+EMuSHdwRaf7NWfbcpJv6BbHYcn2oHWtQXm4MGm5we/7g
pk0/Rw1AZpGOttVqG1aGhckp0yvTOjqoTZcyXMfPYS2bMqv2+zqAmMcgWlZHzqXnA1ErgExF8VKC
1LjeuZT+Xx13TSNJnr2R1x6kAY/B3wOM/UVKiTLp/MsFzMpp4moBa1e1BAq+VIituXgNPkfr4Ej/
k0qJOA1p46TO+Oq3B4bzRQEDbIuwibc02OqdpDVO9xkNxe4989Z542X3lC0VYgGJLlT0ap6ImQ46
18aV7hjOCXsthWqD62Dh1lanRLz1CQCjZJssCbNNI2mregrWWXYLGTruScAVlYedAmsdTWZPHP6X
jNsVwHPy4Us8ufHCYpy3JQCUjn9Db5hc4WVnPbyWJi7EFIvTSWrT3wOe3Ll3L0plQJhkxPV0LdCR
cMbhiHP9YcOvJdz3bA6ai0mGaTyzJy8Y5xpFY/HIAgwm63MyiO6mEoY/z05ITISTbNl5cky974C3
JYAfq33eVCZdcsdGUZ/VLcKgAnZ9nrOEsv4R5exa+wdEnFakl+EDRUujLRcyjv0tAiXOwUP39joz
k+AFsKME8aGMDt5w307pNExp0hihWRBGjl25kzM6O4y6mUWX/E2c1UIGpj6PP2VVDiir/GNdGkca
q7RCSYucz5WHgmKttprKy2c5SZPOG8GUR1o6P0RUHVrZktvWGM6RFytnMElfEoDGC35vP7Qp980m
5MFB1tBWMe0/JZATG75m9R+Wz2LWugcYPxPhIr1aKChySuysQhs1EGcaV6MerOsychrLmL9mGYHx
GLl2PV/aUHX0tcRjRGXIMEMzK7K9g+tbb2z0UboAI23YTy43Nsl787FR+VUbWvbjsA/Ms9U17oNl
9IKRLWFhR1M0iSpEQtuwiM/E2A0DNicIyHsdJ15uoKJrMyNR/w+FOSa5h1Kg8rpb8FLvToMCItFl
nZRF3xcF6t+lXSZLnz38qnvcD04t2paxAuoLAA3jk7/DwTnyXuCZjHEqCFc6FpsLdioFNZJYJ2jq
VfCMrzmDvt86UhernImP5aKKAEUA3OXpDtUEzEGEXMFhv/X28KW1zyDv5M3PXnFkUcLnLNCgc5YN
okPOyVtH/YrWZijgRGS+fP8Ibjvl4TTjjdVwDUrOAZqKz/2AP0Q5u19OqI3SC8ReryJ04FsLSQD3
tOD9SXl9HPsoFz+3xntQ3TdanoNOt1nzLiuEiZuv3h4HhUSGQiFfabAiAjNn9n3N8sgZSxx46GZn
rU2hYl6/VdWziLiVSxX5X9DxRQ9GIpT6OKo3emNTTNfZCg1HZV3bSk3FQCDwJRr+HHx4N4ulUmhA
ZIl4va71AUl/kXkowMBbDKEzyuPXv8ICDDZV6TecYuRA3WmgzgB2hLTNkUGYqdrGBDIEZopEnktW
Bi3J8o9EUJgri6oXALSDQzUBxL0NK1lnsr63tHlwJUcLhM/nJjJIJ3uwXco9JmwVnUX+MxB7jgbS
SZQq3wF/N4IV62Ciq4XYBWSrUbLeWeHBpjsfQ7Jix6rT0QVQOqtPJDsUPQKumvnDiNIvI4Q4KeD1
cbhZj6hITKSSBGrhT1R3cDxoqVaBh/itG8q89eWV5YN9wfZyN1FJ+uAIGSv1ztxmHnrkfkC+x6PM
lyH2Bx0HBqBSVSdxw6tNENxxiPYlzHQz+jHuuYJozKe5/OnA0i86/gj3y3rkjihK6GWFd+/PR4CO
osPo2/PSQ8Z0LqgeRLV0dxOVmaqpNVyEFWzBlZq0OQAK+2MySpgdBPjakkwa84JFGzqMLmRYlQ2n
tWTiEdDiUqcL6hODbyi9zyLwO4b1No5v8X7CUHmRM3ok61gfmsNPyzBxNgdib5rIuMElGuGseUDp
J39ldnWXXLRro2YjKQ7KneFuPgZvZ/ulxVhbraunZHoFPuqIhrlHhru6TMcahxM6awD80mTglZ1i
BANXO6GpoovKzrjC0VQc3f5A3yGZVrosk6CFogTTGBqNBVgW776ow/QRgrWepS5JrdHHwQxLAE34
zAoC5pB1nSmufncwtY6yU63JBAlnAHNwltSYIqaxaJp9OXRleeEl7hMmK3hzos1RlD+/y2zGRBNU
hR35d90zRrOUP9PPKNGMm/gLH4HzBzCDgQAD+1oAgMM+mvxgg7+3jmJyT1OK4Z18UIrJKPeQzIT3
ZJVxzLpO1X/FKMNnCvzIdjumwIVBgkTF3iN5niU+diNQO0aG1lRWUOI7oV8F9nc/RtAEQLCEYVyj
Hr0mhp9sAnryCd68f62Y4igFDST20gqgS6J1TxkyLGqoPr55pAhby2Lrb9w4gYYJ665W/WkBTqmu
ji7p1/KIkPQB7acRBka7PLq6r+oSAOvP19Zo2QJ7liCI1/U17oRpdlDzcsHHr5dV9irpJvO6N70+
PRHGYNebO1ysckgxsCZO+aGRS1eGC13lNqrFbm8FMvYZCUWOk7mm2UHQh/q65lBfztAqz58Ce2ve
7X1adSsVsUpIfzRpK0yyP0d+uJG27VIbBnzfCSgxiQnusanU6rwB3GFZ+zgMmncEL2DaISFzItMd
beVcLTN8KWYSS5qjM7hGo/oPbkidyHzICfA2fW9JKmQULJXDgwnc/DovOyENMUiPC7B2iqkEFeAq
NJGMmk3GIgB8eQPYDcJtu3vJdiQIKY8DXM2Fa0nvSjJpbwPBWpJDS7T/cemnhViGmn6ZdSn7LDc8
U01FIRYY/B/geU/eydnihN+YPlpO1ZzQgO61WohdSz401g3dIhZNsMXP0RokBYDgHmJnFujwOuro
QkXCrLlY9XUSAohyErlIE1pjQ0/Fgb6m0UxfTvbmJ0qAFslRCqwdsOBcKViSSWcY3WSBk1GvPBm9
3EerV2sVErdIxM6PMX0sjbr+4K4PGsAxaNWYhhVsSCzbw0WP5gthw2OManrQqe9jzfnzqhCIlKoc
O+NbXkFHG1oBZNLk+At9XkJ/aN9fQ3+Vqale+xX+i1wK/UeQrkRo3j+lnI4Cpej4k6Qeozdsao1d
yyez5iuN1OjOMYApTnV3GM62QAjoTRw/mL/MJ96d/m3raIfaz1NWWaBJXftvF771coFIH3P5mlk4
8hR367icSlkHACDBy/GMxWCqZW0m8h7xCKoR2esJw7uQOyhWFBzKY9lyNUSO5KbZ1IboiWCqCyqW
xBID6fhU8HlSy0mQxZS4Q6WIwWMIvG+3WTDMaWOUag6aMznyVcs/hEp6L2o/6+PSuz3sVMqnVSL1
i+A7Pbxbc+IzLQ+IhuJbPSa4joCL0j29sbPcZRPSiHBy9kyU/AUaA3dyHoU5qoadcM7MG8fLN3Uf
vsD/TeLzadIiyJG4HChGPfrEr6ahdvUTrCcVTVbCDt6r4tQEzkrCAVrWrI4wAkgWzRnY58QWB1Gw
4ueYgmyC/kykerGWkNXw3BPpmfYoJQ+5le9L/6nDehl2i+dsXXxiSPHB9+uQvLoAF78XUTVvMDxU
aCck3rsiaQVgm7f4ZiLwVNVjm40Qz+Bs90ux9xAE1n+v1SyoBPeXao6IOCBuG/xYEHYEetwY3TV0
dUpmqGR2Tz/JZpTUGWbPlOS9hn3PlGYrFX3prwEhzi0oYB4Ae1uFJZRMC3g3J0tTW/6RyrLzn4cO
sWl+TTdWjCk3Jcrz/7SHctRVYXX46lD3GgT6AOR5fGduRkZScvQu/03aphPHy6z3XffmPUZf+Wa1
t+uWfhpE/ZaUIJHGO8hXsJXT/a1CXL4qMGn31EkPRxKmEYsRy+mKsA6H8iF/NYD6GXPUK7wYpLHE
/yDqcYgOWJy7jrdKyTsuvxnC+IDupPZs/eaQXfmKAMxY1CsFvg1ofLN1+mvps6jU/rdhgQHe82yg
pHOe2/boJwGNdYBXNOn+XMTmZM0QKzkv/DR8PLEjPNMIsCp8hOSv/DRp/86M8xmeLetIqREBxwsY
0wOTfQ1KlTrVDmP6r9moTrA64Hh6ZnH0vPDWzwf27bm9hyNJ5waMv34AKOhlBs4uY2TyvoWgXJGR
AMrQb/GWFs63CvMHeqTWHm47lYzFVoz88OzJr2qiImTzrZnm612McRaqHM92+porYh7dxee9Z7ib
6rl7xLVuS8r58PkGQflSqJatjMfLeU4BZ9SvYYkb6xKyc63/6ikrT3knuPmnwB3svnGTHjCnKNmH
fRGlBU8msb4Api74HCAq9WHA3Xs/SPqG4vW4ZNAGFJh/d2BI4izc0dEfzCyqGAb1kS/oiL9WMYm/
DxmwesHaFKs6wqzTkBUgAJnKk91+ODBMHd7Ra0wzHZ9GDdRk2Bjqk6iYRWWzMLRhuAm4UNYaC20S
HRwLrUdCvOO/gFyeYp1e4ag2+rwhBcuB1PFe1xk+XVbijmJQSRlLNdOmi/6gwM3eBG7Q7SQB1ftf
nzLUnyuqLSioS7KlXlFUN2xNEcfBzQqZdsaDK2dhHjpgjEHqFTZUmGkNrasJj6b7PryRgN/AmiRZ
WeswWftLBXAZhb2Br1UUvMQGjVFTWehEgKUEhVXGtB7fTH9t5LJnzUa/Ynz6vp700c5+29U9BIZQ
H+evxLvrmAy8peVug4pajWty3o6ZQiqCm5EoMBlu+85PD7gUvnIaF7/MwIKOicE9A80zW+m1SpYK
Cdv01sRz/8O10HB/jlfTnYIYPD6uwQfFzSO8pn6TurHwctTGn+zfojC4JgGSCOopzzH2744atdsL
XkTGUple/u2X1rII4tbmuwRl69rmmOGkwZ917t2Z2Mu7pia+pVp8jF3B5Rk+GjC+g5vcKmlMRVB9
rNUmNkTrD1my3xetHbHEXxgrF22YFXKv/EE0HTaFQn7ewH1cZ/BDn1LAljYF529q8hAb/vS8IKTV
As6w/aRN/Wkd4F5LOw9Ggfcdxlbq7KTY1GNURAF+ZxNpeBmzvyRDdiE0C8ZMp1O8FBvlmZaVFuoZ
oZgJUebQOjgzOvyaRjGCn7FBMNIAPZnLA4Wid6bK5OYSLB+onDrxicZ9WJ20IbgyfhUmOWTzzHUs
VJtCleFYiC1GOqFoVhGrnZ+JliaJTeJqYv8Y/H/advZthNIl6j9MGFALV5OOCnFvFeI21n8UYGgH
Lrx1hdGQDXqL9t6kIjrisXQir+q9LkP0/OwLc5x0Ee0ONZPoo5TgCSHqw3EB4acCylQaunidZgnE
UNJegomU0qqwPy2k2jo1SIwJntQlFMYMVuRMC5bJymX6e/QqEt2ghbspoDBcJ3TaTLkWKkVCMmUR
VrkqrgnImIHWAXxim54HskMoc5ys5nQLzY/QZiOSLUQvYASh8xTG+3JGCeSlXf9j/F9KFk3GXL6u
z7zuHn+O+6rJlVcV/wuKpb7uWx2awu+ryqJfik52BWi8OQhZDpSNcPuTP5Z4/CjMrNzHWw/7aXO2
MR+uPGp3YbHFjYghowZ4IWpbaWMY/DXN++6fCJvr6JtkvDzBMYqOJ3vxmGY1LDzd2dehgu1iopy4
5YUiz12PqleTuU1PU0IrLXGTmQnIbBRRff+TC1vEHZ+j8cIgdWZPFvLVoiSqMihjMm5+G+mlDnYc
nUqv94j6WWFFrVizlSJjHcwohhlT0XVz4x/tnkCvwcm9tiEWnskM+aKtT3V+2UEhZy8XNHYml/Jr
zO88bDkI+v5iUJMJyYOl/Fo63EjIKsc+94Ixytqk65s3g7i+5JXQ9hhGMXd64MeKuJv5oSWyD0In
CfTNVyvEgA6l+gANCnMjfU34pHfTbbff50ca/qbzzqXk6WP5dG0NFqSnRet6YI4KXzanU/5HDZtB
5ICXVKC2s9w0OqLJ1dye6To/hs3tsbsEjeXhG9Egs04IpqxqpJHmxhzvMh3fkfd5f+Yj0vaDYH2N
Hm0NeHasjSGiVPk3wrw+NuUNnf4NkTe8CsavP+0NqdSmWzu2pgNKNFXq0IMauPkeYUJG9UAdFl6i
RNhBiK/hkGpNn/d9j5FPUPLgPoZ3HQTGEy4sk4PgLdYLM2TOUTO49hi+D4mktm7fZ0biLGaCmFQ4
lT7aPm0oGTYkrgCk/eYx5lkzcBISAKDy8VTFwTkU+jxVW1aTQNvp8Z691+H3SbAGCing+dEeMS2m
2Nvs/dHXcq6J0N41HS21C/wAXgFCwemIOUfJiKQQdNNADtvZwgp/3ZuE3/bwCBRmmsI13zezojgs
60U9Q/G0KXF1RQtPEIn8kNeNJ1Nlz7EK0R+UJeqMaZ7Ae8XXTAcgMTh5yoMUFvQGDYqBNmNri45z
tRjZ/9brW2MvwrgCxsRJL5VAA5uKme5vcbagTC8Pwz7fXYeTGG+pwHtkdbUyFk0EZO1dMBpZadTW
jy6r67buQno+z1XfOwOGJZHHq3Y2tDPDlQCIcjXQsuQsUY/p8+19BXIXaVKarKm+SzY5ah+L/fVZ
V9bZX2pb+BfbJ5Z5UzSL2cpScxyge0DTf6/YjYV9/qOAiZHQ/6eDd/rPVHRaDR6OLlB995HLU+tk
jowmuhhqrKZoo4plzs1DOahw93Pif9L6JOxoVjGAMxVmnzdqCUCxA7faNnhadoHf66DJP0Lj5e5Y
p2CJAPwTkE5MTFGjwwMRTuz4ie/kdUDe7sjTwgkkooimBETJH78ib3aJWWehQsv4OMEkVrjxS/Dg
0aKpjcgeEZWhJtH39Og2A6AKMlRTCnSDX79q2T/Sm8zd3/9YZMPUoQss+qx057EfRv2xVYEuNSLQ
oQeHxEOybVqKUNHPLDTAZ35gVAOfRsA7wZEwAi6B0W9nKGwcd8BeIsT3cuEiral7W+EbJ9s68J3U
ZpX4zt+R7QBQwjJ0iQU5srdCLngnQiDhuOWi+RxPRIOVb6zK/4UAhtsglSWdstn9okq3VrrEMNuq
T/2aIRSmRxfZexZ/v6zD3c97wzefCUL39z7L+G/LO+5UdG1E0yZf68EFdQAzbXDOkMrqi8u7fCFO
acO4UgvPZc6t/2ajKb89Ig+vlpNi+OaKkdm4R1ic3NklZ0UfUdQ/trxHrXlXwDhqaUVYA4l/HkZ4
jrpEhd3X7PkPGm6PtZHSbOrqc9tHQQZOF3M/wNzvNnmmuf9AkjLuZOV6+RyPf0r+iEe62e5Hb/CM
XI5cQyj2eOp7ZXLT574YvCFoVDyNjYuqHc7LTcBa7ZBP+AkN/rnEAnakN8c1OoHB+vnW7ntpm9UK
YhCk3SGR7zHykOQfC22IsXCDG6ZtUJEx/m4WGIZ3LDVKD8yAvRN+jix/9RPFqE8ftLozXRuybsnt
2KWWcZsE+lbdnS1EVWXHms8ybulJ6ptfOLtPLtgVQsKNyYmF07vUV76/pXxIgxUuarlfYpDNEnDl
ZXZ5hpYY7tT99kGGmEvNog+MksQhHow+EUF2glCuH8O2aPzqV7e56cgMhWvT14Aubno4qUhUFx/V
WNppYuDceF2sTCS6yAUbLfZnMCo0XccX5kzDZi5YVVdhhPTgt+ab9iU4RDPcvoXvQfCx8YneMl66
QSbSHO2qv08kUNDdQjS/NDhbEUy15JXcwJUlVm7JbiF6AsVye6uNOUrR9V+ksBluVwkQAGUkDDAO
sGbgHt9veGw8avNYf0bGXEiOVNdPxnAw1XKZmFqSRRfnb87jr7ivWGOMdXl3NV9NXdIIDD54v2zQ
PiWzD0q3Ea9Uh0nzmlJiHSVutXYdlwfJFeqTLfRcfhuowF3tiU3x48EdIN6WHq3w3E7UXG/XXNht
PtPyHjFqaxWX0Pho6z6KVClS/7MwpDC9qsw2m8OqbT3pIcN2HyIxEo1iRq8XbsojH+t1nPUnWzdb
jsC1oNeKKZujVM10weCVaAJ53vrG3dj8cjg76aiLAgaB+Rd8dmkcy7VMldJzX5GNLyn6kEE9nYJw
noE5BsGPKE2bLVgF/UR56xRxsXR4S+NFFyL3Dm7gVHzgESnG15ujMTjzquqjXnZnzf+CsbN3FDfp
NmMQbzwuZkoIfi0MZvYzgEH2+rdKGlHDmZa06af4yY63oqBiiQTJ4gkt9Jl/JIpskfp0pGryB1bx
GesiAjMaRqZ9TKM/JDA1zb2zwuaYlMs2Pw21VphrB6njiXOfwK0gN8K315lRCtfbcZYFZLWne/TM
UsUGTo9J6qacQ6VyHbJj5VtkX6D/ZQUkMb0DS53BSBkOyp2nsVl6D0r8X9ZyuvkFnhIdlu+T985V
meR94SiMDMcZdRvqxoetQCTutR1Hr7bk+shI+LzKIoRBe0IMQGs/140YJGsahwu1n4wv1k2EfUMH
vPFxSdzyd72x3nF8gX67HvjQSRewO59hsM0Gn0EDExJD3gMdmTtO6O8jtWh3MKJ3JBnZgjb5GbrJ
BqshFQuXFOGH64Gw+8YfQ982tffh7dYineESUeTYsYM6S00AkyIFsKjIAno5I9JPXJt7N0KZ6fZy
ZlmntddhxZDEES4n4jUzgd1apCHmupKn31s2l3aAIcnRMsQfeADvdtuAoor3tgz33Ff4cey5K4cG
MC01l6sZowLoWK0Ss/4LD/vElH2djIgWF3tC2/ofbUb1AeUJ5WPYJlPH3bkrSwQ4jIVssFkJFUnH
8pMxCr6qhrzHcjVAyfB2HDXygYIPSzeQ+v1kzypqHLSMs7c2sfL/hPR+N6QQpNDedU/fSyeNHAPY
tMjG3anzEpYJW3lUJ54++OOmc0MzGk9nxSogcYi7j/15Tn+2wNjFvt3AUX040iK5tyAzyLyhbE10
6lPUAg1KQiTp8NWijK09l5X0EUKE0CRFI1srhTdglaJe9e8Pb0kyjqYlfpZXpGAslgKDA91tBSGk
ZakwsTit3yvqsSDE503rL6HFce9N5Fvgi5OBBalmu8OFbneJAAZcUuqFvT9u3gktaxjivCz3nGqE
T8aMhNcqhFv0O+fQTaLaKZcoh/7r7mw8RqoXk7swbx3yrpjBUGEdYWTgKALah/h0hY2HT9pdYhGa
we55dhkZ4GdlRPpKw/WhZKogaD2gI8Knc66MROrrK4HLs3RLGDWBeOYyk5+u53Zk0wfwyzE3CAdP
GSqWdxMD4ZT6El0oZRiAYyKjN6AgWJdntx9tR3dah4nPIBhUHy/QiR3VXJ18YqXcBjzKtHMBk3/q
976xESHdYipGFqDnmIQ+lL/yRUOSAn03FpVOZiN+3ze3mMVa9BxBgDQB6KOGkpKdI6s3gaz5aOdg
QEoUcaqKxhypKtu0sRpQYfx7xzdpC6bpDK2GET2/r0FtjF0+UYtSlVXfcyrCULSrVCI7D+tOQGcT
Mv4qzy6mu37DMS51Qf+OQcdnSBhIPzPHZ0ZLb3E7YBYAhBgW5cvn/j3uICe7r9BdYY4LJFRmQP2o
GRRCyxnrSmgNZf4cAAmRTNWVKW4Arz9Q/76AqYeTwAwGywTkkDVVQ1XmoJ+ydpeyUTfWse6OgzVc
CU/85VonUkW/IZv90U1UJC2zLQywsxVi8POK3aPVviWLDmvPkfEdquHUeCN9FUrEtJi378/Lck/P
tff9dllG6pmR6wpzeBeB0ikpGfXwFeCftzIp3cE5z7IwWfwrbVvLfXzf7HaWAkrSvSg5Ih01QaKQ
oqrO1KoozdPpYjynfusiC5Xn6bOHp8Swari3Wssa/MvO1WjmxZzQJSuZ3yDuVKVT1QW8x9KKOrmi
YrEcdty8euW5Ft7wwiU595YzBCirqqW9kunleA/xsSkT+119OjFFs7zRTBZqMIStXqlnvKKMhkEc
W7GP3qKyu4oODzVJ+/n6ein3uWIQBKR1aXEmV9ArupSDX8XDZ3rsWQacjs+NAgaPHraeMK6pyQ2I
6KkP0py95o+UQzMb4Wm7im3WD35FhvU8AT34F6yCV7953drv/lpDDqAHroDmBktgJhG9lVGz59+S
JJN2OW8PQTnY4J9JmdWWdYpXbX3BQYMHFPxjuGFqi5CNII80zdDareGR3tWnTTWcU5+iPxwaLnCv
HMl+wpR4YiVCTMx54S06rRpDiGJGYpJaBjAeiho3b4x6btsZTYXnhp/xtR0+fmAWKyTa2PP0PBOW
cfJ6EhmtM5Ae8VHQPj9Cfi48wZ5CB3Ks+v5wQBYDp/v5GpIJdEHARZIUeiEUvASyfMUaU+Zo6YPU
xWaYJY7IV7Ki4XB/hjPOH7WnMrPToarWTkH2HSKzjOOxn/PdyLGicbKLem+OBi+G1qqNc8pu+TEc
WJXmyp9OgxdbXgx9yAIDk7NTOO+NjSZJCyxKxvty0MZRhTsBYhOs/JpQZ+b8uwkk7czwCxi2u2Am
FlSD974FcQkJr+1aunwu9PO0i6S/vqH4CYKLSCx/v47qpF3YU1DnWm80PxF4iOU8W0gkUz68pQz9
jHoZ26TTCSKmlwIYmWLViC9FTsTpcI2VMLK5g/3e2XTmb51yOYkSQdjrX8asBVijDXI+gK75gmbK
tx1BGZ+ywdqjawbDj0g/04YgJze5HiuGlux10rQrl1ePEaxMcT7OMfSzwn4AEDFVfMydJ0nNbrMg
Q6me40BTIkHTkgDRY1ZhWQw9QzXvy7ULdif9dcJAsoOvAtWIfpldS+oSyXNF1T5rVQLiJeF06C+R
BWJUmrg8OyyM25zFG3GbwBGtzh/WkT7ZjdzLuBIQkk5pbn1xPePDEXWxDW7tpxwlzD64MUwQ9MgP
AL8tx8eJRFTAaS/AouiL9xar7nmyhkB8xpZdS6H+Pp/PGctMEMl0Vzbxz4O6WCgXtVHMvBNSH/Ay
oSDHQyyyT9FdTV7IwCdx8vEEVvm8zS+Y/z8aiNQP7X5Bgjyu2MzjOVp7D1m40OKhGbWyAnlNnyOD
tSMuqhdKFPioS4l+iJifYP+uvhOZ3/WtyYsO36vWA6P/YuR2raOq9bqSf7M3M5+KH2fUEygv3ylw
Qkc1oD8qSyKV1JNkSdVf9pmypn5NNyKYDnQw1AuMs773/mgCuSZxWkl1ZQMtwcObgLesPXwx3nqY
/uN1aQbtDg3xumpR/HnyrtFJIvYiH1tLKAgAPjtQGzDc/VDySwn0ei87dwbF2HzJoniMD5AQFQwY
KYMRGwh/VzMCC99qjkvksCFTymoeDEKFwGP0Vam6UQRA8EGFGAQgsd5TMV9DVBrW5de4lr2eWchZ
BtSJrj1Hib0wMyuHRO9CHq08gi9ZyvQKeafaRfg5qq18+NOoKKXvbxRm5DofseHxMrYs3TuChRkY
jFX9jp4HYf/3xyfox+6psFIHyOPgOBrYWEO5MTLQuhP6lpxJIQPDzBQio8jvQj2gww0qVvfwbcBE
Jzzo9DmcaiVvbBJcbi0C8xyvDaAY3QvdaKTzQCx6EglNnTaSlH6x2ZhZctbdVoLAu32yPGCR83jF
C9ku+/THjCsISXQQFww98iXxor5HfEN+S2NLNojXB2Q68AOlH3hDyJmJApPYIq5pXy4McJznvRWc
GfRO8OeNmQ4IfEB+lWt71T5uJy68FuHUtOYcUs6xHhnue0EEryy22hjr1bEBMW5ChA36xaJe94YP
mdlW2rXerMqahBo+VgWBO3zcT7kqxJvvrjsEbCVi2i4EyPif0rKXYTNM6w2BMN6+Lgrv7wlXtKQK
xrkKgURjYaM3L13ZHGtyiRNPODQRIXI+q8PQmlE/HgtcfVy/2jACk5X2xpEjOt3RtVyqZ2CPt4MR
E60+YaqtNEixNceOx28Ossn9Zk1Vd/hjoNkBrK3LYPxzz/tXOHBaZ57Kw2NagIDB4u4zFszd6X9a
Fp3+HmbnAz9RJ2AEcL8fvTUblcztHw5XlBYD0hgWJCgRAfIiOtf83YOUcZG3yA4vUhTO+b4j6+ls
ik04k68duNeIEjpziDwTs+9imc7gGnE2iVww+lQ9sb8x88TT3jrUv45ZhbWL2SK7yO8Z0uyVqgvG
msohawdGgMZcS05oOf+jXSvxA5mwZX4GEzJxgjscK+XTfL15gbt86dMMiZIg7yKiB3eWZ9/k6Mcy
avQtclZDxAQYxYgj9hj0JDCQ/yDsTaeyt8teebmDWhwCT4b5+RFcMFXPLsq2cq+vFQsckkWIQn8I
EIh/rS8fsNikoJolQe5d0FeOxrTlq7+Z3/kzXtAQ1v/SnTMyyYNhpB0w2LRsWkTVHg3oa7lpGDYY
+72eS3taLHWQYU7J00qtSvT9tmphiz3mIe1yCH8EuDPQ4OwT6yy8PSWU49SUgF4iCFLHz/ss/UPV
AoGxmgSHnZZQ79qaBm/S3HAgbS60o/+1c2NJuYKaLdrfSWnJnjqUDzqqHRuv0PdLAXn2JT1BIwLh
BhWo4cs5LwNtdNxyyF4nYAh++uBlACNeNETpEx1SG282MXaWFN3sFr+1ldwIq7tux4F9qlxGgcrO
QJlUklqx6iwGW9PxMqLqGO8uaa0jS8cuOSVKqDoL5+TVygMik3cUK/Jq1oQ2FL3exZN0P7T4Z4ct
Fb70SGYGVE85k9iGVb9mGpB88CdBdjq7NUEW2Jbce9Mw02YfhqpXXwHmCWBnvWAtp11h/AvAlC4n
6Dp/vEKUgqFUg0o/86NXDBPpHJJ12l33/tXXEzob7Syi+WyyUoY5YlAMNjO6ICKSx5abU6rru8fp
iaWWTZGYpgYuNCF7LsBLdXjx8HtSmgLEUTcsFmjEu2fvZLKXkJDvZm4m8m+86c6k44CWD2NDRoZA
2XiLwTuji3k5rD0N5/VPqza9/ADpyjNk3HGEhNHzZ9MeYFP/v7qOUXZD/XS4PMk4bDQvC7wxvV3Z
wo3OtenAigzeHq9gUOeLBTcKTvEjE7YbLlIOWoMrm7dUIbyIKDn8dnV1AsaRK5tW9lPoW9xlgxZg
F0Z7DQjEP9MpCpzD0xjs5KXvqsYrB8WYqQhQ0VOiXWnjZR3JGx68nDs+nI0NXCgsA/aL6GYzI4Ko
kP3CsTXaX4dLMjdHGoz6u6xnAc4WDziA7OWJwe8EsBnAV0d2eDj4eNBjtQEfA9a+/yhLpJ4QMhuw
3fM9urARDnCBPM8ZCvnnB8LXNr1Q/hfxHzt1ixDJ882vFG5e/LGuTiIHHeQeIancikhEUdh31H8r
Mf6XTVFBSCKlgFCe8TD82Q1Mtv5GWtptcgyFOCy5uL8wgM7x/5rlN5iaaTxIyy0pCCv+J7V5I6iy
iOtMEjQ5w6C9CFLN4XYmsRRxFyvWf8W9KHd0SkGAbaCXA9dVZ/2NlfuNzXpXeABMYTivMPWjDqyo
0MXIaHKxWhUJ6zgdYHZDQmx45t0ZhS6eZ3WzehP2k7t3VAW6CEyMkDIU52vCUPIDvqXfAmbP/rc4
f1zwHnyFNuSNFIlzMrtBCDgSVJRw7W2HTkTk9xLCo5lneOTq7/xe+hF20bNTJLcGTx2564fI/8vn
i/xu+v1yTFMT+/GjbIvMisDwZJBh3UHWrsZNTAMBxENS7GKJCoWhb3+ms6cnwu1PM1uWEG7loyKl
g5EjUeMyGoN2iZ/TivGLvWfgCSNOVcX0McXR+iKDQC8t0rRE0YgZaZavTwYVSgW5TcHiYDjSeqXq
bKmmzKnvfgrVT+gVb+KjUtoYu1/ZELZ5s7qCf9UewD4e4NrAkoNGKueNF10oTqyFmGXwrD1ijWX1
pT8sh6jGnIT8uynT7ELQdM02MRwgRhRuF25AYIisRNttAi6Fg0Aapk43hVAvKkBvybGf/KmazwhG
Ufi5qnGlndxbD+oR304JT6SYc3TYXi4Dob6KjEolcevUg6e9XcEPlosZtjx2P2zsIqd+qPPD5ol/
YEmTq6ySr43QLantFKCiwQCH4xHydnHxblCwCBe+wBkpgkqQ1dFhoQexrzbpnUxB3EGFCb0drRrg
nOxbDTmbwTafyU+28WPfLaSoq6qigmxpwIttl8k6vteEQ1QQ3hz2+oG+Qp/Y8f5kTRJrx3pXTRuq
cEiun7tTgoAe9E8oBEuf+KZLwK3Wf1gdiAT4vrrh3ftwTdwoJ0DmuToKIu2U597teex7wUGUYum6
2Tl8TZVVUK/itGcU0+Oxl6LvwiaN5aHiXCqJdIWZiBs47nx5LtRo9mwpws4nNdoWIPV/v6n1QOso
jG/+fvZTPQ4X7YQSb+Su2ArP5MnEGGT2iFFnH77otxVMD1TgQpDDMEiBqYJGwz/VWojHJneNA5CU
oCtYCJWK51AeKhRbl35rIiqQzX9Fej7wzXY59CIvPR68Ql6zE3C5RMmYh3exqCUuMr1FJF+gGqQg
NZXBDlqflUCcXkakadFZV8DVS3xLH5JPcYnuexf05VvCwg3TMSVTjmAlmOFkN2N5bh8l6VbfJwMk
WtrsIs2bN3EUTs6VoZuSGD6N2NsscDqB9B56BlZ7MklwhbxJJRAH9+81Fk4Wyeaz1xD5lMRlDwBb
bSE5oWrx3eGadndhjQAPBfPOfSWzCkXEXOVstbBGEFoX8lYSN3WqS8apN0W2sQ6PdPyeTqrCizRW
FjcgE83btLytqHoO7L2weCIVFVz8hzf6ZmQ5HzOuQz7Lxfa1Lc6imYCMbSF4OortSjAx9wbVdIh+
XR9Eg3Q7pWB2x/NkDmDUoI4/NOG5nvA4X8AzOJrTiAsKAQ15rJ/gHfB8X4IntEVdXsVcAwSkLbD7
b3IECJbhNWySwYJdFAEG5sKu1JxP1UHki8n3RE0BwThi8DJCrAWhxBuDR50ooo2lLtFL3FVkfyBB
ldMGrRbAVKGyhDkTZwvITnXG9lkTSs56jqE5bSLuYRUkA/EJlX+4oa5L3m0+A6cnFQ9bL4PIQ+tG
BR2+8u9FGHynO4AqODsLyQSIq6iLjTxXiIe2p5Pe/gFD+h550T/d9HiziHe1JwYRlMN4wpL/7fp+
06HGzV6OZWJ+T5+JCcXYuHrD/z1OP4aT6fwWgQyS6AuojJrlR7q62ta6UtxnClubs9lvvJ6WRGTP
HgA1sa6yUsqTwVTLETpDlZvtEDbPW9P7hIfIT7/IVfVLU8HPD26DIxUB0RhFYqfi8jcnkdVV4kuh
Unia3qrO2Kg6c+L/+FTyKejKUNSbSQChm4TNz7n+p4l7Vyncf591LK8NemrxrMiBjsHhWXDYnYkG
fbIPscGL+Kg8UIx36gCydTvClCth7/vUmSG1YWmhWoi/OzJxjNxYWzzjLOhpcpaMCqgBe4kBRBg0
dEK3lNUh0ilV4T7KxhZTMSzm49sh/F8ehewrDkjbtNO2Gp/etMTPmK7mLRu0NYPv70WKaM+QSaYq
H6t3WPXKk5OCmYG7R/lENEczp+wVw83a8LK7Al0o0unesi+NoQt8+f/Sm0UJT9r6qHRXwI4h7XBO
9p3CI66xyC0zksSIBxTgQVTuellfZk48rpHhtJpQbvjkB7AsVtXuzQp49zDRMBDd99n9qfigPfe1
D7K4p9VJ6UtshZSr94OtTfGDnTMN0C3vjlmalKcNXclbeaJy3rxPOMcfvm0UUZh/1o3p/eLgR1wH
/JwKwdftdoRShzIN4NfFcZ85r78+2VwjcrIQ/mW1t9n1oebu68wS7H7yJbO2vh1T2WxiqeRs0oAv
3HHcMPrasI2xzJVxcmXkg1T0wT3yGDov4P2TWIbao2GsRPaBpga5//moEoh6MeLxOjEM9Q51eBxG
2pmeGYsxL9hyw6y6eZq8ZaXP0TbEQ64cmdiLl5nFy/itSN6WSeyhzUWfKZsJGwlKQBeN5dVorZhF
wRgho1l65BFDTv18UKrEmwli66PjVLPdJSaNhxqOAK0rbLJxiBGGcAF1mg3f6en9gteT23vzu9Jb
GiSgOQnR/fiTZAumGzRtSIssvJzRein81/tTnQeiyqgQ6IhG6u6DiD76Jc2wMrBkwNC3U/5iA2z0
pcMt81hZ4lQlVChA97PQ6aK536hWg0Rtk6snWZQXs0ELsT4csgwbWh3kIJWT9PV7oE8ue36cE2VH
IJAjxQHLd4EHSZ5eKtAK3+GhkL8zqy+GMgM7adKwi440tfhdy8dLhDLMO8C/ev/OFISkJyk4WBWU
+avVmzpTmBvFL140D3CcopnxpgFbycre2UTAGsMKLSV+etWqCBbkx7l0DWzF+SOm9zAaOr7z33FO
ep7zInRC+ve6csAtkBgK1GmHlmNv41XrfhYIjpQ+g5YyZn3WijgB05XU7nKnfdMYLNFKVT8bTOfg
Mn+uXjcz3U6AhzC9Bs2ufKuu7yWKj2JzskOLsD4FdCQnuDGshArBcfhBPi9QcBci2NDwgkDDrlEa
WLahh+rJwtBp0Kypus/I3o+vBEn++qAknvNpjqgO9jF+qsyAX9QSIEF5dTHWKQ3ACqGlwEwJ3dPQ
uL0zzqQxxtpv4gfra5n60PEA+fxHUiB14OPCEovDfKr8Wq4vij18CVqfLpZGTMwMtqhfCbpCeSsO
iGZwK059Xbr2Ih512PKxlpjCsuynm7SbNB6llh0bOmZdtXMVhApaiVI7x7O+ImvfoxIeETg7SBiD
LZp5PDPfNKKa+jzv3nZWKXG9PobAJxBp2XKXsHWw0IBttNLKTbCeaOlsOXwEn9wA9SnubaPB80+l
Rbo8TTmjC8YByfaC4OUsN/igv8fp/VOh2n6OyKYbppOraxp53SEQm4qpSdlTto37MVW9pjsEpRVh
S+4Rc5o1xIR9wci1h5OMpo7P5y8ORslNkZWcT8CMpBzOLtqfHr6iAHxjwlPY/TTkdQTMy3oo7X+/
dNxbja6Dl4nEt5BCQyJBusfOjXxR2VrrCzeVEK+LXW41zfO0TGYxXrE0zDcaa06gR8SWah6FuAdl
SPC3IEQbWI2KcRvGRHTvO8MXg9I5VGPN8l3atH8pnMujlayiwU/COL+q2U6cJ1o9YLRJzDX6ZHtz
rP9AFgFazTBtobyhZTrxV08XzYclYEHvHxvqIoU3/9Mh7VT6Vrcs9wC8TG7i0OUHdpiDQxJGrmlG
6cHuY5OqOlQIUTwfXtoZBNrzoPzGjr0N/ihqCK+ZuO61H3gbkvkwdROFRwMjWfmhan8+f/IjpJ5H
XBWdWuXUdrTbaB7TNH6SV9WMppKuYJYax29SvtX7pgNt41mDnCIqaYKgDzqGNpQbc4cBJJXEJf9Y
r+FDGwEKfm7Byuhxwj6mbVMI1lVpaaPRmGU+Z2IYwfZeZsfjmqsBljuSWP/Whc5zfkWrE+jQ7h8G
C/xmukBIcjg/rHPEkxNWg0EfaA1su3+ZTKnmLwj7PjRiRXgJpI5lY6r1NpIBIGpyjrCP8mJVCRwI
dsfwLlcTZGwO+nkkzcD4eeyPefIt7elkPeEIYIplAK0FIHefEw5G+ImAKJrM9SuDMPXiqxTLyh6W
staCeZMb3W+b1r97NnaEmc7702T1b8vAExrT/0D0XptKQd3ZYC4PoiOIkX2WASQ/76UzXL4VhdEP
oYwN6zZ3ccetH3qaYh7wQ54058ciiKsLoNOPEJf0DB2fMeNnFcpCX61HVToXrWuXxMipXTYvXst5
9wx6XWBL6BVaAU5y6ERPbUwetmF7pQ7KT5kO7d1wjQvCvTLAnML1QP5BqdbSH3NqCQitSsPFBemq
eaQ0nY3N64k5Eed2PqL/q/dO7KnzT0dKjbkHwlarrdtBfKQFpLvgsxRir0/5r97hRZQecvw70UdZ
0rO91d7UDOiijj6hr2gWBJjF93N/twcOZgOoI2e0XzbAzq/0dWEw3Zua0nHBpSQFu1chR66J0Wkp
SD7M+IlrErMPmMJUKp1QlpVumQTeauEt26phItVuqjtsNhiWISbw7Zs/5zGigBXZ/e0QWDOtZCG6
sXQfYllfqW88FUNnpfTrrO0cqJagDwoIdHZp2p6gpfAWB6lyHNbq+byoIR2UzCdjg9+860lB5Tvs
CIWot+9BMYU11W0xkh06R/tYZIwV90n9s/6i0i0uVCngzFvzd45A+wlNIuUqD1/FmervMoDALpyQ
vN1sQ6eZUJMFo3VCgFrojvhmOCQ8HI2QHAYJB5KYUcIJqyxCtrMMl6raZgMezikwOvTPW6VhjtNJ
wH7hrvChDsWgzKIKABf4OuBRvcUmdccgaHfMQhj6lpALu2yjZdNkD3kdq7Xy7e0PlcTLyGXfpTWN
4XFBae3m8QiNcJB1iZfyNQRm9j33eRWhAMcuf+b42BT5uGJdg6QuAuVs0LhRQdHEQKYZKx9cmO7O
1e85a7ushSFaOJqp9myT+sU+3C4y7JFR2+YSMVIp1lYqjWBgh/XlPYNoH3CeGVPqQ/AMKBtOudGc
PfVG287RkdDmJOT8P/NUw8epFClWVh7dwLnrJKLdP1pQJMJwx/PA3+FL5vKVTU1oqtrB0fTugTLO
oIpUG/bHX8NZIRzHhAtCW8ZQXAbcp/60KLKDQkz9Q3t5g6+OUS1hEP/gSj/Cy63tiCWqkbiB/F5x
/Pg74fP7T31MNqhAjEW8/AQtYnzZ6r43ak8+WPaur974fZKK/9aFJiBsEbjbTgSjBkSs1U/ZCEKE
J2236v3bSgvCGJtTQK3aG3QRSnmdpkUepdaJdCUusgKIR/rBcuTIDO3oAKiIXLXByuG+ijL8YljX
kEZ8FaaFbiA86W+0u1Q8py/4mD+sWgXODPM38o5TxwJx4RJ90Sx/rs/Iuk/Mj1PXid6HXYioYY89
CR3+FlAW8o0xRw8lychGQe56wvhHNX+stoPy1AiA8Esy/Q7rMWD7+WMYuqqRd/vR+RVBInomOiCd
GqjYzZgHSZXsvfz/HNZ/iwIVUXCG9CQHldD4Yqa3znH5m5SjD9vWVpk2PLNuGsg23SCfuGKA2n8B
9jdJRZfwg1N08J1UTQXlz8/b0Brb1wdWNZQgZJr5D0jqaU4QLtBlZ/mjSGzf2FjH8+rPGB3gWBIz
9E8CsP/ino1nIR4CDuZllHkdO1a47eEu0Vl09yVFvZ2jBlVwSMySc4yKrigIcQdf2fnAhEw67xne
P8xHuKwGqTg7YkuP7vApkl/D+scFQDTeLl0oTFNrvyiGSPW8ly+Jp9FWrdzYwV6SCU19vwpWdl4G
t1myOKNC13jAwerYoeQ8lw9/YxsCOBaSbJ1Q07mQuaAUlC1OBeiA2eP1ZZuLX9aDjp9zyAim673D
nQf7BS9jRwspjoBp8qH6uA9w+RU4HZ7losZbofxgxWC5tE9rLPocp4EU1//L2BWixBO7NNr58hpw
6on6/qB7TB6fixCMUNW7fyU/oStghX8wH0kXhMiYuFo0AqENaO03l37VCD2SZSreVqVgiXLxqsfN
lNRJ0i1+0I1Oq3MK/MMfpZ9fJ73web7K8QUBhV3ElE5Wi3EUkbxcfcd5VOPdOzUzJE3uw1Q25LYd
s3NxZf2awS7QldJZunvRbuKHICqwhpD3OeW1Tedzq8y2kJZahOvymAeybPrDKrArJN65YOlWGH5b
Ew+014rhZie/YfEArIuPK4iDKSWAFkNqfUBvpE7+J6MlyeWZ9U5hxMzpoQMU4dqe34z6DUSPlHou
mBDLery+rh+JUUZOpDIzvlx2cGMKdWCLnUb2KiIenS4nVwOuhUQe1A8NS//7dDOUDrCSzYu6eSyE
9isYtKcbcgosSAl3ArCcXF8TiFpQB0qZ3Jsm9hskl1Tjs2KQWpFD0PQo64JDqDE/kvLaupa0gZy+
6MS+RCDZZ6EG7H1GDUJXTts2XD6Lxr718lROIsfTEc2e3RDAJyw2Jq+3A0V1Has1R4R/7iMswbcW
zsPhsqA7ubp7hG3awqZuzKYaTUWN69X9A3KwBLUZ//zRl5ebecVrxzHboB9gwadE22VPZPNhX+Ov
dLdY4mWZ2p7LvKWnABmnXquCUfFroEdcV1RnOpw6I8eAXTbs+y3BEuWVuiA7j59CgRboDlKp8wdQ
DNW049uwgtVtvVMCKBLRJluLQ179vDeTW93OA1zYpyIrIoYgFYlcw/i1S3hbtsL/uQfGA7Ht8oTZ
WECLCzkwYOoSkOgtuJNCJvBeDUrLFg2Fq3qAAk1TzuNpYkjqbvUwrg4nDTW3jLhu1iX2BFkF4kTC
Wpqy4SQdSsMz/EqF5gI6G6tHhtGkq64aMXxU5lpAzo0/A/E7YxLmFfvt3ct55+i6xhqUjT+tSxuW
T7LyZvO/7CnS0qznJcYd0c0YfsncaFC3Fgjh551jy/6XtJ7bjVU5NBxl9go04zGes6v+Qh/WTCdt
lP4aQn0CN/JSuXQz6jFf60GeY6PKQBkc6wpOW+FKrKwb47cMkqmuylPVFAyYWXNrv2T8/S7Q7hT3
TrN/oL01tuvDXqSlrfuLVbd5NAstwzBavQ68okhxRnL9R5sLXFHko/X/OGgibIVdisiAPnxcTNa7
jyvopfahwoRdOhEVFs6+1pomIfPglDdfcPHZCAULNAldd5ibOzwCPMB361KSk8oVk2lylT0n2/lq
3EiAv5fNRRhNiMQDcXm93a6fSIflRO2A3QBb9AavB5oOuTxyxTTQvSWbR26zA29ExogTVJkMgoPZ
R3G05CUGvmC7Euen408M4QFxLVKO2M/O1BAiw8MDiQ9gV0RpR0lOrxlaSWeWpcJgGE/eWYJ1/VV8
0gzi9Mdz7c06Uoct+7GGNnsxrcemsWBZfTBLTKNqrtjP3bNNbq9xmdzOUw7c3PNlHYKyTcTI4q+P
y3Nad1jLzA1L/ZBnqVu5/+fWqG08tRgV3bGLNvgLofeyn14N+w8r9IfuVSZfBTsP+lzJuv9QgTwN
RVI05h6rdZqSVXKL9M8YS3Ivin9Oubgh2EGR+4X1E1jDFNjKQiDlrSVMdJLmcyqrrbI/Q/+ScMWA
HSC/xr6rUdHq4hwghVVsy1w9yTHdtzKXnm83SzeMSbD9dgcC7RTNjdCdX6kA2iTAwugRb8cvkyWz
kaNJ6HJG2gN5owai1RsroWZZUqkbO3MJlJ98khHzoslcRN4X+J6wY2YvRcP+/qY4K0cgqkmyX33H
08vJEMZjM1gN0rSiS6tr0sj1/vzmQVS0HO+j9X8M/7K3RCJww9CRN4po3HMylms1iAWEMteqQADb
5QvxfbewGakPsqG8d26k8TFIsPLPV8adQuS3F9h1NVKFljcmhTejMohqTnBytM6ubrP6mYw9jB0m
XOmGOzvRq3La5T4p19uvoNEQtN+QtsjTY2TciSWkxPTXWDE3R4R6Wd986LUZlrwjoB5LmOGtIef9
5kaviv38A6NFk4t7vMYzUj5kdvD0KIiJariOh8VFRhoHDoa6Al8dwLsOVDi7SDgQpDDuzMVIhS7A
rMsndfS1HizeRoExhTKI9QKxy6Ar4xo/8uECMM1iZUMr3zGD0m2GfxkwLNDgHCbiYpiPt5eeFWMZ
oC/ekUck7Ze/xeIcdn1GDC1cc1hAPX2BXPI4HpGTzqTscePPiI5LlP4JpVz6L7K4HJ5TdFHxuV4E
bh6dT9ajt3sA0bOzhUjr9+fG9MPLWS4UPn3CiHPZlsYnZEAkSBED6waepTVDjMFQBg2TmsOf8ucQ
8RoUCZoqvr14WWy5lN+BkpwNFIBBZR4x4CpfqIRumS3cqCFErWdxYGsyXiGoSnGag7oYohDh2PIH
c6r6hbfns3fP1DS66OELXTZ83pjAlYA6F7OuYCYVKbtA1hAu/ngPGCxAGI+ZskezxR5EWbF9+okp
OWlG6azNywKDABKilTvt3oeb94FfLF0tVT4y/cd79Iu74YQ23XVrvW9DI+zWeiXHxfyRNN4ZiGsG
hid5q4Db5y6wf4iXVjGJWUq5ZpwJ2xasxJFdF0jnSAgDo3Gns8snDr/WTkGKTOnq/fBq5nt98mHA
WTAVLe81LKxdLaDF41zxQahSG1BQ8XRD/HRiAXFI4kRNIrfROZu6pKgbGYzC2k49AhXNxZZYiVCL
Vau15FJlHsV1LW88zi3rmFVkoAaMLWJHRXJEpLwMNxxihgjK1cU/AG0NOs9VOEyzitHZOz2VhDKA
utJHpCXhSTLuBhm44orzbc1PzwLjyVddSpV+mnmhBxHq1XAMKsbe7CcwMihDZrI4TxLLnyLR3hyc
oHltVGUDNfX4sd5sBQAzXz2Vf2J31wHxTCmn5LcKcDOTfYXaXebYjC5yX09z5vmInjGU7Jifvfhu
rBSssYpoZ9qH6QlCAvY9bgEp5nWAwH/EDrygrFKYUgX6x/BP7zbSo6ExVDTJ+ZugZwRQ7yJpi+v4
txYAjTkC04DghR8rYQyT0RPsv92uf0AuAgdldQOts8jp2N2VCKCzxEmMkaQ3yWEr3aXBncVbjFGs
dfeA+EMpWCBVm0g9eVBy+/jre6dzVt6OjUa0xssLGYSlRrbwCKT1PEYn4UE21RYlORY9Ml7tZuEf
X2SZzgLKay1yYs6LG40h+5s/TuRgNIoqtMNL555bjvSSjqMXMnZPzlae3NCqE+nCkGPVjeUaPRFJ
cljf7BvPBl0ELuX1OKt1xnwPRcVYymYvx+cVIonAvpEB6s+cXVuuoiqHcHOnB0klx6ZJ59mC7m5c
Q6KM/S3gBT/Mop2kNv7P2p3UkahDFSzbbjfTPk6jd7KLat9flfW1DClc6q7izaUkl1Xg0dPlBWcC
pDQeNaM1vOQMPxijn58Tf1+vDwKdUlloDkNxMPWyAogDKYbUI4umDdIpWAAznTy2kvS7ewoL8UHw
F5SGsO+Os0uE7g3weR2zlgffL+tYVfYVvuenNmxG94a+jxSlUUnY//jgVhcACeraMalpvPaCZNbV
Eb4XkrVChyyF5/7BBeWUuO73q7hwWEbPpqXlwVNSlQyq+EVVdGsvZziYnvY+p8f7ey8Y8xJI1P5E
0z4Ju7Ksmvm+RbB7J8CjSccEiYVhDzVI0NiuHB5OGtDW64lxNCWjrGw58maqJhu0jHUFpkT3Y9QC
hmHXiX84xgeeQhpk3zboaS4Pcb9w8lYbIey8roZw7Lk/PeZmp/BTEzm/9OPC58na3ooPpyKZ8Jr9
w/IviBM0XM0gpypNA4zitH8ZBAE+3NPS9+Zh3Fd1k5V10GLAO2bF07SjrT/wYvgkjOyODC7y1+Oh
DZJnUhHbfLxVSVUKnB4EJ5rMPfSl9QMsKs/0fNu8HZ5gxNYUaCr+mrRKiOZgq2DA670kJNb61iEx
7AjAbELTF0MCsM89c4AAvvboG/jEyIOghnogfoGDYSlF6/hJzHONOYFDyh/DczCZuw4pYDvXVITC
tMiLIk9KsL19JTGec03LctSrqEAKKB39BRNSgSKGyVlKegKqVYCwPJYdFmVbvWX89bIDgwm78Y1I
YfsStZDZCyWSX3XVW1d2pIaWBz/Rpnhwtr9Cv3BZB4efSTnZFcoyXk8HE03N4lWv6xIAjkY29A9L
f3Jbb749bixD1ksLwVSG0PidV6PlR7rNUEVHcNXXb7ODxXmwamR6Eg+nCplTl/xntS5O3mogmSl/
5RcSs5LD17lqEPhdd16E80wMMjEIMIA/t8J/HahCAXTmM5/fFhcee522q73Kt/pLmoXUYvlB3kDy
E1B9PsDua8jO54JQbTvXrDQQSaHmqxSzBoXvJCdKDNPQx7GI6obcsPFHqynWDiOzA49rgsVtM8vM
04A0Tyv8vSK8uZExJprSO6WJ0mCyDXWfNF7quLsfhfchsQVdGkhMBDCV/fkwGwCzLMzmsxvAVNxA
Q6sMccOPx/A+g7GrfZT1NHDLgQyOfoA6YR/xXPoEkekCwl6Rc2GQyrHLxhcTPv4RR9XRmuqtylNC
KKogXfqnpUse9/nb2+QYG3LsvRZlmW7WpCWSfu/dk3UxpYW5BT9S9Um55EG2LfcButUPHluZ4ycn
7ENdT5SYIFBcSqwo6tLSY52uIgVxMBceSoNZHcdT+KILr/q4PEJdOvkKUaFkDrV04IGnJvifVgM5
D+6MlnaYqxsuab3fcP2AgXJ5OqaHKrbY1yERanAi6twSjIUs76SDgGDwDyd5DA5nIpqq3xgVLn+t
tTymNliu+NrFFOE9jPYksmJEMoPnT53018ojQHy9OZnqJq06gaCT2rfxTGsaqb3WYpdbDbLTlM+3
/fwmt2ePtfsbpgUsdtlpEp7tB84MYPEIpsalDYmXN/lntam1IsfCMiRTCSuVgOlFvcmnFpJQ76If
3S3GhGSLBSUEN6G4cE8sPbniwUrXyZs6ULzQb4x3TZxhaaccOF4TfB8TeIdJ9QpGdyql47JBMvsl
AeZc+3v98ZLGIcGfdCjzAaPEY17vQIPUqGNLlagNMx2jk7v2tjvVqFzHDR0MnofhvwsePf+Alf4y
29SzMOyMNLP2ea80D+b4PiK3xwP/r4H22AUAWfLADuwxz9klZok3Yec7W5KC9/QYtITiZn4VCLKy
PK3JhMj+TBRcMEiUUXfrgpjjRj6Agv7D9oovIg+5Lt+A+ZczRA0/YmqcYltpwRl7rMZE9R14ELiT
alKQY+mpkiMlNI3aMu5EiRouVoz4YBgpk8Vub5TsKpuclRTtgD/7V8meGqjAG1YYor494fn5uXH/
Trh3g9/DcqejG+QXF8iwg8XiRDhZuE7W8GQ8GG1le/8KGnnglAnX5aP8cfEpr9PYXu9hUW+32pRD
x86VzodgO/5DyeY6bNj+CGhi7YIECeCctlgBWJQtc0G2Jb+yJDvl4+spMSTz/WWdkzQxx5NvWbzu
BlRe526LLreiFC0JW9nthHGi7raGuQ7m48qbNdAaB5SQrYuvlmYxFcRsxUPoWq3NEgMQ7QNexSzg
YLIzRlh+l8g2i4PsmNUwzW5r74gRkJ/QCr8319fXB05Yu5j32Jgx2FhjG3DnuH686yTgzwgIF+G6
p7hw+udauPmF/EEDJFFVkY7LbZ4ypwU2FpmKHU0OFf+e3tNCdIciuTbVQSDOmWUWulEBGE1VqCIe
J2QVgRvZm+IcTlO771wZjGutrX+kA29nm1OOjwfilsoOI4HzdjX1ym36YlSrX8JhrVMucIdKbdsh
AUuLVBWUeZSuODH7cQfgSGzRVS0CTnN870aI651OdqnBGxk58MQFypmNOkHJ5VvtU/S23xnmlzGM
Z4Bjysz4FEu3+2W32uzIZThUY1/J7+aWa247AE3kl5shYUf748tSeh9QfrMlgxMKOHeHiylHV/bG
JSme/5aoH1JzrVCsHzU8gGQW4sY6wMCCsXUu9pck05eK30OwNZODwACEt4ezzVQ6QeCZgc5C/zEj
bWlI0sgkHJTFbYoznDnyhLCYhIT1jceW3K8VOGfOtl74XF098GGDa8arKYAtCasCDlJiYZhhnRNZ
oADEd7r9VQjcyfMwOXoMV8BBUZYPCaoc5Tc4A47pabvj4i3exO9R8AI82mwUZbQhimJ/z3yyAc5r
PnC7ka7HTpvqFI0O/ZaQa2joNyrmRZ3iCSWz4DzLOqgWcHYMYBO+Mu7zZ+JQ4q5She+uUVg0iCTR
2tLZjKepz+IMnKoj0l4f7Embdkwn9TPxV3vNqWqGZnXilavIjHFBS+A3n/IplwrWKAt3sybuuDNi
aUFHtOG9vZ4cdtutud6PuWi4fSzer7syFyET+Dunn3B06prRsBopDAKYYYlr0cjiVviHLG+XhkjT
L+nmWeKtlqmtKddtOwFh3vg77MzMTzR/Fr4B/v18JAP+80CFgUh9y+WwIF+kH6w4cutqxbEklfRR
eO0o3xSh8zrIQ3af9g3ED++FOhGJv2Vgr4qzYwlLh3xPHR7x+/1mADT3q2gSQlpc8VS6Gk3HyZ1A
k345DSfSC6AUn4Hlyp+B+5eYosqCk385BpYtpJv8BNOqBYsutEgfpezY4QSvW3JooUCDLeHBue4S
rcNrQOnZQT0qYcXVuxGdvp3/r/2G40MRAlTr7XRNE9UXtxFuyUncrMeUNJWGLvqcVIG2EH6ILrb3
UdLuFS8iiYsE9vTyTq6oIpJdyD/mwBUVvSMdg+727IghPCdS3BHAgkgQR/2FlXt+7lP3NHIE8waJ
me4scv5tstsKgNNMUKTF++BHXnHBXumPSgdp21AtWdhEPlAh00PwYLbgWqap3HfKaNO2JrvPCCKK
4cgq0vi/1QLslkaMsnZo+By99E+eTXDaxemcw5ZuqQ7qajS3qliwhOquh5WKTiuVat1NQYl/tEfN
lzZGBcF4AtAjUbKIesqhyI/HBw8YeOc2pvdrnFakCLPIzhpYiXvNtFoDD/gKxb2tR6BeoJUMY4l1
DiHv/jVnfV/IEK6tK4oEblrZkgMRxVcgXoIrRUKRCTkMXgaJ91bQe2h8CelHGX3hr/NDxElNCPnY
NFwmfkzmJqsCxEh4WCy62P/bWCK5ldsIKy9z9blFZmoNv5F/gxE0lSXL1ZGnjahId8/RTR/CzMy/
qUb7THWeA7iWYLd7BrhGSCnOVRwTPnW58OC+SCnFgoE5kx96mb0YvO28PJmuvBvGj8O+/RuZJEhp
qUfhlfRA+cmtEi8N2tmxFJMM6e4qlGLbwfSIfGe12fKssFWucv0gh8fzb1uCOOc4dACiQU/V5g2v
vpKPfT2LvPGGn66UdKVX9GdcGYucVXRTJvbpUJ1z6cRUYQ2S7m+Nu39lYlJqSvyUCrZpKnvyvt9s
xIladfgToLty7BRccydEWF21M341EaNTOcRPrycJ1K1MzMTTbZPAB+gSbCPMPpiqyHMp4Ef9f2QB
pM+DNoW4tpYGO+eJ9AlSnGXcsKH4ONSfSvp0pxSe3BTNzmyWWFhHYqHvx7ofYRbXOErrN4U+wcvX
CUrxRz0isW9Rk77YYW0Y86bVuvYArK8g0JOYE/dl/UacsrBxXD3abBIH1Debi5MHVA4uRyMf1QsQ
L8pM2oiGgaJnhWIbE32ph0RwRk3O8/Rm1joUTmz50/pVF7B4FPDp/dxgBNi4Zd+Mm/m7YBPuzayv
S8MCFJrJ9Ln6NEfkishLIZ8zt00blMXzlGnN+yNimnr7IQBoLVz26aGeqkbXYnA6Lgk9Vy05sWW0
IsI+fSfoexQKsKQW3x0iCOW53xj8rSZOmPgPFrEzeW2ry3E2HzGxubcBQtnjVShLnwHy/c5YwHJM
X+j+FqYa00py86y1il6bZaFehIR5f1t5G6MJT6G/z+AWnF6/lnEW8j3u6kAZVRS5vjRlMsdZw6Br
xJu6bJe89b+ubQ8xDq8w5QE8GNT0ibNqGSWhZZvgZ2C6srEu1ZPqWm1F2SCKPJOHOD/UsSwAaqob
bTKTumv7OvsyeapLNEzlsROEFEJpDPu2htWrlZzVf+vnTqRuHv59lv/33KZTvDUa40tq6emVwPDI
pZ2gtWcBrThayE+Ng/t4OIKLICx9YzFFtELo1yEnoCheEIKpG0SfNIdK1AkFqH86BcFnaS0nzXzE
gZVDpLC9mMS8k7CqvcWmHl1zEF9gJDrzFpCiD1uptevdZbjW3viNewvGwTGZ37evu7zbQ3SnqUvr
Qc48tZDUrmG6oHp4CI0ek8ryv88ZFcP2pmomLp/Ifkas5/2pJOJ9lXzGnn3XMDlKpEFAlbRdmFOS
70Nfg0Gp2GmEu5abBRO5u2HBPpmlyorOb35Oo9JpeErcydT1Isdf+3wEkS/wVNXVED140T06FpiS
+6fmP5WQPPeKZzMvmJbmQ/U1t8/ax9unnf/88eNjj5tlWp3ePS9bKYOQEloYqMkcUmNHoCUCi6Mi
5/g6OOT5Ay6bLEjnQQTw0Zem17ZOQATS9KE5Bx7hiJlfBTKauvDnKuq+m2N9wx10hnv1uP+TTcSE
oT/VG2SBafkPOTqoyVazsTBmgGTzbezSFuELhi1yUkHzHQ9vmTjOjIma3EzD8uU9N78qWBRNOBoz
TaTGu5SXpGt1MF4q0BcDgfxMv9jFMHbtyCaDgKsi6FfeC0jpSvBqXNSOuQlFCRKBsMC0LJ0rqwvM
D8xO0Fq81ftxLIvg24ieb3D6fwVeCruSovkZMwJ89Lj9KBhzoDQgN8D3soLY2Gjl4IMIH+qJorNv
PRiSB98fR34qjuYb/biDTf160RcQaTdjRyWCTk+4UxpSS1aDi+0jVIDjgNXjr9RU7hSlAATkjoDC
2a7CG65P8roqvjMz1F7GZzqoTd7hzWVND6qIARKxl0xj0STNPrkTiuzA982K0wrJ3DGEXMJSmx1F
kR8tdC+bG9A5Dl+X+1LJxgOurpTNUtxtA6SHKvv7i5zRlyQ5nPMM+7LA2z2reSIHo7mQiX78mcI2
i7lT+eAjLJH6LWTiW6qy4PWw+fSaDEROoHbid+09k4D5Hbng0LlvYcLXn3zwVtI8xjVkVzWV/5lY
0SgzsXvcgruNyjmnPdRUB6akpcL0qb+MGNrVH+hhTm/qRZDygFR1Pdocl4NWUkKFKZpyNuoLUT/e
aILJTAO6iy/a5ResDuVvW46FCu1YugtltFR0FlirJu5DQv+u8J92Ur1ydiCCBl9xUiYR1FKFiWih
w91hGaqKbnIJHnD+627yHFhJWvcWjYEjx2eDGyr7SqvV+lxWJfaCN9WpVJOxT9m8GN3AJCPLxVmw
kBEgZSrmsR1hzIkXlndR316bGDSJtDJgJfo5iK0AahDvcd23kY6Nx+/nSsGUE5hoy80xKKPFzdRx
/au9X1TDfSeMIpmc7nCFn3h7fQYUGvFSPLT+cngEavcTDlzQx2opE4TBJB9+w9JjcVyPzKDx0fHP
Gh4q010ZGbMknKCrqVz5Hvn7DDWB7U3l0aQT4+be7XKcZDpNfiOf8k4wXCXzDvLhFQPjGXF5l4Uv
I83sU9yEB0S1CuJWMT3Bp6B19L+HXd0B3WaS75jLQ2DCjwWegOuGNI1kXLeHGgjGvMo5kv+36Xx8
gyxg24pB+GtVM/CDq7FL6kTTyR42Ll06jhyWd1T9pOY200834HfjUSJuckqzTiHR+T1uhY/KRMS0
pkeE2TWy2CKTs2K3h8zxgRncu2hUqIDsI+tJqVSHcaWq+g62VNrHG9/1+8zxGHWP0XakXCHFRvoS
sSu/4tP0k6XFdo/CvjJ3Ce1fbtgMhF53Zpyka8kUBmdDgzFGVv4Ov55QX6kQjmdD77DJj5gW2bfO
K32gYIc02wyDe3RebSzHDbQXCWwJRJTzmXCcFOaChcuQ4YxyUh2JjseVJDuYYKW+a6EO1rxzmzUz
JsOZWE9cplO3odGpUBOOih24AtQMH6eVFJYkacJ2sE2MlqXbLA9NLgWvsOEekIJZ8XlcOIBZaAw+
2WJzw6yTllv9wVnaZuRSfrnhUHi7SS1ydgEU1HIX6pY9DNBNV1ygv+B9VeMh2WtAvJwkWme1TgU6
R2YkdUImKdhpTefzkVM/JreR2mEkDd3rVnC1qhYl3QeB+1JgWSfYHt2OYJoJb5I8+rShsy4rFsoO
ZaWuUsN/dgUUK9Kbvg/bVVPJOfRX2g3qHVbXnL1KhGdoLUBLz6hYxUWaSw/CeLoTJMXE+x3versz
D3vbpfXcX2HtdddfFxXzUMhqFX9wsu9QtviVQvAFVR1g9FkfWFrtGImu5ubefAF2OQ3HU521X+MK
r+lOdTyulSuZcHMjjV2wzVnPmZV3spzkcsBJ8axoakCEi5KlzXajbwC28thTB5yn4Ste2NwxARxg
bxW2yLFf1w2IP8V6PrGpT6b3Pbu9vfP+Fes181TLqv642ZoFPJSqCrDLlyt9JClG2Tln/jka0MnR
fr9vPXZVhCxrkwCGc/bk+gvBcAngD+bMGdHcNfosupQiHdeN6g5uHhlrElEQRSHn3y1ChA2w9E4z
rnlSWDWerV+Neq6WYyNattsqppty4F3Z0XJvg0AA0quqb4EKad7z6Pd8EWLn1yFZrx6SnriXenN9
SPPyhpsr+NXrYQJE7Jr9qfjzX0QUMiZbkXNdmJ7r3vT5z18zmvewIvrEm0Vvkabj0MVS8/6cScSY
32JWvZNp/hQtRtdVeg3Fh1/UDNpWnJqJSkdAhHF/gT+h+EyysBmfTL+arNV8lbsmLdfHY3Na7hcQ
bA7c9a4gqI43sdZsKlnVIqOlY1EmhF1tkWqmE/g54SoiCJWb8HiwuZbmIRKdwYlm4pb73jCL/Tmo
0C8rdkyd4KhbMlezM1MW9I9KGsUDdxTZ6YJAyJnyP3ld9Oy5408+8hEun/1C37yh8Sl5IM9gS9sW
Go36ars1SKrcDllAFru2B883+X0vZrrhJc1Gsxana+ZomjObJ8wkFSXiY61WJkvTd+qTmmmvIMhy
R38qsNMv00/MokdV+eeckdhaaL86h7hLtxY3U9+T5hR6TsgXL80ZEa0b+pwv21WYJUJhOC2nSfgW
praQm+CElAp+Rgj65YI3bQGRKYjOree5VXiBBIh2LHdCXBdk9W0YXAdBOUCcAyuU5iob9i6W+E8B
r9XhWMtDN+sQgNeq6wajSVxju3otbzMErYQDM7C+PcK1zQADTIB/3cSz/eOr9l3GOEMhdgEeHom8
40lSc9SxUU0oecaAC4a9QyPFuVt10lPedgI3FTmjUa3KegtEBm7KExz/hCvqSgPhpeWmijSCk55v
KETvmtHGwN7n37/w/g81FhcF6YC38qqpbOkr4ISeIBeTfUlm071IjMjC8H+GhXcbWI2ms8YnVVQn
yiptIvzZrD93MQuG1HPcgUnSDH0PeviqfKerHzXYOkznufVrDjDNFiw/INw7zXTJCsQFbTdhk4zX
jhwfXlashKUnLgyw7T5uwEMdoCSyZhUm/yirVem1As59cyisbNh8N+6NHrfdMXzw1uZSq142EgTa
B7NV/MxxX00i/UMH6uh87b9jnUNYrISUy3G/TrWk3WaaIHm3FWcK7N8f1unDL5jAEFSBlrVOpT+a
LwvPrTmpRpZP1lXhL7U7AdwDhNwdAtucFnShzGsKVnsnv5fY/U+KTdxkz/XbHHe3C3LKWmq3d6i6
oRc6/x+hjRgdWpVB3vT4TOy11W7ljRwGUMyZeDwtXhJgl4XqRsfQDCcRHBSVRXgMg9jxUnk7yekf
THo6/92OLUJhW+bQV3ni3jg9JjKLulYns9v5sc+KbIfY5FAdMK7mdcNRdxPjUPupfIXGRcKKGBC/
FyJxHUfF6vhWCaXdT26gJ0WozZN55kdh3q+mKaLWESprXorOLaPpCuGyjZYogolvCW6y0E4Oefgu
UjXcQ9LTX931J82I8ohLj59SwLQgtdvqGs4sgRMRW5DJZdbCpuxmZqFt6G9tATYraxXTAtZhuw8T
Qs2BaVEmtr64kgiNyu2ABlXsni8gmJz3dxEfIqkduOukbtfqjcfRGABGdTHNulrrTYVWFUXJ8H2o
dzhBCyzMj0l82rsxn8D3wfZR5caMQxVUEffI6c2iYnhbEMRu9beAVABI55yBABws93eCCGre7Lzp
Ga13i3dzwIqI84AYRsRUBDBWhAFodd8xThjb1kwT+N1OBrvIMVaz3MQS5iqTB5xFMdFLRBwlNxcW
gOv/FXxoc1qUd1hbfNRG273fImE+gWgvyp0oFUit8SMRBBKoarozYexzCCRftMG5llQtR8F/abpF
2hRvcrlizI2iAzPvHWD+xYB4vDzYaOMuJud6gidVtKwFhO9BZZYHbUt5fHant6BhlSX1n77PNSF7
3I02XeXAHsiulsFRKoYZpEQXmtUz/QetEOfJDfHlE5q6qutycbjUEyKL++TYKumOr7JHwkZRpzMa
3Sx/G628uHgaitLfjzL+umS5cDtrU8ZWP417+JYQvpL5NQupcHRi5DRqBP6Roh5YsZoY6n9i/yIb
ANZZjPqsTOGrpcbZNTDFRDWNYnFPh162whQmvpJggMtBuaZ6j//PshLwUkLy6LL4/yeKx9j3J1Bm
5iDRwqyq9bVr8WCczOw8xk190nv9sgnc+K2CfMIlxiyhSKTYtNikoc3lR4vtK3XhEqXbBz81W/4O
9CLgLuO3MzMesauwsEZUa1fIqwvfAvrPVz1Ub40h4MoF+e4lQsl4A1MquNmeXiRiWdoMqpXwEL1z
9cSKzk/HXK6EOG1FAXwQvcmryrhrZBW0dM6BxJxfciHZ2KWBzZIvqETLOuQHe/cJfBRTu9H7nbS1
6/3afj4U+wIP1alsFhaMY0u/L/R3Y/zwUXGpi4R9XoZQMaJSo/wnlcGNetRK10rLXmoLHcxvqudz
BMXiiFJKys75oqigPZnvQTnBn25HB3HIfmvxPoa9caC3JJyWYq0TyHnCXJQKrpJdFLAY4wCM+a2b
fGIs1TVFPmb89wzquoyI+QepPRBpXsDYk5DFTihGY9lz2DAOzxCrj0GOZW1jo7e2vzQyROIMZDdC
uGmiwqehNetZ2ZXNva/O+4rkHd/pEHzkrfJ8Bw9774LOjxoE3A1AUuE1ttxxvVrG7ShuTgfR7QPt
E1umJt2TUP7XMYFVLpfopuYOUQbHUsOpAzoCHIq1gecs2fBS6yuRxnQGNpNe2Ng6xKDZj1vYEwJE
XGSHEsOyms/rLfIHWN1QYIpfFSHN+hQgAx/Tn+BcVguKBhldl1pa0uOsIuzcYp6Z57NMFEFwUsh9
TcrsYGnA/to0UVrSZHhou6wEG6V1tqpxhP4lA1WmVfO46o75gw3mI1Ber4yXIj8Mdn0lwoD2Eyjc
69MUbYk3QheJjiJFyhFP+sXpnypjpMG7FKCTg92+HUnQQGxSMTOU7mqdMuTDh2OqY77CR+AIVbHJ
vrI4wLkbojx9AMAhKEXG9nKW2Whj5LklskDNEXR9q3S8Rp/roWKmcnglVvwFRYlAPiY2wtqI/Tyq
50wrwUg0S7n/MNAQmZ3IqN0h4wEqedbR4jzv9SSOZXgXSjBfvOjMyAROtezfVl/uH/rD4IADBxgg
42Jm+SPvuDQrtumpIrrWmivzNGr89TmIpB1nkkBzE4HRkPjYxSDRtNAKf4xq3hOTEqq5MBd33vpU
4S3Xr65+YIVqW0gMwPBJDJXhiZRIU1vUuW0Y6VU66qM/gtFMGEukToX+M4PEpFB7TUs1k48O2qSK
uGS47MZRyUTnbKYmVY+NSl20bDa9UrzG/1Ci+skZwPJsyDyd1sAkGsRGMRnFVF8YenTo7nVx4gW1
FjOR6MJy/n6pubpW2dVa0Y9vG6fWlA+havoK0hcWSjuGmd/M/h7QhL91VbtVcB5GqBn+oHNw9veD
/RF9igOR4v9ONzIRJmmqgEunk6Q8K8/feKM6MiDwKBW19YsFnvr8VFLTplqPEJgFl6BJF/937ZOh
PJh+J0t1/Eo92NeVfw/8a+d8CRnlpy0LKmMmuYqbazxtkz6r32UAswfpkmkdzo3YFHzlJlq445Fs
JGe8npeo/sH/D3InTwDF3TocjAAT2XNJT1xVr8z9qlFLrggDdp9H/1mEXRVPc1TMMzCkE9oWFUNN
I3T6x8CZcqiZkiTprAfRyqBr7HHSF4YX62P3fhvOBhitKswWo1TqnSpjKYdogEFg21Fq2tUd05Yw
D11ShbdL6BqiKapOAjoOG1stxE21KlbWo2mMbkOhJBNV2O8uGd5BEM/2XcB72GEiJ74XsSWG66V7
9KQqaEa0Pd9FGETwUiIc30PIZrew6q0oNmx2l+JlhH1jRXLV/b7vbaZeGxtmPmtKTuDibWEmxyls
W4wxogdPPf/+1Yl2q2Qfe/HcCOQTVAE9Vh0VqPXMtqff/S3xcW+uRhH9WGvKHaXnI9BwjlwSauco
V4RWAqprQ9OFvImTQWAo4r3/ePSGc0+UYmmo2Qx132DqvO/d19COSWdCiieH9rZ1wTqRpfzHmcAv
Tg7mYEeq0jg0ubVX4fFoR6ggc8ynZaZ7npWwToCNDB+zqtN7yyYOx7BcrQ/F1Y2p4KEwmCntTafT
k5Ok3zUlz10AZsqQV7jI1ZstfaVG7ARvhtk6eAOBcHbGhlS0CoP122TRY9N+tqd1RUTEXh4gvN7Y
7uaVm4Cxt05Mmc59QgmnL6xLNstqlms1VzKdHOf3EMuA/gAb7jNJzorvnoAi21qcXfw7ZsQV8x2y
oAMF+H6SMrQDg5fVbETb5ud29WPK0frtOndu/QI6tXSx/HVT//27qmrbi5JluCEyRIPTn+h6jxAY
aS5e2idoSovBgu09ey/KCjfzyhv+2f7C0qAPD/sW/WmOUgqPbY1EFEn6dAc+gWUvVjYXu3GzECLi
uf2P9CIoNukl2StOVSwD3UTTj4mqSw3W6hL9Ma2g2B0+U3D0gf/q9kR0B/RMkDTEwXHNZKtpUn/2
xbZPGYe+H2pDByz+zf4sVF6KH4/+L/11oMLpzrKEWWYaVGYyuZflzw5yDZcUbfbY1pkkle82GSxo
NpIfRcPFBuuFX4WPxqRre7jc3jvCktupquiy2X3m3m96CMMYYyrZr1udcepOHb2nsheo8dTDOYYS
YLnglz2MCSQtiE8HzLeuJ/pyA/S72esGC8EXVZReCLbOXXIw9UpqrHkOylrTx76rtlWybH98ImQu
Y7uUs9DuWFAuRctYyFZTukIKjbtNP+OHo5zx7nndnv+POC7+vxwStzClzk4TJLmSK49IIzsQSafS
FswpD4G70K1xDWXKVkNB7daNhn3XKc2sIQPqhxu8bfuukvRE9Zv6AfReRDRPQass3Wh06H98L6bw
OTbZPmE4xJCSCP7WM5IpF3h6Oy3T+eSD/RhEVuL8p9gEBqd76Qx3SEsSsjTRxUx1WlqCg+GwF1N0
xlMZC2sTJki0bP2EBDSyiPUopalaNnkhQEjp3FMVvIHC/aYxKGKoCbN/na+jQMEux5wsBAMiqKY3
vrkj34KE7yKO3QkJqLpkeCpUF9JAKHRvkOyN1K7KNtiiVrA5NC0o+fzB/9aLMek5URMKvbzPxePR
vUmK0ybX0qC8ZZQi+5lIrLv0pswnwdW9E1TpbVqfkck+uJPbbT7/FZnMooCGjVxqMt5zmNQiQfQm
T8Yt5PANWR4JJbunmdzf2oFyS3Vl46DSM1/X2jXpeFwa4mYxX5WFSPreMunTscyNbM9mTMHUTUlo
iPOyz/mO4P/ILIpP2xa/1rSF7juM/u1URdZJPOslj+B/PLyhZgAHh7IT8SIq0HSLIGyfkiWDIFBE
BdsAOZAy/oOvfEzDimXME1v/hwByaeWKymDc5CWwqQ2BGbWs9MQWTTFdMAlYINovIrL97i6GfaMG
5xL6H6gRh3MyW1cK/ZDuSeCD3GALLRFDY8WuZDvLxrU0A3EH5g5P5taIh9hYKlQf2dUOMI5ilxxd
qSJS+EzDCU7walY63KToKIpyXqaQkdzGB0XBh5k64TewXlvRPR4tk56C4qf7TlxQsNZC9SLVykvJ
Hh+S4pdhveoltBQZbICW7hwULJtvp/5HJQQAB8gXJ4HGKSrOs9uD1619a417F1zooHd/knjS4N00
jMc1UoSJlTqLvW3J/e1+pmEjTp6a8lzuAHRUE2O1lM4DqvQs2ZBpll65pNL5IuH6K3CvO8YTxtvS
QXTmcixB9V3C1nNwx6TN/UufBHDMrqy0ixyf7D5eDTq9pVSnoh9joFWZK6FMga55ODBP+tZBJjyp
+Xj5hnYyHOAsdNOqce5kcIraGUjsuQ4lvat7MQHcnxY18p7hqzBJ2meWQ94mWXAxgnTSV7UKxz+c
exyPVN2QH72g/SAAFITowTzJbqFg9E6Rq6bxB4KnQksSfxG7zAfq3hPNChR2JfXlQ3d7w78lJkCz
lDDNv2h36ktH5FsdMcNwOTBpY+L02WI902fUN0pcwmWkucnT3zJ04mmHjCHJ50uSbgAA9JM2+n7x
uOPjOqSJIYAVTIck2VaeeAb6KOpJW0in9EtE7QaWQSOC17GQDfoPPZXNIDV5mgSCF/MdpJmgYo68
cUd6WzG1L4lhUiukcg21t2xXn0FNiHGC/QMtGD4RaEZkCIN2MkojsvoKWxdV568e13akekSwVj1Y
7m4l+KSzHFLaCn7mRlxx5q7kEH2lKSEMVx74GsHJJhgNFJqcXVLvzpmrY6/hC2+K9iXPaau5rk3r
L/iG0JOt5mqt0NF36Iaa9yrg51Ohm3P+Z7xa3yMJEXMnIE97UbMN20BfBxNmoUIX/n5yBz04qAuE
RH7OdIbxlPFW58Z+hdBkSOHQGYyY8RPsX0sRPfbh0dt8HCiJsCSjss4ghZ6FcgZ28lJfwETsmPV9
BE67Fe6QO7EUHA3RNI54/f/eA1870MSBijCdGe/3Dg35C0EwswCxIB1xrn0scIm+ZeBMJyLgfbmf
t6YahIOU8WeElMmYCtQQcsLfcD+DHddJYEHrIKjE4+IwoQ6KT03GnoZ5r3YZPDeGmJY4du2GFjmj
4rXiS9vrtTDqUzgaDQlmnUyhrsIsXMrg1WXg1pvVTX6YPVg6AMCOoL2aLRZsPLGj+hdRzSJbT64L
N5XFmVnJpTYQrJITpY3oNj/y7CI5YOz6WjqITK5aQ1KhT/oXUNcfWdFWEtPkrKPjZz/IpoGTMWre
Ugx78dKSQtZnVJhaIUcf/0mWCinbWSO05vg1j2rcpCG0IK2iD7ftUJMgXcYdZKxeZ1RgvOCI+BJ4
+ml/9mtE4w8pX7KxNyTgDkrZTy5pdULf3lal6YajsErCaMFGlLafEj8MGQu7VAWdTNOXBbi4jvz0
PB/syhhGNQHWUfTCAqTTqN3/SUKRU0zjErLD017cTXKJCx+IOuNywhZQAPYcKYkSkzwhN8lenLCN
Xu49qaFQ7ykSqj215j+0tACu+aVOZrPX6tkwJYFMFumoW8YsmPmrlMEfqR0eNZhlLkO34t1bzLYl
C+5PCbUVfHRM+rLbf5OpAnuyUMFXyr8NZ/SbWd/PHbzGLZgvYstav+E103nmtCi/+rfK4iJ8jbBX
LxakyEpNZPs9iXBUY/LPFxUk0m7ez99o2a6sDnRgBQNeoqvK5Y8K0irfgJ+J7aUus2uqoAZr5qHz
TbdCefI5kv0+kRrCY7J88KC1xbVWxxpWndq46VjRGF20q5urbcSdxBtuHIyt/5H04iTJSs6IFomf
SQSe+vEeRvMxJQhoUQosuHtibw4QW08v+bR8Kx3yGVsSgXyRTgyEzjwQLQkmLOnWdCnmFEKNPHHk
nCOT4CutmCsuX1UuMftZJY9m39uIY+SbfHJ9Rw9mDyFbumRI43U5WZtfMl8D0bVkcal6vIJW8n2b
LL9Z1VRgM7mUFOiTon4Vkl3zeFHlmlr+QlO/H/zeByye5Lov7PYM3dnR7zm5rMYJoyn5U+25IqLq
5Ar9QEWYP44eeWRk4m66/7DV9AzMkg0lfCkWoImmAUv8WTApt3CQorBRzSL8DmhdROVEr/ZNduae
RrJpMYjWXhoBCAq+iXjx/YfWsuN1551xqJvvTEKJGMosjtGb74bUK4pN1Uftdbt8h+RmTa5RDuyk
L4l1pob39G1NXcvq761/X6rMVbbnEFk/YzkrZ4I4rZpaZwLtHrWElVQJpDnQeEP8j1hMCkTRFHzu
mJcFjHuhQQy3YsvfxIrN3dKfxL/mxdBOdSwrWTVIVCom8jhUzisbzbz8IeYo82/k3F+3YzZOAWnF
TGAb8ZgSSkNIE6DBI8cihLqi6tpE9IFc0cFtAKBvLu8GUDtvOe6oopRLOx6CmhjvTCLY5kbC+MxF
xBiLAI41cUHhAqvNeVjdsD6Fzr00CgNf3y/fHmoZ3ORMDbD1bwBb3MYo4pWE/7wY3AC4oQriLblP
Tu1BZLvrtEivmtFQ92Qhkz4JoDY1WWPBHUn+CWrWZCOvsYoPbfAlYpcUhIFMmnL7+xQuo0wU/Bkq
XHvpS9gUvN+jm9LefRmrfBBiYRxknS68vJtt4fgx7JVM6Zw4LWusGQocf/UJcO3+o7u8+JxPBMP/
2aO24vjZoi5up+L2K5F28F6zV+JTCruJayK+eKes0fnzRMrlMmaC9cqxRkHWy92ZEJl50kSW5JFF
dqEsIqziQjeTvFjm1MHOgu8ltUf7awMQ+NglFbJNx6iG+Tb6OfJbtsvRbBWvrrBnGjW/Pe7e1ErH
qKk64DSVfqMNG+6ImhcuUs6Fe/0lfi5fx3rUYTb0WUUfOdYQdpYWtSWpUVvk5RqGCOu8eEfAWQll
IB91WEfsHB5Mky6XaSKAA2ZbD0CdGygwfJhbUTxlg5F1Rf1b4v+EfpD6dR/yUZSVTAj5FBTyXlxl
D7PrKcg+g3MT2yGyVozCEX7y0bI9z2+Wdz5CnKsKScLs3CvdInocElBILI/2pVhQGF8xeV+Y8aI2
IIJR0sGwf9WNN0eOIpm0edfd1hJTOSPFqeNrRMLXtRwSh9tUxx53WKNBn2KUbJU1poTQzQ9bPzwg
tjS7AFDnjPUyYZkF8bKo0hzxs+v/gP9I+folis+Sfe3KbqQ1fqxBhQqlBTK+26027woxwDX+ahIe
VyNCPXehu0iTAl03d35sM/SjCOg+mx+UA7tOKaeXU/rVbqBn5ECwErweF6fbImf7s5GXArpMJarw
2CR9RfCxsgfKtB+AthNtyQ2wLPCeToqLTFyO8EFqdLU0FJNvJzYqNWE8sABdt49/SJ+3TARq2LK9
QRODT4l6MtwKwCnZeJBLh4ApGmAo9Pkd7RZtISPl6vcyqXDXLzk7TK3dBWlXarIerF4UcW5AO4y6
ahOWoK0aw8xoWxleIXgIkrbC5nBdwVJ1JBNPCqXo9/TNp2a4K8goPCdAS6ihbxbfLBB6Zg1kUBoh
EOF2le5AbbOLEOoKhOv8UueRE+rAGzDuzsmoGnP5if7UFr716c8Jd8OfuaZOokOhhq0Y5ATx/UFr
Benzjrtgs4BLXsyswqDcI6HKgPdjTMprz85eaknW9rVFsIykjvAS/Ibh/oeBQsJIC1pQsB8V3/Hq
BnYzQ29CRoewloKC7CuuU2qxCHWvMfKjz4cbXW0dLwXhw92oMppchVRO068b4hVgVKi6eCplDL46
wtEAYYn5YFMTylwwIK8T1Om+LuhGVF4L100sUnx4WV/H40XpYc9HGXGuZYwBklp7pDYpdgMvNZFL
zOYf9YfJZq9zygg73t9N7qyxdKQoEtYKUPFQyuBPPoV4WgJ+UN6OvoqanrHC7+9AYeF/trdqhBzq
qYVt4yUdgYz+poA47y3dY43YMW4+MVj4RDQAFrp9Xh39xNVaIPOscbZ2ob0iWgxky/HDO8s+F0+x
2V1IcR1S6sZ2GbPXV6jJX7MIMfPldcxABjwFWWfvZsgWl0GjjpZLTltO98Jyf5a64LXOEWVypcFu
loWPlupXcr4E8YXBoX4s0wTObHL0ALX36y7ObqoE1UXMMZ8pZn8nAuGxzdIFQ72Dvau0PvIOuOJY
3dYFo92FXDtjkLoAsLQAwRWhu5RUsz/Nbs3p8qM+Po42b8hlIlPQEQeO3UlPPELPVyoDzgzyaxjx
970hMHdvObjL7r5K4pWeVEYuAO9na9cKWiXPzvkSBGrZR4vbxz0bX5I9Az5iPV6VGOLDAV8URpLH
G4eHtHR8+NZup0aKVxnJ55P16XW2NgMmsaU+GQ8qs+1ebyM2lwF6YK+YGHSPB1CgiJr5s63IzORv
kM+HsP/PX4XUzMkpCrMIjRIQ2l6AATEMsb2cosN2BMnIcQPRfXT6tNP7NrykFCYsz1bgdAWnD/xV
CxXuaISH2GsIl3LmI5x6mmSYcLbVbLyzwB6rNvOnFLzUtfml887wYwsV90SVaVCbNelnYb/Ok59X
NFynPt+JZQTXOYqV7019qiACXgkjthhHu+S57PM7vf+eKkskn/GT27QgEfJwvsQOCKUu0VjWzAO1
AzHuen26j6GY7MZsvfwFnsE/ByBHM/NqaqGqOGHdXmZrmB4GIzb+2fkxrIetH0bMitA1YeoBHWbQ
wdL5802QRCYhRZh0UyC7CxFHd0A1uQRkP/TGZTJeVjRaEyRMObl2i19q5UOZLc2zqtBu3eBUxSqw
bKUU0FipU8nmn5IJLGbHyNKovTLEjOw3ZQG+YtYB5lVxDdfSlos5wyqdrPln08W7f7BpH6ENNlnX
7+4YZo8uzN/wu9koIpjP8e8P7xbYGplH0+3BWmD7kEIoyN3kokwmorIWzIkrweIsZaTJAXekLo6Q
3qR2TVcbfL92yVRY2V/0w/jKiShnMIceAiZljTlUkMIRSAtSFJ5zXPW8iTlkANFjrWjbl5qmRrr/
RFw07Eg2yMvJe93qHXM/1xzbov2eGkEFOonmjcKURcRvaKUwWSKmRMenJWFHvcL39Ye0CJ4IYXYM
OtkMInUNzO62+D/Oj+d5hvZ613ZAjiD8Fn0G/7pMZ6dMJPR5HWdVfoWdyQqjqDTiQ9WsZAvUN2NZ
V21WXgm2MZsKbgl/u4IMaazCPQjAaisrRiscootAZf8HXHIhKot2YQyZfsJelYcjICQZ/7zvl+cq
3M/SwpakIf+FiXvPoyy/j74dO876oj2P/D5WScGiqMGzpgXg8AvR4Exdij4FfDpiF9mnIx5nObou
rfuk598DTVV/40ZH3vKmuyF0N9A/rjuTFJdZAT3j6QkZZi1ZgugH5MYz/MA+aqAQk0UDW9BVcDaO
Jr8qWnaksxpARm7hSPhTWzE+aaqXSvs1dFRyYhgNqVP742hN1+WuWap08kX40zuJuJC9X+KDlQJN
f8OUcYSzqy3t584PqqKkBwgdcPEALRvQkRfdptT6WTQsNS9bc7sW48WCmKcBwOu4/1RaLJb6NmJP
/6hTQaSaKMaCGM8DPExqOLSYPYuM/+lVyWk/GWk5LNKT9jcCL22YxtiiIv5qh/2sT2W1CTMreS7g
0BPPFM75YntG18FgjoDn0MXJ3DBuN+LUlsJ6AZN3JAcmGKuFMjky6Ng12giYq++ADs3RjICPhd5J
8McgMwjQ8pWpuLn1yrwhFU7zl5ZuJTUJ/vgBtVWCnWFa9BIjjEGhvLQisFoMhpGAL1L0ZQgw+QbB
kX19WVPpoylQTh82VE+VRrgMIgHIqyEcmiBaIxkZCHdgJ5fK8iV8jPPAtBB+13to+J5s7lvFDdCT
C8M7wBjhUYWeuJmx72kUE22Gd/ftvhMj0k/tKzI1pmtVja53Pq0Xcy31yg2p4emitmNyGS52Ilvr
p5AgqiI4OOpqVQ0WpEt5/eynbFCctZbRYWnD58eWQ/iTfDyLnQO9R1k15U0KWlLMFo+mhChqnUZI
+cuCPlZe+T2ck7eu7TtMP08Abc9+Zng4y/pN+20KxG29/YdeKfN/anrBhcd4RI3u4CYoRiyGvKu6
laBUUKxCdAXFebc76GSjvaEr8rnMWivUl6BZ8SrT3K0wdGlPJNLcM6sXkFgy0khXYR1HkV84+Z0Y
Yoq+9lEDx7aM4sd81n24UE2vIdRqdchyJN/yQvZtUu4IvuQbQcGudHvzQBfbGH7rpnpGfmNvYLos
Na0miotrYFwlFRYjyYLhjUSalG9TOYo4OnL7YLIHXvAVKmAxlD8mdTQb0lO5C5CMvOL4qNFwZjUS
L7X0Cgy0erq8b+bnOynI9IH2SFAuZUoKkIOupBo2hYACU4XvsgsOqHNjC6Mato1wgFiUmkJNtAu7
2+Sd58y4ZJl2Z5wAHsJlcAaY8a2QzvbXfgarsiO7UQVvWiqAkeXB74GIbxeLzCtPGihm13UR86eu
Q0wPUaBNkdlLR8xlXZgCjDwBa52ciSgC1SO2WBFQtD/ZM+UpWKi+NSOeHHcrX/7iE/53951Rkn1s
CVynvBQBH2m5mdSTvTltRcJTfq7/9VslyeDaqEgmWS8udioO8xWPGyQFrCcYJZIOqXt54yc3unKq
uYCk6kV4OZQb6cuxOBJN0HnCNTF+sMmnbYF01xE2+e+wd3ju+asLYDPUckxqp+tQefyUenU+7vkn
LcCS+Avgy7LRIe/49sRYYPnChpjQ4QvSE1LyPSVzJdNtWk1mz1pUswv0BXs78snJOk8Nqin46wn1
Kwt1FCXUezqG8FNRDlu4EL+AEN2E7zhCQrihUpQ3VRHKXESCR0sqWJhCv5euF2w7VaSCshrhdCFp
YqMz5OW0h62Op8HEeC5MjUUUS2l5InHz/e2L8AX7wAjEPPFBw2bCq7TozV/+hOQvgEQrORP6HdO0
Ourp9NZZl3Db1Jhy6cPdEpH8hoDLH6wrnA21Xfw1s2BUI03Znb0bgFyHpqP6XGbfYsoqlfbJrzbf
7sBql1xrNpWL/Iv7yIfbhGPKSHGhvt2FxZk3dKkkMAWEWKJMYVuXTYts4+b0tIYwYzN4f1JqWj5u
MgP0WHW6y2ikmHkz51+9n649wajbLPkPiPfZiUpgt8joJlhOAxat4pqZ2c58243G8X6SNMVrJMwT
2iQFPFOY0+LPEn/XdESeniEXXqLE+JWb4OzFHMZf0/re7T2Aiktx4QIF+t3LOX4wRinbqoxOvxdl
5yMqAwDAeBVlP2TmXCOW7x6usiJpdytJkQMlJJPy6mGQFywToKfLKt5vSolLhn3p4XI+1/nibGFF
fWr9EK9vZrGbjq2ya6MV0LQif4aePwaF5dS2grIaTTOkKJok70nUWVhnjKNI/80HUpOlL6Lf592S
7TlDq301xxVHHZ2o0l4KcBiyUmFsPtcXFhr+6ANdWlwodCR78HP6/BKHGA66UDZ5OQdmcEvrkUNR
5tgP774aDXdQENNtoS0NKU735V4nv0rC8bBKjU1hXYPqG/jxsSAgdRndHUOYjpc/u1TySs7q8MCN
LehaowFXeG2NubJ5SExXXQ93acrxLDoQMLUOLcG2Szl77NCIh2+jU4s7pC7WvHLIoncZmv4qYRn3
MysdR03i9Zj+CcqZ0IV7JUJB07ePMMpeATY5ITdrnJKlyEaF4+G296uMu94aeerszUu7xQgc6pvj
yFoYS4zn1U4zG3Qw85IiCfs27e/29nb19goKuAGknV35FNRVmD24pLrwLCbIoyO4/3z1yG0Pdrpp
Zx+Ccy8WMo5CMT7q+KOISofmRox0T3ew6/lU3vIkyRZUknKKRo2MbPSertk4krfX4UCyyTw4Xeq+
++iEjumRWoBTEc67kZHEuzAZsFsQTJOIsZ0/17P9q/ft9Y0wFZH3vcDdBRkQ9cfqMJDybzeJuxtZ
SvuT3oz5vDCCWL3cBaFoqctY3HhNSbcI1qZUykZ+KM93lBGBmVKspw/G3zGlioCGw8axP3sJWCj0
wlEvVmPk5v1UeTjmtafygFFRKuXw7VKoM67CMs4DW/FsYTCAqKzwk2bYw5sRr0XPxRrP0F6unnVs
cd+awPtO6fqHKyQhR9ipbS9ZzeYzVbieywL/k+sSErkxxtaGp6OF4vv7ym/i5iUG4IvzZfEKPam6
ewGWDsQ26uBH6xdofuNi9396gnz1OtEbsP7SMyf5x3I9KmEc60fy3HgQsrH5FFhNAaE63z4oHacs
WiIGjAzIjsIwRdvK/LZ+ybH2L0qx8tdI/DNXtokD5b972J0+vrt7IGQ8TMa82N8aqMzrJneiWln3
tQRInsK6NF9gbNyjj0t09ezX2QDqA6ncbeVW0xBgwHlGBj9BkrFl9XbkGZQkG0dK4uBp5dOCOP6X
p66ORgc3hnXBZF9Mx0dm4UWhAyS8AVlOW/PCFce2szE/FH24eXImE1HWEXllUIBYhjCNgYthXhuG
136vrWAlK+Z2bn9BgV1Dgbq/y7kQUyqBtBje2e8aa6MeMf/h4FzPaY/owUI2ZOqB+rQp3CBPzvfs
LfAz5CdmCGAJcWE5PWz2dQYtMPIbKCXn/G5V9Imr0f62oQIZdrmycDZYQIKHvdnF22jkwyS324zB
mhLda2o3SRpKM6J1znolAyAHMYn5sg5Z7QNamJDJfD5qOGuuZMhuE35g9rhDZ3Am3geMmBxKX3OF
4Uc5MDSL7L5pQbig/84O9N1kNzFSPkcN4kcJHoU/RqP5CU4ESJaRYKNRQZYqyxQkGj64gNk7mWde
q0XppeuovO87NBS8A8AFcIb5McKCURE5WpYSCFg9MSnsKXNpPYz+/3ZgHn8pshdFMq6r0djIvovV
mNFlMyhMgKu/Q2P1UIms2iE7Lz22/iGxcQ6++i3U7DEhN206pvNUiQs7VFNO9fib8fGrurA8LnzH
J+PlgffvTYjKhB4lcfq4e6WDlXVCDoOApA5ATY4ByoUJnYgrD2tb1JPpC+WfaHuXVVsNQ8SzNVil
7eunbXMkLqX6MY9JT5tXIbJfEpL2Wi7SJlmaLlfIvCv5O9Ow56yCryGDnG7+tgJkNW5se+9WvCA4
H+1GfGSFN3hMmUVipRV8+dTzPEzuX8HZnY2xtgpD5/riYfZtp3z7lkHRgkYbL4hOpXb9BqtakOHN
sWOpD3G/aj5yV+FdUOYmRQ4mWO+e64VERK89Svy7JG1O6ZXhGZGRXIk4SGZZfir8z59t26AUb3SV
QsKH08K48Mb9P6otCLNH+imCy87UAh7+vm/w/mgM2ChTLCH0osJTYkYpL+rP9Pb+KeLJPcRtJLjk
RbpfmYUWxIVH+we7hsHt2Nh7pvwlj7ZVvsDy2Ssxu1OiKHo1RrDmSVfCmCio8t85KBKwm1SFZxP5
zM+mlCHZ+zW44pqDEbWDkeUtdNCx/4bbz8S9mPvImYdMjMQqngTpdweOaxsPreQHpX+hWcf3Cp9D
jzVNbJWcHMlJL621JqZQGkBZppBUy7/LeIpM2w4Rbh1N0tj5Dzy5eUGpPQDgvErlegw/OHbsxd1F
S367QYlqAXlXNDsAnIzuYUThxOPRPo8zD8htEBBQaxyIAyh6zur0jjJ2i/NmNDCXpYFoZJdzjrQg
jHHNX04Cc/0shpsGravBWXeKHuF8EVk5FYG+77/k6T4ihSgsjh6KjOkR0ZLlvF1Q0gzM1c8G/S7w
9bJPHIkFusiFj42fqNqR/m5noBPG7urLDkCnhQ0Hf+aBeGCm8Sk4K044oI3b4U++1OBZd+S8z5XO
Zu098q9aSzrMHFDQDUEVzA6hGKpoK1VLhiSqG9SSA9R9bFHUWO/eqDYSMP7OrqFOqgy8STIo4ABl
7DW1IiIrXZ5xXqI66QmniKNWG9jZelVyiGjCL7+Jx4KXD318GG3EvRUZ0UxTQNtz58jGe9oQZFp5
WsBWuknMsm27h8afbXz3toJ9TGEFi0OJgpllK97fN17KtCKpCz2WGvLEeuV8okWajC8SXQYCZ9Of
5XSSpACGsArH9eV6qFxOajakHXg1DbNC2rGG9EwUwUuZPiw0pTvR7mBvJybdgXVFwHCjj8iNYCOn
NW0SA96qY88QApoTSGb5/QYULQ/j+3Dwn+/PkQW7w/o3yAtsiwNQYxiS8zM8TvM7ib2CLOMFBM58
2Lp/snrCrgAei4ICpxhcmhnmci1cWWk0jZCBPkuFtMwy/gYTQa7whw7uBAPsfogc/6a1hT8GudVq
qKAJlRywyxUs2SgOsSTCUU7Z0YKqtQcu3Mt/hgf+tUONao+aMykU3WcaclE9I5rMuYrenSsg03TG
zzjqSmmJ62UjcCadQlHZ0rHRmThZXUhmSe1m8IzyZwo7RcIaVcmxe82fW5w8TB8AWw2dyw+CeBmj
x0d2nFnaIOLFkopPwe4n/B16lsBNADztq7g90y73PDXAaZFjIR2nUUCIIXk/49UVox9kmSp9r6LW
VteSFpkM9ENbyiPUH6kfaVqUXK7c8/vBQFJ1nIgRtGhgwXcAW26kbTT8f9DzjQ5l4lmhFrmBaX04
E3DCzMo61Q3/LOmxLiGjKC8Oj6lof7nnuaPWMkcIku6lyvGgP5oWpk1Mt21oHrxct2W80ap0UFiE
RG3FVQxET/x4imgCa2OuaAu7pBEcARThj687HMWGHejvZjn7/eopNd+7EHOUoM4Da0BwDOHqgbKA
jsHucz0C0vNRqhejwqud2SBOhtljaqmjXaoXhT13//2XUKxFdbUDSFpejI6k7tptw/5AChDp8kyb
uXWF6OC3xmODT0du/EvjaAtIwcwnubD12+bWqxuvh+4mWlj3wziaP+uXSAUXL6QqdL2FmaNngZsp
6WO1RymjJFniTW2TT/0kA0Jh5TIc2iKIpLh8LsxdkZTGVAqoxrwpTtAQ9wibC/x5U7y8w63kBtCX
qoFza+qDdsllfzRtZrh1xre47qTWlBO/15qGxe6og0nw6RFe/D0StPAWMkxsW0N05L99mLRFAVVI
fnJGCXXV4LUItHuc8zHvTI7LnczMnHcLKzoxylMLllZaltyirsrksqEIAQI0/lVwXbX4rT/TjkYh
iQtVnLV3M8Scf10RoZJxx+n67UMbCAYemh6sy2iDVQpa06+ZbACjsofxYOzziW7ejczQfXUHK5NT
pyPhkpm96NCi35BurHjhI5lkAyfCPDOwjAemJhlZsoPVQEfrLBKhapS6HEuCBmVNQsuHfsd88j13
b4Cp9MiVOX3ORx/4BDKyE/rDvg1lQEBA7PszYhSuENj4ahR2ycd7JKX1BHf1OltL5EXr04zf4o8H
PawHXZF6uQe1uEqpiEpR3F9M6lOJZ8TU+saEkJ51yxJIkQMmSXtf2oUn2QTh9a/ynZEEzVecZz4J
kK/UYY5ASL1uy0+BezfD6bc8UIB+soRCu+2Y0mhNJRgTBmlHneSYvzy6qM73zDhy9HP2cBJVq28B
wQAQQK+VYOJ1yjF5sBFoHOppa4goCu3DyTr1b9GgUYtx8w6lNXXwWC9LIb3+d15umclhoyaWyAY6
iEw1OIPcgMvDK1uIO3plUej7/kKwwNJ2jdD2FuxU62QO04JRZGJzu7xi6afPiHiVgv2XaqnzvBq9
T4huHI27RGd04MTFeuUnOlVZ662Fgq48X+h8wM6Sr/r+WXOwkVi/Lh6XQ8Qo0EXe6uvBH48mS+Bv
jsGeto+0Gd+7hwIsCWLxB9ht3/flL/c8OjpgjBaiE00WbNPtG6W9T9Lb/ztcaOKgamLb3tBQ/ENx
meFuZ5kY/6hvzSxWdsDXpeti6iHU1XBssFghfLTvU1dv5/ZHIZV7aqMUnfjOkEHix/64ViZMS3Zo
U5uREVl4gUNwcZcJ1fP0kAh22+PrcgSpT4mSzTdt33mrGJs/WoQ6ZhIMkiNdS/zoKcYqR8DUB/Xo
jhxO3xADNAXmtu2AErS0TEUKlYcRV7mKyND/3jjLlQpt28x9jJkCy/CBN0quCv3sb+3bmPq4VdqA
vOUxE0dxWS9ZNaPiywJLpIWESyrelS5G3z0mAVPNxgNxx6H/bMZyh6J6yjbcmDBgiaXA3P1eR1tq
4Dsi7IXaYxDaIjel1Kx2aYG1hGerKiW3V5Ea2dFmLU/AW+vy/yHv6njzIE6nrKYzy29KXX3N6DJI
k+1nQ6db72dfBoGeJ5178RyzovwrDmLVq9JDSGLhWVZ+uYLhTRTty9Pj5ueISh3frBBIgR2cEI7D
f8crLNXTCoiOV1T8leOv8jKRjyrI/IFzKCgQuMWvFOzPC/DJz3FWghlcEWq7h3XswAmG2GB+VIhs
dDCQyh2+sgZMY2KcQB+pWkHjQBoJlJeqT86wpndm5LJyf+SzwFDYgd/tacGiCJPRDgUnDs9bZZdM
5kcQGygYjQYUZC8SAEN2omXNU71CDN/gdcI3/4vuXch8RnRU83qkvT645gtjZthxgYp81N1mCyDu
teL+TXKT68/KF6N7i6YpHExNEi3hPUrTz05NhGUo6XZJoU7usNeD3eVLltCcoaqTcgYGFZBf+zYB
TXNJ/8SYlkFs6yxgWj3CQk6uesFgkx6tiNOYqfv9aZM71EK7FKaavWvaZ+aQ/oWxbgxLuPg6V36i
yISmVs+WBlOESAnK00SmE/rhymPTjD15PVnhRIP9BCaBv4RdQHYzc7cMJeCLS17/kIOhwOyzc59Z
DxxRs9tZaQglqT3ukPQGDeumPKwSvT7Y8fAs696WoRGwEtilgK2Zqhz9pY+/qlmFkKla0Xhnmrl6
e+4Dm3kG/fkxv7jyIrjVdiE6Yu4xeI9nIy8JJAsWx/m22o76MMbvubtJve5gmDNOUsXlR93Ppws6
ts+oNJQgILa7lMc9WIrSh9rjpb3Fy7QDz2RNu0/NwFWH89bY9A5kakjbj5CKYe4KZOyHaNV++NdS
YC4Exha12lz3Xk1CvUuXQ5QXTYUcUap+uaVqPK+OOfMKtzu+enlqDeHvFwKStMuXAoix/U8g4wFd
1fFIQvMsPYCIX94bXYo9wETSPBCbihRoc0zkQWcuu70gm8hk5JVDMFr5LFX2yydQm2s6hazmFudo
76M+L8qH0aYAeeVEnrcCod2b5kwH3r1Dbe4wrtsyazodForjm4F2sCFAteh6JFBmn01pvbinXSq4
Ino1/lfq14xvKExmBbnbZEfFOH/n50yhgQ/C3gkWpDYv9vGUM6P92e8a5QjYUr+Ug0PxNIf8nRJR
yF6L+KOeowuaqBNlEL8iQkXBRxIY0snXmIun50FYJ7ZQ2VAQsssv7VabKb9VnMUqBTRfuvH92NWS
VNRTblgyVzs78oO6UkTdClzpxWFkmgHlaYIyGZZFa34VjtGP6agQhWXudL5aQ4yzk9p68DaN88q1
K/zHaEQCvc/KkKjWXZJGSikZgIGfE7DokfKh03CE4azF3qqSFfUwI8QcOuwmx5rYE/mNvrNncSyi
fcmVrf+VZ5AAgbFG8h1X66aD4oEE9uk0kvw+Ktpj1tHY/3Poj9kjFbJ5YMuCqZdJwGgHfT/iZ4y7
fDIWfOSKtsmukPdXfD/jYpqqyMNAPuuQx+qHr9K6s0HjdaVcZVChQH7P2Xc4mB20yptVaHRMp+YU
funYDoTVFJIEmK4I6VftsYD+pPKFJhBtKMaIFiPzNq1QVpZ3cVWmiuCx3aeaatVGylc9hpUkdYWE
PR0Kb+/CXP4L5sfnVJfvwouIAz5h2fPrBK4grIo6JzhxsZzkXbSDLy7EbWcLHrDdYz7/kCN8D50Q
h8vjdKA9+yqLYdyhrvimxXmAMMZx7bQcnUpkLbc/m19ucuf9Q9yn9oRBJT+vMnsobCu9fr0OGLkD
hGrIPqGrp70AiI+5ffKYoD+q0/wMAnkji22yMgY2NkpDNbE9QrjwrEaljIjgTe2ROXjKqHM2P51a
YzWez2IEWG/5OBHFJorHgWLuRpP1Vm/tv8F775SxAAe3nf9S4dnRUnxmNrLqYX8qEgexRJtEq28x
9pJ4PufxiVUpsnMM7rYn9l5ULgstk779K8IJyt9NA3JgODymYhQTCBEFSUe4Bh5V79j8bPzZiafJ
ohcB3Sv9bU7aif9+445Ykrz/ZBpme0Rk5GPcDiuYE6sfNd7H4lENwweHMWKJrC1o++0UkXZeInuk
+Cf31WiHvSast64V5rxWJFC0PLn7lO/PEUl0KoKKQZDidokARndKIkSR1cnUgS9vwSAwMixZ+aSP
OMAuVxp2wMd+7JDJCu+DxaVg5vAkz0eM4illLl0818L8n5oGrURJKt6SUlp3VnyEcCgwjMQ3zwPi
6h3tFaVc/LKhN/EFvgUAfwIvTQWisVzLVSuPCY3QDdMlueqDK+DfcJxGTkIK5LVcT2gv9Oa2CFLK
suRly+yOpusboPPDOrFrbaHRofNq6uGdq9MOM3S7FTk92/+Sh6C6gKwnWJKJWeH8k7eJNSWaB7iI
SJbXirAZVAoWecZdu2XXRyssoRprkqNhP2Tyikv+yQH+XWjFeZoTbL4x5DuycJ5gm2XEMjgoaY/a
s3Q8KSFRoImHExKmjNS21O1eYMIlcxAVoATu09s318bV0EuuPOqaxh/rxtC8BjFKVGw+6Fxexv0b
LkEvjbAnDI29Zvk0MhHqM2Ue0eCBdh2gjlvXvKSIU75RruLo8U171fysMsCvz5+7vopwwMxdP7xy
pA0XXyAB8WsFNDcAgM9nhKOUymmas5/8SDkd1dhQkXwSDt6GOtkjPc+eCipxDKD15eDmPnCdB0aZ
eH4pqds/kjhWE/mdCWeeIYBtVwTvBidmWbHOBiF8eD08L+ctxCDf6c1+ih5TfaLQTzvxyhOpcgbJ
w9Nyw67faRx3og/Acr4mxekl/0APzod7WeM+/Xz4ml5kyHaCaoXRarnUvR2CAGjTltqvmIHI6eiW
+l78KDltUe7inn7qM3nCgmAcPqB1DwZMdIuVVpePVlCPZMILFrCgLrn79ayPyXQkM2Ryzjw6hf8R
sWxLWT0oh9irCaqvzKYZhd1hvDF9ydGotcm+NFvUsQYi2JLbi3nUa7Kaq4Ac6Epp2gJ0IDK+FlZb
Xpo+nM/U7ImOQ/FrrmjPN/9f9blJa9/jyKnKWTXwJW93bGvp58Byj0YVHafnBWSr9abqmNAdOC1q
Fp29f1jiC8OvIrmXqPQ4Orgjbb2WJ+lNNDCrFz27gCwDEM2iXfmNgQYv5j+RrPQ/yq1PS+Upqa6y
KXgO1UuXS0b4Qt2826u7kAKwLlXjDgfacVurss3wTVs3WevJZbTFrbqW/qHn8y5IYw2+ZMlmwpow
l32UKp2JmMtat4xeY27/tKkHlDu/jUncoK39+dXCqy5dx8VZZTuphOay2AGQYiJTwV48/ByH7O3f
lytOv9KWbVyee4TAQA2WFUGI/W+9P1TU/yXf9Z69Jj5XvcxdUhrg/aHbaWcLxIvLyAfbGoifrhwL
bgsFxNcTpDjACGrPutFN8z6sxh20NyDGU4w6vtEoxllpHcPHZZ6T97ulVsvUuAEiGSPbvJAndWQ7
9iczDjRsG5Avcx/QdNoABtfbEbMmfldxNAnNIJHoX83YIV296A4pP0eX6ohQwomaoA3MsolmilQl
kwJi65d19WAoopDV4dqZkD3in95MUH7z3LZw9jdT46+M5XNm+BAtKqdVjO2+88U2QoMjRKBBEOTr
Ayd+LSn5u8gMxQpAZalgYwGUBCfP1tpvKhx4wCTQxUlhENYJS5hOpcRUpLEk0Ix0wb50tQ7QM7Hn
5cFdXjnCPeJQ7uwBmulxC2hGvcwiaYwGsw3DyT69DZsFg9aQ0LE3sSfLRTfRzwXCxDLQuVZdGQw/
pg8kXL/I3AnRnkk3OjBCoTtOcxw2ulGB8iABaLWmI85jNtdFp5/CfvqJNTicOViokigVUv6FS/VI
7Y2BTkl61FisyL4/58olBRlVxt/eOc0k4iTrTFFPvvfM51FpVXYU1yje+0meNAVb7IEw0dHhR+Go
9Z6mefyWvPkopmxBlz0h+VXhQTUlTejGvy8OUcsYwVqFIp3TyNEMyJcBAY5ftzXG+PYLsk47n/yr
QRgCqS/dQG1qKe5DxK8DfTuxXK0/Gs0Ns1sZYcJM9ujOKuxjyKfTY9LPQA1Coqa8wN9k60Cc3rHg
HosM8AyXLmVn4cC3kwHjB7/sz6CvyjoDwB8lY7W1+19wPBaxcg7nlCcs9KF0s5uCgqF9TvH4HtHt
X0H4CR3b6ftiZytSUv4mBroR2i5e6sdcZ7dFNSmjnBVcXb7J7BmvbEXHWf0t4+I8FE9MGWvaLqJL
36sXcWpeEhJZGILMjw9s7hsW6vUqjdnOR2RN0XQyKwszUthYjzt3Rl2xkQvhj4gT1PBgh/MxicIt
25kqjZnhOTYp4hnsTUJuZ3IMIAed1BFumwoU272UoR6j7IKy2cF7Ej84dnW8CBZIDjsSTSPDmlyk
aejq0OBpT3MLPMkrPvH6y/l5lVmxnjQPHNbwSN52q8XCDtRWyInCd+Mj6aSUoOJAifbeEmBEsFQI
Ussn5e/kU33x4f+5i5kQoeQpI1lyv66/j4n8RKAJnWPlN9u6pKlUWRQgtxhOKx2cq7Se32hhKufm
sHfpYw/jBjrDwszc+pGBifqzUXZ4FQKlESbSI0D6aoAjqol2O98oqS0cYOJo77lAdiHTMVvanqup
87+fbmzOzk+SZl8wXeWHTbuRVzzF9wDiPAC5wtKR+TDZOow2ktXfckMRc43NQNsuh8jssrdCLq9r
iEvGUSP2NrPXKXA7sEGCrayE2/vvlEnCPIfLfgBxUCpNyykV+KiNf6x/UYF9J/V9meFpG2kVE1GF
iSSrLjfo2uwO8DRNZBXv/Pl/6CzVJ3N0yPoReBF0FG3t9eHdE5rrcIKOI/RqkPWd5FZLoBquSpuI
Ew8D8uWNt1chXBRf9p8bAg9fe3Fv94E5KtQ03Y4WBjUF3rAPsxk7aW2c2jrGODogO7WeUVY/OeTl
LBYn9WrWhTdxYHUq4UhJP+JrXPZlhH2u73RYfSIY7eCpg7+2F+62BF5E3C4oFNmBtEAqbUzl44gZ
rV+Sh/IMpVQmfqCJEwXWCnlTZPQ7/qiIQGiTQwkzIoHKPz63RFa+fHzrtv6FSttVDW8JKwYKO6wc
4sVfkbqvsRusxGCKAfno88N+xc1sDnNYpJIPMPGsxN3MfsicFq1dhpnygsm+OlTUhjkBohHXVOYl
2Bjr4SQtBaF8HvAlol3605M2PvZIkiQTOZWIaf26KyUusprJxjlhSPMDsN8Z6wPJJERV2SmXI8ke
PCGgfiUGywgOJw/3+7kiQ2/CRNhCfn97E7+TD69yD4eB/reWiW6eIuc9bLasZey4Xdf2fvGdxKgT
xxkne8bYmjJGLtRq/Bo0Z14zdrdTcH3BHB0WI2yVXLWKAsji4qWBba8y4KY/NPutqgNkEDrgaThu
gGunjFNsKEvudbTWPStS52sP44KxPyddEmQSQwJT+HFc/5yXKnc366zWNEBf6c0NrsnW1wGVOysH
DlMgShFaivuGMIXLZNpccdHKYLdWl1u8Zn4vLwGePjIp+nqyw577vZOxi0x85d06o+NtzTMBZA3t
Tyx6Xr5/QZtHQ36zz3OFn9J0k1UXmbinsjSExNsI/RIi0KD3zzhM4douIx2GvwvZJfWaTcMyrpkv
iHHxLl3YfpQiHgbzzCblA7VZ6dsSUazQXuS493f+4Cc8ufDREHQrCR6LZpJY74JQyJs0LxfDM6Nz
bGOWYjBTYvokdbC8hxFkxduMZ6KDmgX3NdSS3AkohIhP9p83fnmLSBmwroeTLy9J4ZbEWfWft+RR
4ydtlowNDFQAULbghJJKk3n7BrCWjthq5n9OhLwVZf+/+H6a9/WeTAiItRzHeu3z3azIM4eM7Yzb
asRByTb8vdO0rdMLXUItcIjUYD/2h9uTagrAN3GCn9TMcJGKo1cQ3YCcAGga3ih+7bMopAez+ked
8Ht6Z/qXnouuMbQZlWZ6NITONe/HubPAGhHXXXMB82uhZuU8rlQvC8bnqKxibhlZQjV2U8nMV7n5
Re7m1jkLYcI7CUaZ6TiWCgR+Dy1Ki44PS5SisjuL9hQWvgxUObreol9SHyfvaFL1b4XeQF99PZpU
TS3CJkkJ39RNpRANq3LGIebtPuTvzLYJJVl523edhz+ag65G4yUjklefgsVbLzgFVhfuYYXWsy/K
0csYbkfS2kPJEqTIbj8h3TKy0MMkJ53dnmRZzq7tIRYnfEHSHqRyKNvnDTrT4yszA4j0b0NCvRYe
2/ZzYQhT0dL3WIeG7yLWB0+zam2ZvnbjEnOIadbH4mw1//KVtaerTKC3cqtv7AqBTluFC/4eAA3m
9IIKghLU3IEwA9rgjvQTwSAHwykpagkoGMetvstB7HAhRuuMGlFAhBaXpUPj9kgYpYwqsW1zuGvj
fAuTUs/hvVwpAPGC8xY8uKNvrdACT6PEkyoMEmIN1ON+6pojGcnDzzpBbnZ+HpjqcUJf/Eupexmz
srk7IcmbV/Ivi2F/ycM+q4xBhbymCaWN2mKHZDMKqrsAyQnqL/135mo4K3P6Y1SwZAHiDbROX/Cj
xBC0x8qx7opBp57OIlIdtcJxkwv/NtM02k8YQbFTOiNo7RJEydDJ/bDC8Db6YpYZx4kkW4oU/fZI
ZWssfI6dvKKjI2YdLOe8N4QXiZRGBgDVjxzEhoTiII2NYb3SkA6YjB/3fYw893F2uFKzBjhTyb1G
6+tPZ8s67M4ZZIWCH/uK9m58RZpUpySSmBIzjf7u8HsPF0FjpDcTsLMyQkxu2BYmP4tzBXuEAyKd
ltBULNPy4U+1maPukMAmK7G8xOhBwr6Jph2lLVLA0unV8mNoxg/84z+05B1auFPEYJ5PIr9EyddU
t8oPvUtLz2RWeOg4VapeU7gbpJzMW179ysDjTmGfo/ShDd5KimDdc4z4p4Vqd1M6MXXmzu+T9Rfb
266hYdlUG1bAvAA7zPkV88i6hyaoStCuv1q/5H34/osOAzkSYoeveiVoZfGflF6BUj10j5KWqTxm
4tnJrTSMFA61+9xzn1yT6CDGXnsNjjksO9+jLg1sw5ZaN5BTOIkpNXdzWIU33PBABnJkn8G1EuIC
ekOBxKXL26zCsA7sbnjuhV5/YXwRUTjdJjUvqwqJuaetfio9rFNFnAYY3216Sh8IC0aa1To9yT6T
D+kKH4EHPmt1pzbX5TP5kttk+za32N4oqXs7GfxwFf2RJFC3FG+jO1Oq6207J+h1aNuKDMm+/EVm
f1IMP/AMlH1RdTaufjz/xN5Vf9+Tq+FBc+AIykESxwaxbgxhT5CAIyF6FkHpmHemLD+vYvw7ysw3
Ymze54QJA3pLJnCoghfQETRLZKC/mRbPvhhOcf/qFCipkxRiMIYBFJI+7+Wtmd5mYl7HUqT4E4Dr
vl/OCV0oyR1nRT93zRqsyAyRbW7fCbz28e5p3dtTYM/w96/FS1GhZxGZb+JQ9hgFZ6rTj2GL9I25
MBp4KHK+Soh8DcWv/X0wpGhb5kaFpuad8B7dRxI/izW6hSnd4AlZhEt3dIghXbnX38CQ5kt7IPic
o2SJzJU1/EtBDMP8PgW52ZUlb9O6KfUnb3O5JHhq3jTx87HgI939stwgIpRPySV6al2w//R66fRY
T+k4FzbEucGZmfY5gH5halYr3NKhkDsw1XAsmc2mgyBy21x6p2hEm9uWlMl1Gc4VIlcxL7vmMk/d
dhSDgSz6o4cwitO2wBe72HSPsIlozfsUfjiEBnHSX41sp/L7uaTzlzo4YakYJRNG0V3Sxgf+y/DK
0WqlJigx/Uxddm+6Ifin7KwVmDKU5tP94Aqp8cEHd4UbsezkJJvSOC18BzxArhqIHhR9+T4Zawhx
VZUvXvabNEUSdTzrFzRj+SqRASK11KhQUkPqcayIynkuhAtZCL6NbmZGfSw3y++wdmZ/Tcpwxqj3
Q44wlVtubN6CJBgNpyQ998j7V/0F45TkHG4GOWvsNkuLNu0BXSxrPskOGiGSeY1QDA5G1xPq3KE5
zS1jK+tzm7KoTfkLp0i9IIVtlqOK8w6O+JtPERtBQlT2KZ1s0Nl4wZYjTp0/SaPKnnRfJUlPAlJS
CtRdBCnJPdyRORWwYOfV8BLeJD0VHJLhbMYvMT5XgNqlQ+E4wZlNlw/OCSwAaIolkiKPJB7PBuPT
OC6aRE1HY8UENozU/sbgG1DnVhnRyjMx6/JMTMRyOgMPELY3T/bwOOKCvEJoGBeozTQK406X6ECJ
ew3U9RRaK5o6X30QMHKIu+4EcZPEa46mr185oBRKyaoQbKGbPDwJtfzVEyieKtfi5gWrvD2jlDV6
7T/8Y7Sjvjo4+q3wIiqRD/GktltNjasnPn1NQ229mXMkwElmA9Ial39kh1zzuDr2gB7qk6FomRp8
mp8egbqkwcugqV+Dd+ae2Cn4h77QpBCTXVw2Lg9GI7fHqSmphShQ2n+vGR49xMwUgmNJExr4UFIa
RYWJnDjncLNsWKOHaAGvumFUynkBMG9/gAPH2eoWRAUgfoZwCO12fXW+IGM6KguYEU74aM/BeuHt
679njIo0pZ0Bx9pt1M6W+Tgfz65GHXCsqi69XstLx96PJY9T4OrU9nQe0SdDWjJzbU9AsFMGTQDg
BBq6T8Y5XnYHBuE/A3T7Gf+7cbW/CnaLUMcz/53OdKkVKWITHeOx0UtK5Z5MqmtBvklU2CcC4TOq
6UQFm5Cm4PklEZLjBxzHY7C7Eq+B8+OSK8LMfkhg+2V/8VrCO41TvbgAEwfLt0tMoGukH7aM4RPl
DQ96K3R7fdHkMsI+HDk/Vp6pfLbKif0jTmTeO8aj56NWlURahd0PO2Q8eg/qpGxiUTTRy7mSruNf
UNLO4M7HLTSWh2nrZ+07Jo+DB+/L5ceeprwgUIvYibbTXELDc3ESPR3rbxfXXy5U9ymYA2DpQU8x
xE8jTop+NMaKDjhPrINo7X1seGwZTuR9IFwJwutfM3v6K6JtksdEzyjx/ogbw7QUVNMFlffO/uaW
PtKHeDF2BpUD7ZxCCbLn0vtcwaUwA/6ajUqVmTWpZQz/QUJs61WTv9K7YD4TMb2YtwEkk3QxPoew
d1yAyw9OiRUWe6iN86xGlsEd7tsrbBMVIiq3E/2xn/P9DSOWQWk49RhpXMGHBKZM4k7SetZ6EejK
SmDVVKim8a86N4/6wUJIgvhuhyzSE0V6JI7P1Hpss0c4khlaxnEKiJC21q7WVYaoS5EUOHJaAZWR
PUP3fKt6zsJFh8RFqqxFaAgDOFINBKE4lZAOxiyxUrqohZn5MWu1pwrWu6zPbh+WGLKFPAmMb85T
WpCnS60Ch+7FIUDbPRBTj6Zoh3m1FVQ1zKa2qruLM3BJlI6DLDxspSv4n2vZQlu7Pjb30zqFiY8b
XkIby5iIeucERygW4Gw2FK4UOC+PuVk5CrqW7E0LOsiIUYUFE/6nHdFKKFOJDsj4iCzf7JLI4UwB
fVCwsWS2zsK+ICF7NC/k87OoPVgJLckmdg1/DlqN2WTpF0rN31wd/jXs1enr7Yn+dpn6caTSPQv3
VUMjt4YCNZ+8QFl4GdHF2t2SDVImzWhbm5tTaefTJf0o1MGpQEaFle+32h4dXeu+xXwRpo9OnfSZ
7Qdic3tHHzE3VWJmELsThbQU82QZ2E+AmEtnST7MqEvqzS/2BW+ugVD9unWrIxFHH3urcdejBGUH
e0P3B4FKR8LDMsHKonqmZwIb0ZGClpvjjaaU1+idkDA9Rf2oNCFJTohPnls6w0fbBMFM6DasZ47h
UKVHvC4qYyG7lCy8Hv8Akjg4CrHHJej4rtMn9qYpRijBJpAn4i+1+OCQCjSXlNFt9WjP77Bwsfj3
UwOmR6z8xO2ukxuBZ/yP3XTJ4ELGKjyBrceKsvJJRkaLB0lI8HoxqL0TZExccESQBB7weoAfcbtm
93Psj5c5nlevuqkUTFGFEEMC4yEK3DXsyKlZ1xi+UaDBPL/CY6cmC1QwhS6GWuV+dlG/sS54C3uO
eyehaYlEtgx+IoEwZqae0G2a/O//+HVkLGcTWdQuNTUtyVM1FhLBPee7ndFEgBoPJwsD/Ki0RfOq
Q2sg1BGfX9jeZ+3VR30UYGHzL7lcCWCGpdx2d6Ut9dTbtzXNxt3nB9nTiOjm+AeKX42vNMcrLQRM
/0vvqOfTm9ZJJdwqdYtGQi1S4fwftlatgKLArW2/6tDKno+1FAPecdB3N+pRabaRhNKrHZR/i83Y
3OoTqlbKs1emqOIJyspLHP6p1qBZuMG1J79eP5N0dVCjLXvZRtx0tYfkPs4DrQlJvmJYpL5IZNB1
ceJKMlr66wMhPDoqnfDr8C3+WUUbHSn6fmSehXqmsO7Xzh33PbRNJSPZcgAupZUreoVLSqyXfmhd
RkEWro/sEPnHBhWowNZZFTwQ01evjfcHoNtZ/TO6gXxd9EZeOkQmC6qIeMYN7qUbwpWIj8p7oKHT
snRHfye50EOTGN0TeMrlXl/EE12Glcz3JqEYP77aj3sBMTRXIHJC8BkORdT/DyGu+BIs+3NOhY0o
jFpFwU3YNi1/ZctfrodZcHyVn1Gyhy10aA1e8s6AOWaUrxFlFTEG154auIFuFk+YA5NYIwc5WE/S
IycKn9RDYGRKEfzz7iQatUpmE68vssTSEFO9oHlQwC/FXN9LRjrVYDyiX7FbUbEjlAuBgmwTU2D9
qIuXfNEI7kZGZ3zQsigRNtjMO2ZB6esR/zTISz1/2PB4xU0utGstrd24BK1kidaSyju55zZa+cp4
Xfuk6WVY022yThp0i6Ce7fEs0kRFSEkmPU8x8XqzyqhoKrh7UM+A2foqULlOV/R68tQgRNYbW5Bk
a99RT0seRnCEHCn2xoFYeF0wcJHsldwksLUOmXxNxBDhCWDZh5ZMLB7tWqPaw0Ufi+2KIF9kmfHu
PZAZWabZvfkvg0rGoahakEdWjB7hSqxOU6g02dJbHVwarCFTZIGNQnGrGsLh5ekwrC7NzusjRHzP
ZnCJuajM7w4MkBx9VKz5+IkQudRuKPEjivU2pC49aZQwD3h6r4pRdllCKeiWXGi/h3zKVkCCzB9g
xHL/brz7OXzKgULpbU/pypBpbgjgHip62D0RpZDIGib/ATA3h1QSo7fwSJ+5tFdI0Ki0oqEcF5Jl
9tPshT2+sc0p5jxuSEwdpF45nopfGh2Oa+OSaKeSAiC++vVjOp3MSHhYTILa/CEihcVFGaPMUR1G
iJQV7BagJTqtjvz06cBBbfOdEuX+0IU4GAgAD5ZlvYBM+D7TJ/o8VtEYrm+Rne0FN9S4clu8S8p5
slZPV01uUi5npRFuT51E2za63nrpTHzJZApTdCm83IyynWRByV9ShxEPNQRDByIjwhHZsK1iJUtb
Cnl2FPG3j0E1KUzQ/Nx5dJGF8rxdf3SC4q/cF/cu4NkxaXxUfHPdon6NS/lNCIDp2gbFPjgXY2V5
4xOkjLBg1QFHfBeEusDBp0g8iW3wGWOzQDl7G7q8kqfQLYuK+KlhQ5vA6Hk+2GqCXoasLrGpV+c+
PFazsUmtX/OM3Cw1wtPi0Gp133iUl4pZMPs+tnWVTwDgfFntVM8QEmqKnbOX3UIX5b4/fZNjQ3un
ZkB3WP4j8G1JjCiE/c4vgsjSWlPJu8MffX7MzFimOyN3UvvqFVWJPYFih30Pm273BFLh9ZKL5LUg
54vHU8oLcfk/cjGk7GyYAq7FRnIZ18Vm36m2KhI+wLxi+p18nmS4x+C9WnXi86jSexD6ilHINqfH
E937NiNWPhRHXiVE2DuZ+0Qh3IpRolVWJZTiJlZfxfpQ10M63LEE5JvstBBj4bmK8tAUKgU8x8KY
bXyr0k0S8ivqmLoV9b/EmN8bRDapw3ZQewBFUGkcsuEqrHFdB4b18CrNhzaNTuS2Ocp/di6BlQjr
MlT79dO9SViyR4Keju2aGj/mbTSntnxPsCJbfz0PBdgKwopAFYtmq9+hJ93aw1EjHjXHKy9uAhQ5
lk4fYUhlmaho1+KwMo0GGLxZJoaMp2drhqI4C23ysl6lfG2pC5FY1xZEtrhKsZF2fLj24S8uFs6O
KLQNH584s3iPo7rfaYHX74mqtJcDDtygBBuGIR3aWUoPuMiZdMd9OHhvLbHlhxtYV03UQrohSLv1
MobnRCf/0lqpZtdly8sL9XdGZ3yrlfb/RDGcIbESNN2/VqkvPAwnLAcGhhQAapE0whI7RBsvrpw/
RDYORSmJBOxu0FaSeOY56xRodG72idLy+lNNxrX/ogin8xQmdAlECobQ8u3VekaaWMO1VZZg7KqJ
RKpT10mQUUdmlJw3V0WNoGa/N3dddSbLjSH67ZszCbAlEKGuTehTX9B8FQhRn8NGzNUAEwn4ond0
P3apklG5vkyGQzFYgvG8l1Uj7VQV03R10P2EY7UTo9emWlkRmEeKBgmGqoPrBklipbWkGVA7BnqW
bAlMqd3VE4WRnwkp8xYDlYe4E9fxCdpf77TgOMjHqop2bghyJk8nAdmZyt1D8ju59lrR2YkFEylj
W4KsY8+PV75mxlh6a5KvfpYat2v9QlpsOQqP1vedMTeFp48ZDPwyRYpEFSjZDKkvphR+AhIXaEUI
uK1y7bWo4P3O9rJHw9ebWp/lvEqPmtOOqK4sWuoEOoynj4Epd0FSgVM02lbbgZVOvXI7lLaELjgx
/zB1pAYZieYJ+sM1R2kPu9FZoN+ANmW3tTTNSNyUHAeq+MXmXZsZAzIHrGIxfv2lKa0Dvb3UaXjV
90r2Ez3PGHBr3+MmGhz/RPdNcVp/lbKFcJLdSIrSUL2ePJDJSMWEUQjNs6D6bdVwVjDIJK1blHDj
FHoRdzaLYm0JwFZ9QM+z6Kn4r2ktqMBEk5RywxQ5+b2IjGJwe4bS7Lm+Qe/u3aAon3Hd7wmf5M0r
qSE+fR3dpjnY0LRBkchyHLN647CppgRxp5vXneyAIbo0w+imYXJ+vZusHlASh3KttDQgQN87FPRJ
fMsaNix+V258B1R4/qaA54xF8NdevW84a7Bu215f0XQb88OrpaSZjqOW1+fk+SbPdEr9VQiGZFmP
+OYx1aS4lFDMX8kasK3V3Jk1ZaFDbDSapTu28z59u3jF2GEoa229F4IrAPPYhrFmae05hYlx9Qmn
qr706icOTcrICkrysRn2jV6iEpyio0nyIyX2KoHpNOVOil7gu+QWsyeWyKtSzSUu/fePbWbfG4Si
2cXFON9TiA+WyQ00ovcKKQ1CPKKoXjMmcwVH/oQDj8swWaSWxMpvSyOQ5YgZvi/C/VrMCiYF7dJS
f2x3u8tAHaNVVeIS6bazVKGM3oxvDpgFr1UQmGJstowddiESJR0vbTMr27GTN6aQ3mgSbVS7Am2i
zmAb3csCtpnc5Um1iBipAcUJDYfDhC59RwBGP6KdJaII2oneQdVBuSq634bDqO95AJf1laO7wnxi
Kj6Dr7EJiuTDZMrsnSR4nmyP2fEuxTJULH+KaUR7wCzNTD4wot+j4bFVWfRLVRdUZw+K77FxEBxW
l3NTyUKG/xI1lw5t01hchPy3ibF63kN6mYYEmLX5cif75PXCbO+dFc4qVllMZpqX5+q5zbGOPNiw
HT8OIGWMYsomc7fIaqKQI22E+loKru/B5aVS8uQK6pMe+uddOH20MAmJhJfSIxq0H2cbNzDUkKzG
rIrGRlNAokhaehzQPKhLshUfEm2y2CL21b4jQeY9Lf8iaNFVPB8iCrDdeA+tsJc63D0Ipx3yLOjS
PsRYuGY3Ep6EQ+duoy2Xw1SgvjNeU8ONxS4Dsc5dCnj9Q0JsKkHOmEwY/OYZRwBmZhDekjbm9jmQ
r4FItO2CNAZcBLdaIvG9jTAZJMo+8pTTntMHBAxItFBaRXJdwDLLKCAkoat3R9u5QkrpAYkptOL4
Y2wiotLoI0w4wB+BbjDw278BUGrgXqmNLqazxWDmBkvKRNkfAGIPGI5C2iI3Mcr4H1Nx8dWsd70v
9U/1HXsqmI4xdDRxQrIuQxo7PXbSXIJ13eam7nrl5LEKztidYqwKlR2wV0UblOr+5PwtzSbEPmB6
GGp+dB/EBj550YGyzgITTEKnKPLOSnElTZSron4pJMjJUVo2ByEkHnf1lj80pXcVmfXXs5qGDkJ3
Cb/TTumEKjQ0H+ObdUQVPGFNEFj6YNTCl56ASudM6VW07I8HmBcz+G+dofL0DZjbWQ91/ckI8DT3
A2hHPzgvTjC/7VXdoJ+dYIMOcADj/TQT83R2I9HSVh7oX1ctB296+39Vx6/6/c1cyKUmVQCAkCpV
0p7RTZ4PMAoNmzso5nuEFPr9EnxtamCYA2g8oVig0IasWgA33Ja1SuRr8NzDHn6MGDVe+sZnkUta
g+7GVpyNXp3lXgMpd7KPHVRLxkYLi2qmb8LIJNDaQ8Shk3AhBB6yASrz/6Sl3BnSUB0Zjtx6quYN
qrzXSbxn0hUbPc6cgI7BHPTXc94X0VVR0WkROqyXQZYnuFQUGJdDDE9Jfmtou+cEtOM5W4DF0w+8
EQAuec84DILEChQDJfTuVhF0V+lsldVzo+0xnLCfMBVRIIIMPDCj2jVK6UAZSxU9oKmftnIq9N91
7txuozzfhGX1+OEP7Qk1VrZaWR6ERK2m0eeOYnYp0y2thkidFjiQdhcsuVhLS+0uTiXHb5OoU2Ag
WxVAF6f9IGXKFy4Jl+HCXN+mIIUw6qOum3rHluErq7h7XPdJvVatCZJHenUvs8FVna0uUoL1p6fs
2EAsmEOjg7wqf9l1FVCmQ6VW58siVAt2IZyGJGx1Y14jlFAWkSzuftlHaIXRpGrTxjLive2XEsWP
/pUyn26BKarYTGcsiTJpRswS1LY0auXjVUvPaoV8JLb9GdnPKXW5msSzwJfwwv3ddUJLu2IvPoGa
BJoXCkK07jD3tSbOWO3zleUOTk1KNGrDx58pl+xR94Pc61y9PiZFLqmiScOE/3Re3D7Zv8q7YuuD
7hUObehgdvVqgi4FsXkHD9+muYkBfx5X6AghdDnk/jMULtPfrphQ3q3kPshpBJzrTkaoz7veE+T2
SDgvlmJfWykCbnPr7x9+hIdCBiS88xLkmGNTKkb0HDZYn6i5WUl84UUVrFXuJit5M2CJ9wZtpZs3
nIaYgTASC6BvdhFljiwTDX2sDltmmOSvbA8p4h0CiEMegH0pERZ9Yt5+lC6iH22TiHkrTXpFYmte
YhzmTlZ71/THbVMJHb4balOqh94kwbXAF3CKWRg1Mv0LcoFkPtfZ7YwDSLZ+qQyjySaD55JEwNHU
LGcTZvSyhq4vsR7Wis0BgUKy85iBb/Vm10wdZjYoPMJ/HgwoX0Fg9oQGfdgNxystq0zXHKkJ/hgc
0rAvGwpgCkkb2LF1MSEZqghIS0/EFvf2U366IlfVOBXLeBdvWUAwm4UmCfrUsq+9730CYFMVM8NZ
m+ZX4PbD+tgnzU5ZtLP5UJeohdmsXODCszWotNMUjxHo6YQTuZFSwX1g5KSYh5I4oizuwG/zYuu2
5w1cziwxgAFtyhX0RDB+AkxyfdvZavKX1Jjv5BzZE4DSTIu1CFlvVho8EJ21Ozua1xbEloxCqRd9
M4NvW/acN4reUbRrG1pYDHIbOUKvlShlvtwaFoOWOKmao6Qv68D3bbFRMvQrm4ypMiT0RP7kCJyW
t9lDbxnygsKkP7nNWQFNROOV7F7IaNEuDtVw7UNTcDOyXlRKuqFVWmYWy6i8ZHwcwI2NktEXqgX6
wD0DLQNBOwOJ5zdl6R/Ne7IB3810ETr6UdbYkREgNkOhAFgncOsXMEm+iVATseBPnFsyFsY5oXB/
NDUuBUpviGqYAsK1mcJwIuYR2hfT+XxG/b9oYBwKJ1zEK07meqv6A+uGvrmnIxPhrELMzeuS1qVc
FhEwgopyV4366+Bv0y3Vf9Lu5cmerIDpLSppwh5NIsDqxh0q+Q9YZgd7yogJ7OgHDeEyhuZ+F6Ja
72mb5jqUr3IrojVsp8bNHDnbgWD6oOzFVJMadiYzg0mgjh6j8dn+lU/92wacYcvQ+3S1kw7EioQf
yFFClAud+yU/jj17+Uy5NXKx3OZB0YKdsnb5kcnlzD2+QxoGmFF2LJjVJhWDFB9oJ/xItHv8fBvN
03mMY0qm8KScdzc53GzDD+Eq+p1Rx95MNDN16LW9e+SOpIHnnfaA+f/+RejQkX1+7EeUyR0RiWEQ
/vrUVi6J8vmiS74MroiZ8nBtf8OM0z9R9lDxw/22ebIJDa43jdRBy1zyXWEbqB9vr7OFYl3z6O7M
0J+l3YevobIVr+/sepWoMYuyIGwy1tx3sL2EgiK2Tu79xAkVdw94/Dw8dR7+BxsZ1NuvoqCmtZg6
1d2mSPcBmHfHV7wqg5o3xIsGkCIMAcrkewUI4/ryYHGnSsdg3+jgI+qB9Nt1lwGSdcsmqxb7gedj
t/X42nBOtTyVR0uBPnZ1EVrp1PlYgQo7jxwvdkzVelAenvhrTGd+Qt0ULwHL7rTn/E7nkvmKofR9
v/1kl8KTMn/r9hbXxY095k7/GY5ED1ee5CUIfdthxOsgpdJ5NS1R+ubvY2WLicgBFpFK3S7YRmM6
JJwprs+HaDOsSe2nHVqqXi6CPfP0JHN4gQ0wqwLkZ9/L87rYaT6FWld7IKHGAnwLyxQ1I83o6XPy
WoS2a1mahWS8NA913AfbBhPnvPpac9O8CQ80oE4hqrRfZJxUzNb5QTWrh0lElMT3SqqK1u7JfS0R
KTG/TrTxyjWGX71b0uGbfuDWJWFhNmO6acrR5x6dcVMzwk3SLcZtcQx/X/ebxkaCnIUvFm3E8lIp
U/VuJC+xinyRUI60rmxEeb5Q1t7jXfjehQOLGybLc5egH/TlaSmihfZuL+Vn6Jkr6O20sGSqQ2D3
ZJqv6GGGW1f3nDhNQjlAJHQtyviYxTrmtwrPyx2FQURtZ2uTt4GBUw0MKRUZ04lYdyOtBAnwYvOF
fxzjiysAOAHcy67F+TuN9fdh0gRb4diYNWYEdiQCQuz+JBC5fBp0NzDdQBeHNuqNlz10BXsnJoRo
BLGYucMi7yDkUiZ0ozBN6lBEn3I1Xgb+8l/GxCOGqpx7tOC/iaOjv+1gqMLAYa5hBZp6/PwdtjMr
Gzxm/Dfnna3h/a7UEaofQ6Fz7jh60m3ki6/rDbKEzMqvWu57GM7zxOUxBUE/yDIgMOweVGzdjFuL
lS6uRJXIYw29tRiez9SkEXz3/E/vbZpEeH6ukvHRAb0f10i7JtuwnrJNuyJZjEpMSBphl2+uMkC5
SmCivzQs8Sq+4eVP8WlQ/lY6R6lj6yz2jI/Lbhmh/MCSm82iXf5kdgIQNH0Z6bfC9qvT1ylWydYg
YDfOl6gLd2W65jpaUB4ALg2/2qoeAU5zRxdofn99U637OaqDF/SCdjmg4vQ9GZGGwtleRMlLOl3s
sHqtQAbKq7eN4x3UuIY9aT6olAwItHkQtYQ/6y0hYUWODp0Q8PomzJWutr8OVozmhW6CYaHk23F6
NZ4zdx/Xfg5KnbjX1KFj9iF/EyWEfNU0M0aSi80J07nAll/5hLdGpkDaYrBIOXuUiWeru7nlNiVM
6LDLBh3LOWrfcBmfvWpb2k7VUX1WmIzbb5InRdQQEHehTSHeDTQygXQOgRGwgrUoBNL3udhqQIDc
xyONvTCsXcC0rVVM5c9oi7NckbrUiPWIxrMb3BsdF7mLyTOk48z6+/j1JrS9Gj33u9bZ2WqlWn1p
Eanf/qb78v4G/gUp6jA3TTZzN9DGG/q5xE3wurg8TpceLKkGPYuxz93duOAIkHMqy0TuUYHHWedj
sU+1SD3FaYD2cgU+ybUrl4eHr4mgaoRCgzqoH+l5kUnSNAVVQJC1COS6BETy2R+cBSNp9TG596NH
AJ8vlxv3AvBrx6zOX4lAvXK0HN5lx/Q/ioCszmOBeImLW1jNHxVGfu0tejUGxq64H6ezE/6uuFvJ
ckwb3nG8tzyS/8KQ+MWSE30WKQHnvFhD3SCSj8ER3daYPC9VdxmLGDYman7IyU9mcII+1R0aXZP5
H9OuC8XvknUomH2kBaUMmdafFIlYllPkztFeFUNzeHEPaj8QSufQmobpioG2LOpodct3F9SlzZxx
QVlQOgAGEYLhoM74nlWQxoRsSGhdLkUpWQAzvliGkTkWwMeXQHGgLBaRcwYPSPXiBI6ublFsGJnZ
EuzHsbc55pvETQvAWnkoBumey3Yd770LyraN51syv7JK4wV0SxURC3lCZ9Y9VoQfzywKfiXJUdvE
RP+OVViknadwKLft25xqzXI1kycG4fzOzF9zLse+fABFIcmpRfcaHO/XzN/hBT71J/2iH+1EmHTB
YNbAcqtreQLb+LF8an2M4HEU2ZzVnkzbqYGsUl+86RZkoIJ3G6ULWRUurbo4q5pjVQZ4BvhWttz6
5c9je+14k2kOSUpgx1oud0enoENE2HfIULO1q4qoW4fZT2RPXzJ3sTyk05uGZn01H2folgEy2TyC
3TOCDh7HmlIzayfsDgc+jYacNcZUTgKzysM0WlF148g1DPbc0w3XddPhhdDercxtUuIcpdpMK3w4
shF0eThWeyLcx7nWYfiMApQZteGb5zbNaD1SaNXu+sNTxnMIRe8TuoWrqSZncp5ETBaBsAlyuKNC
NcLwMIxd6//pOnw0y4qzZZXUZ9SZXDhakJuctxBe1fgvkZr2Eum7GCkWFsyaTYFMAkjv+JllDZ8E
HviWO1nRDsjJbr7iuvguS7mOT3QSjNlsEwKXZ7lvVwOc297SsM3iHmw8pfkBpSIx3RXAbP3TlZrf
8IEwpn3uDItWIeFqPF6dt/8doBnrWCnu0QxJ/bHpGr8JkUSukoXmBNn3p0Fr3qpQxxaxghNyTjpR
z+naXuXYCo6nvTd9LinH0RCo5eWwY/cORmAyTpd6LGtCFA6hxH+EtTbrKMoCxVYxnw5fstr9/re5
5HPn4WRbkDL/1M8Z5CIDC6ifca4P/tzsTuO2rDELL1fzOR7yKXxlsTeSLebUwaqrBIFw6H9Onu8f
+BtwH6rOVcHFtsgbDTVut761W6tk0nJAekRTn6yLkgQrIxa1fC9gKuif+O6YxrZZq2URLcVeQ29H
AdPp+uAv9xBr6IvQXtX0qMqnDtaptw3pqY1FqQNjhTFlYs2RW9wyLKz/zUUOYOMWPjZabOfKgtp2
ie911FCiuVNKZRnT9XzaGz+1gYV4KXzrRgDAZE+zC5s+1C+dm1XT1BfoRa3UgZca3QUEpU+0yVXq
goOLA3kZmkL/7QtAbXW31loUtuFlqIDNivULAMjlreKveUoz6CD3T/xjVk8QciK6ZHm1+Fa0I6za
WeNG8Q7YJD5wbTyhuVXdCt0eAEivvohfl2ZFM5f+wb3HBIqNps+Fa9mgM+mBMcq232UAyOGEta0l
LPlFSBST45QbUGl2aNb5qpjQS5eCsIYxfhUkm55w0eyM+Y8RTKS3884juDasP1JALEsT0t7GdL2+
oEgc9i9bqakUOEivPkllheOYv9m1hznqHJkOEcPBz0L9bNFE9wOfZqOfw0SXUHX0vVIUU0+KQxOm
DQXZpWGMWE4Rp+77y1+59m8HjK6/H5x5kIq0YuDSd45IGM4CmH8XKmSeyeFMcs22CAV0puKuctSW
l7wO0cbG6pq8Za3sPOvkpItGDqrnydgqE5tJUVqyWret2yKM9ciuLDTstawH3xyTzyMjZnheTsPu
nKDrSLFYnoIL0wRt1hgaJYT0M4QcXU95g+L+EKKEye9OI2rWi+qKhoHnat6FYKJemCP8L9BT8/NT
TKbiC6OzdTYp10VX6Otp4ArxIuLcoe/bE0EGQGCAMAHoW8ZcaPtl7DLkqMstsTbEip5DK/w1YzTT
GJtw2z56OE9SwCc2Lu0f9BBQiykK8a/EDTfWJZScXbQUn2vEfMrXaJKcws1TLGIHUzzQQZxW6FUo
orro4eOREZ5M5G/l6T63Qxu5xdpiSQZG23IqlCWCPLKqwLF7cbVzwSmsUHIfNCQ1fZrOqI7qxG52
zIKTlNoewMv2Cl2qfnib/N277lYYvdSHKcwuEyAkVjpfeboYIHtBm08OgFUHFi20ScQpeAlIH3n6
Tt365WnJKWnU28/FeHcj34bIuhMGvyuLWd2BczfH3nfT56cnVaN1iay61GlqbSuysNfExtgWW4IQ
/5fhpCqVEzj9Yrf8l8xwZpsecgTW1jnMKDIkfOXzcc/chx6lqUYbeLPgs/YhO7ioZCATj8ehmI4s
qfYVBRDEjtrXsdMToBjs3YkFUCQra7jed9LQQrdnynroZ3xygaisUuzICIQoNFsaMwajKhJxcDA+
HhUMht0jmsTguLZ1oK8nRWK6U2rtEXg+8NJ7hAL2HE4oGRu9EvD9AvW/TGxY+P2IQAdZaMpIZTzS
FPDIqLillhkaFgAnOee4DW7LBj24Sbom8Lc6XIZzRTxYOshHnJP+egG6DY/CAYCMg11FZc7lxZ0h
ewcTTHzBSCBp5HB1dd+SaacMXu/LY2DlVxmbHtbycPk3j13jYAsQOyDJ1UpvzgEyqcsIETQnt7mZ
AYF7tJnXEeT2ZtrANQpzIald9RG+Lu+mtszUEMbsEVNimVSDjgwzK8thWq3Ak7EWsrqSuPf1wU1Q
IkHc/12z953Umacm9mNhxwc6ZVKI7dE6U3NnfE/6IV/3m8r1y8RgWyfoXUC7cpLUjEaGna2sjxm5
HCZEqqqlevkFYxInqvzZLRBNPloKaMKhH925MmVaaEZWPe+613m92E9SCxxz/b6Cxab/iwtFCTU1
+21D0rhhf0i+psQTTiMhV8UYXIomA5Km0D2+MP4KZaKnfWrT1mnz010smCCeHNKxRInbWu8WTmNC
1QkQx3DghxKwZFON+ckrfOH2pZRCJQdHHdNf1hgm/8zq/U4VNFbuM2BT0IrsJlzJQj0/DxAt/K/N
x8MM60S6c6E5M2VXrAQjygL7doJq6yd28yvcmnML33XHqt+tvZNJy9IwVZNkGABtVmRJQh5jWtFo
4KBm1XdnN/E0YZHDpucYCtpLOTQwuFQa/dX2pur+HR0nhxM/dWyjyXiuWTOOVQ8+EPoJCXA7Lv78
xYTVoYWe5zRL6hOknJeOf3CK+NZe/WsYFXmj+F8aygrHm2g2H+/lLWLu5lPr4fG4DWnxYbZMI6E+
QwxhoIwJhsHNOQhQIhGM/0rW3vQVNrZ9ck0lS5OC5Jm7+6XTiEdqSuPRcH0Iq2qGZzljuNWxQnej
omk8P4B41s91oL2faHhIGLwKAhMLsJchmgemJjYekORh4Jjiq1mKSehaUz5RbilsjlBI+drQc7UD
L1UJIJhNp21vBt96fBzIf+wibdPm4qZoj5RuqOW2fVzudBCaESM1jU2nTkszZKBN9+9ooG5Ora02
9fq4/382k2B2D8uTkFYAc9DdSPOzpbZneiLa+DIQmxsn4kkvUiJmdHm0B2pbiqSuI5mtSUP4rx+6
/sXfZqIg9iaj5xLA4KzUlnSd1e3ug4JtZTayt7X/Qo7JtpcXe+KGocPcNDDukad7wWjImgGXB0Dq
wq27G0muyVJePjfnkRVrddhKOPPBdo1PQBTTPVQD5bVmPx0NohuPm3L4v+m9t6nsWeeMtgmmhRge
E02GTKORiOSWkL3NRy00M7ibcNLoyUaeDW0duvj2VqLN72M2vqScV12oGXfs6AM4wQNRBG3sbcCr
QOKiqacF81XS2NYZmFcvcl260LLK0R9ZP4XeSD/1TB0AR6V7qqj+Rc3Pvt75bsgsamXmuYPk4HlU
hQjYmxa4pehucc1H0FqaY9LzmFrn4kCM6E8US8MCWF+01gvUyNOlzVoc9+QIR+NOJjSLStZfBomi
ahqfl0E0CCSycg4cnUpKWdGQof1KXGdE5sejZNnqULm0r4mUI6pDjuS7VcbsGFaj9Lr/fpEqfKnx
pkd1nPE82FJg8JK5cdPyn37SCjETJPogurTDNPixZpxsMEZZerCjfd+YooZNwSXWj3Xe+IDQYHg9
SAlPckxtChboK44SWF2HHtU5dU0GKzB/XljDPI5AIkALLNoWBKSRNIGfPEEXFZtvHhl3drgP1JMI
tLHIcaMMP/7M55s5964L730+6LNuy2Jh1F78wd2fGAFLirHO+e68NLPvOImIjDHwMTacYOsL3HOV
R4ihJbLavcRrDUlHRYGcxMKRn5vZUPZkXPCYfGf2kM3KHJ2hguMlaZRkkEhZiawoDuQutdbUKFMy
q1lN8K9rVP1UTh9bh3PIGOqLd2h959MIMrz+Q9x5SlIBdxJkT46EIKPqrGIkh2TOQnN3shbGbL5g
td4+QPui6JUxiUyZa7Nrmf6gph+70gYNekKZZWOumS5qY8oNXzYqD3rWGZKFfRPD4wEb2wmPsVwo
wcLZfIEAzgQQa5IdSmPYte+FF9llFT3iOOi6yI3C8CWoootZxLH0AxlQQ3/OuAjv2yu4nHS8IXQc
g9byS7kKxBM5+5QeEhRMSpuzi7uWOIWp1PeCbs7pRa9Tq0L5uSj7BCgBCVMMB6Ac7D6svzq2A/Hc
Zd5nJRFQobH1G6ZtU1z8Xf63otgLyhovqc4RFTUaljMS2qfiqAkoo/dkOQor2zOHjdZZk0xCPNee
ZTVrPFeOx0YNPkfvYZcHbhU7IoqXYbag5fuB90aqsu0PWDZqhVVhJ3qtQxOi+yrY4ocSgSRGMXj5
ZmoMVpaGkNLC/HDf9TFo9c0QQtUNgEHdzRF7t4IgYBGt7psXrzpFkDypKvrPBouJXWR1d+p3XFmI
voCCORjSzJoyrLmuLHbT2htQrYLavoy+dFi0ZPD2twIKe04yn2FaXag/FbDnincpA6SZYM9/lKmQ
MccOnoET01/CK7jH+UyPdjDS4F2l9yZ2LzfSRlALqEkNBOoaSG8G3XUUxovMI2tNF+JkLfF/b3vV
65UcSkhB9aS6l4eHjlgp/XKJycNmZqnKC2rmBB9UoatqXr84HiHj10YDyDA79mdUmf9W77wrez3K
usTyMwbFhSF+Jn2sXJEVkX/7mQJzb80nmENIVjrnkuQCXDXEXMVSlNsfRd/QREeko0mD84znPRK8
nie6qLm7D7NHcPp3oh7KJRGleaCzYZbk2lzTjxf0EyvzMdIDSH0HMtOCxARaHI/wyQYzy6aOLMoC
Wv2rViMc05fjy8INo2if/eCJtIW/4WJHpLNEpl/E6YhS5mAwhYduj4EMuEiyksv6h3+CasrR2K6+
F3CneKAykSEhesw215IqDIQCVdn4h6wDSpcxPWb56gfXzByLtTTQ9hR1ozwvh4D87xjua4P0lB6p
ARUop/ueZx+giI8nQZQY+TuowSEnZnnBtKWyA1oNyiJSLzEEQqWPAuQ+bKi/+S9xhFroiDQ2DfIT
q8917grFuB/dBMKdwAT/xYZGUmSOjWoJc54GCbIoRSFV8LLcu+2XXmXZ2RZBX+YoXY7yLZ5xEw3J
A3KSZfQDA5tjIIUnlQ6LSXL9JK1fCmK5MoioY7aFbo9Q7ZzAJ3j3QkWPSXE6WOrL5inCa0hAUe1p
98xxDRqwG4HMoYg4/TmGmh9t3YxD32vv0pUsWh16cCJoJ01bN51V+JlsPNNLGqu+W6eiRRtY++4U
Hlkq8z0uZgunv2zZnga83YvdT4pTANvys1otz0Aj7wE5mJLg95Z/oV/KTp5IlG7u6K71HY0rntdQ
dC8frdQ2v4XV8ZcWOn6dTOt921AbvPtYaLy5szcJ4uSLmFw3cj81O/ZqRqB1CdHUVK1nftGtraxJ
TsS18jDqAyiXXPwXbUKtr2HyYIXZM6qm0J2VGCjy/ZgzE+HOooMQyUV0NpGFdxqDkzTGlLLEOjFk
GjvQvHfoVF/i44dTHOZ1Maf4jvlD8lrUjZy118erl1oWQZDwf8jOSATaKUi5eRs8EQY5ejqGiZuh
wkY0bhsX1Z+E8GB7VUg2dr6wRQVbWOx7377HNlaffdjEg5BGSGyPCSs8HAwzsjrRpt0R9ZigSRdQ
/lua4FLCylPxJmC5BE9OV/XeIRj589saoQPvbbR8QlrbZNO/0ZlSpPuzfLrxZl1lP+251x8WuBHc
dtHxTyM3axcBb/aoZrn+RzcwRrwQaTzarP5p2EHo4/e+icEbMHhoFl+9RytCSeB7qWaIRmn47a8j
XTAMoZiY44TxSWO8RJRem1Vl4MBDDrYpPDUJ23t0T8sPMd+L4DLMF8HX027N+G1YNfbFztkZjp7s
qLZBL4kgxXKBVoMcWOr3B822jbgSc2vSEPcNNB+fZIeVoi8qxdDTTmaB25bEhVHW6J3tfUoIX3FH
fgs/sfmsIovA34VkTBZjdHeAlStHTWxLjkJ18yErCKFYVgkkFzIfDdWUwvYVghrUijvYQgm+3hQH
OI4ARi0xM/U2TadKYKextlwrh2LART+Ad3TSRNx5VqZ6h48YPhkmib5lLcY5RUlExk3/rQoS4h83
0I2VLOfSdpDR3FX8Qlf0SBlTv4BD/4kqbm4yFC9t7DfkdT6U66eXi3GYInj1JlggDrNYesCT4qJh
FAMkh9ayCsebeDWNLe6RiDmyMfgLZ2pxCB9cEHTYiZzFWXKMguC5NhUuk1DXCggNS1tb8A6PLp8C
a/5mTX6LQzl2pdbd3r1uOp/gtyRXypDpsEo/Oa6L0XuX3R30WLaXSx/xRLpmHYxCkARoQ6mCVRIm
cHZmxMw6HDVr+PLAqpU4EDo/J/AZlh6wI19D7H4cFiTeA+XczhkLce0iUGXebbbrcYus2s48JUaO
jDOXQmuElLntBmXAc5B975ucgML3F9tUBtrn4G8Yy8Iv6jx2TTaLe58rh2nzXUDdGWsCWT3RcA6I
s1WN4DcATeglqEqLxHNzDVBQPFjc8I123EdyFxwrbXTXo65TB8WbrkeG2CYhkvpNOGgkb857fub2
fb4BQehhhqVoZXQccb/4OlP9eCffvGZqCzTAuntT4T0FsOzGT0Tgv3BB7A3h9P+UaVnz3v8dadCb
ACNTs5X4i7O38RQ1zQXduSCtqGw0dXP5YtT0TZ+ERa4t5Km5ukczoljIcY5QTPx0a0BwUUasZSzB
q3c4abgwnahyJWaRd4W8hsii4ddHm+BJBYGH1cTSE/b9TfsPnSBo9yAKDD0gTT3v6rbpzsiXBK96
VG8obyOmx1UlCRxWoQKCWoHgJFeN0HhM7yTbOn8xjoBDUoLZ3DJLhKPe4VE9Qa4R4WxkgFC24usG
GMm2kj/ka5V2tseELUtKCLakTcVroy2wrysK33T96WgtwcdeXc1wvyv+7iv2tPGSe0D0XkGcj27D
x8W1Te+0Fmx/Fm7VPY5RzIv7QKSBZyZIVowTXEuFrOlC1NaCQ1ijJvEd9PNpwuDqbapYEG9BwjSZ
5EGmq+/GObIzNCVs3p9k1UD+jvz0oUghJOEa3mVHrF2mRVcH/yOSHjY1bP/VFPpCpH+5kx6skiPm
2zARfRYkBuoHesXch3Ey1emn+wC56sSCEzH89zJFUcICY37G6eEPAsESQw+Jc5N9ICEbTR+xw8tF
nEt4Nzm7BwukCZhMCrvkQIZvEkWXtmrNU9uci61Yk/rSvfXjD0GZLN2Gx10QI4Jwe8ExIE0+AZs+
5KnDjfleEtS9Ts45HTfzTC97MlDHl9V886ZbuVOGr5BTxBH26mlDdPlEx1OtfDC/sZn+KZtJT9vE
noKadDPV12Ihec/Z50uHq/ni3Y0nFdwHc1GELY+oec/b4tYvaeC1iHNh+Vr0FtsAY052JGNzuPqA
+wxArl27rvVGQjSosdr5+uDLkOT63Mvt4jlAKgT+1fHMrwhXrSuTHbRlD8yqX/sVcVjhdE1p4OhJ
U/C4fNfuTkymi1V/pzJBszoe5r54nHtZcKAA+MIKDKZPcZFADdsGg5GVcmTLQtUwT9ZctXK8yjRb
9m0Y0UC4ZcydJZUOAq9mzecfXTwk3HmqhJLqXFvFbL3jm2EwUmC3uhaigOVsR8k2V5FOT4KSY5GP
RT1Eq8hsO9TPTRMVBXE57B8e50Fyh3cFZpR99UmYsKhm1bwxyyoFCp6VIxEDDQF87LqoU67R5b5H
VpQjgJKcdCShhq/ZX8Hv4ZKm08o211JwLZ6Fokjo4PUWSTw4XmeMXx3GdDto03ctbjl2D9mGoPV2
H1VP0CgBNY//aY1An42BxO4CII3eLt7dCj7OiVF5wNAg63nenVfet4b8hzHtC7dhgIshtrul+RSF
4qYtrwi+Xgae0oaoHtP5UzPNbkPAscbeX16W8/fyNfBEwbY93kupZ8xzULvz/IdqzstiWh9YUugU
E+YRyEba5aY2CjPEDSaVk44ggfsJrVvVC5/jPfy90CfcP7kbIdPfwiK+FygQpxKAbZLDwRFw051b
M6cwoByKGTtc0wzMkXiWavksJ3WE4sm+cXWuE9OPEb2p2EuK545h4oSrnSKHybxLMnZUtTPbAugr
eASSdv1VZtT296ERdUaktScpSemRmw4NzAFFDK/t2oAWIWyc207GsEMKcJHvsL5w+QNDs//Pbb2g
TPGLLvk+iKCwosDVhMhH8d2m1nO2B3kzIbb1zM7GrC3nKvx0RVdkoaF1xnetSkjPiIirYIZ6HuMf
ofo4u/Nq+4ofh1qRzfAk7Y4f5JlZM4p5D7DCeXPIV5qmvEbw/CZ6xu06dVLrQnSMxN6IGKYdzEA3
ctaJVvwHtPStXBnQST8esq4SIT9z/pdC98gV3oJmckJwAfvrlJ+bfVs7Va69dZjOwOfiJhRcmc/0
jJ4cMskxxjwKlkxP3SBeF8ezNA5TBdJoU7XtyU3tTjc7Io/NtsCX+Wmr9b4p33dwl66dJ6ghOL2K
oa+cU/8VzMkPq3tr9T6A34r+3NPlU5huhD5bFHyXLIF5vG/5UaMcjb8k07MMXND+3NmarqrfzHaC
MND74K3hbjqaa8bt3NTvreLCg73/N68wckp9IwTL+14fBdzyRZOXbILVIwrqTk0CCcwJgXb73X7s
kW23xdbSwbDU5pIvrSc10CBpPOM3eGbQEHSfsUsYvVkeSZXfYVcp/wLRYAE8E8tiz0EABCjkDNxn
vDX6mZWjL9aNx3wSDF8uVMQRSI6mpQSsAcOYVLaoPmrbM9OIStv7mDS8KjhiZHk8avZhp+gc9gqA
b6cBpeTR9K1sEmpyjvqGgnMrefKlRzwFjXBxxEj/X4sxfB2qjuAZ2qmmPWlECb0cHxMpII5BBz0k
sLSLpPxC/OaNTgYETR2fbaY2MPcjjFqQQfU7g1gGJBk9GAViYThdMB7YdgTAw6vKxq1GQ/lRxBr8
jwJFN9fOI+3spA3uY0blSDGlSb6bjAqxbf+o9wk1zQMJLX6U7yrCsfVEHYCbc26Yz9A/ldA5wWVK
vgp89BdCHWk6l5IttDwARwf74UgzKrEzsgnDq2U4rP08khIeytgSffaflQWOg0ziiwer49fqamGE
Vrzhf6tCCHLdeG9U2sE5s4VIcVUrSPfnENLj6Djvyd2+REyM5BuaQ3XX2wDyJpm9px2oHP/CAljb
n8yhyeU8PmiBF4Mr8XSTFPLOpOcbNzS5fRFlVULuELXZc45aVrLmxXzfoNxfncMpQfu3k76iMzg/
8NZdW0JhqNxq2mR/BGLTGaAAaLtdkP2xbigDIRNtY9NHDIaGdAnB51M230H/V8oqomccdDbQ857/
gwcPJP0F4YFj0nxteYo6roDI8EQLyDD2LW1p/FoIEStQimSugN9q59MB9ZawNs1FUpEYO6Q7W0Wv
4QEZJY21BU9dF0mQ8YnVfSTTGlZxjBwLqRaFCpFiAhnfXXxDt/lFR/UeCzL68nN6gXTkKXPvuvnG
IsxplF5ShOo//BzqkJ2serzTf0azkpyIHmhb9z5Wtqw74FpA2L2BB7R3GqitSNDC/adg9uwaezTX
7bqGvbw6r3PQwhyg9NGd/pvLK5TTJGKeb1Id5Xm4qyAA3AZY6tsmlakm3yRlXjaGouSgrVl/jIQx
sPCRAmVH9nA1ADh2COQu+qZ7qijVmrr9RqRX7CIHTcfq2yg94+59lKOqdSjMFD50xGcw6a9td+Th
fzfp1Ugl0edg+3LufLVYEtKk21Dd2UF8SjYgOWfjkZQ4I49Ab3tWOBHKCHZhCwX4tJGB0TV2+noq
6BN7MVCh60BPTF7D4jsumEBs6g4P/DLDnnu2VBVTqSi13VWvEKPi+fNsf3zZJAJ0JddTp9dVRvwF
DP8Uspte+x1Di18OkfdxsEFonIgHvcbS0lbsyyTKldT4/dFI2FH1ekMONxv/qA9fiLs9XeiU5a6U
d/6p3lcp069n3hW/RWVCmVHnDAeEiXj7ejVBhiEMzrJzuMlYHlzwIrZct2voM3ol51Rf8m8coDME
IvlC1lrX5LOT+Gts8Wkf4zdT+5q35RZB7ElwoSxuBoEaHO2DYlSaYbSMXNtVFdFiyZ6TMZbXQche
/nGtT5lVlXDp63euL6YO6rmYUZA0fGfzGhoHPXayNzz+99BMIBXNNpRPmnjj1De6U43goA1G277v
osMLO2UU1Cgj+RxlARqX1iWIQqgbTaluilfRonuhocDDqYdeB7TIFAvrNjDDfQm+U9nSQsrGVDFG
CIBwvtbSKIsGqbmQ7PgaH87nhjWGhulbzlQf0llbXKKTCmR2V1ReO3CWUGEFkkMt7xhl2n9tOoAc
f+Xz1PaRgt3ImTolcFRNhgDb23knjyZ6bhZJ/Rtt/vfIktcosF5EG2qWl4aKa5HpM/uK5D+37A/6
1q8NKsBkqp88PEn2+nzW7LNdhcHlzsr8hyhInpFFB8LfJirSO+yL0U6JFauWHmULj+b/TnkGfj2+
1uTfwKVMYFFd/SrCPOFOGt2AiOGfXI2ZzJ0BYXkTgMnVpscT4hBkas/AXHUn+WdGRVsUtWd1u/6a
V2GDPYoYhDaTSPOoSR+sUkPlzNGpQuTvGz3vgqtOs3WNRuRA/2iMf0M+G361SzKBE/mbTwJYVW73
GA4nipoEkZTeyEW8f2RP1Z876AicTvVO5vDi6OR9ikrAkVKUCW5h3sxtK+hQ8z6eparDfQ2Vcn7a
n4um8aj/xg7UsKr3or631os1Ao5DqgpypgqPYorjVhh7kCfFch9Hk+mZ6qPPP0WjLtoPvrdEqGQd
yuaCIFAsesj4GJjC9h4DFgVbfnHiSuCPeUXqroRCFJ5IyxG1cZHKH2G9CAgPA9gH2omQdOMxR3ie
LFyscekbwUey2+VsOHDQUM1CmmGv8+A2mC/KZzIzZCHN+DuKJyiiKtOq4Fi4YmEgD/1g4TZPwSMx
U7jNuVitGgz86YMitNSRuxg/fM+juiH8w33HJc9zwLoNsqTbdWNHU9eVTwYQGSu9RweH49IfwzaA
cNGwJLpbvX5HGay4FFS01W/tG3NdSQeIMZ6vg+GwazkcuumVi3Pe4LMYVUcct+nSYWZWDsjbSmcG
zgqGSryj2j3bbd/Xd6SreYMrzfly+XBjahtXzFCKtjMhHFRtrhnq+Jav/t+VMJTJeS8Je1Z2/RDr
+NuEAtxRnvOiJfNZT98TSKvAE0qoGXYdyouQIbfn//xl3ULc1P3hzZujdGrS/wau+kyKWWQhoom+
AsxbLvdgmfDPmtxOdqdfxMtUaBepEo0cRYOr123ex5I7c9brtWGa0332VD2AI3pmK6ADqmTwWe57
AYR5LO2efP13Z1ZRAtur/TEZ/mFgF8k8SJCX+ah5Tn6A33PuofxQs3lgaBmdv0sDMXRElhFEMC7y
n+IgxLMSqnUMf+AsFi+Wz1kaXKMnVtu6RzMwMVQBe/nbzbZc4qnRBGS/UE8INyOgkOXHpDKIrRg1
VDHGJiu9nBLF7+BDcY9QcoVT9kOHFM496RkmMD5TN7kcEl68/nYu1O08HO76hYV0bL5NsWdIELS1
+vwvU6k0ytmaGClOzJz3OjEfKOABlYkgiwP5RgewIluBw70yf6WeMmGG05ifpoTGrg1b/aqluUwm
W8N6K/76spVGtyxJ5OKxzSrBT7M9a027uNU3O8j7ADOFd9iMDHJhcLZJ1kvypIOG+or4uZ/MhOxB
gqe+gnjZgHjYjTlzU+kzdx/P8YsUsQxGaXD/pX0+1rGW7WEkCBZgAnxZHX5LLRaX5RapzA0tQLW+
aLxf3ypwed2/6c1+aemF+shG7tEHeEzo8HAmqE1gPtH6/spsfR2GdRx2EczWwSEj2mhvNDQIgGls
WNxNl1vMXT8mY50lhpHr38k4+0W3b9Q7ApKLTBcmL+7Zb5DON2dIrroTi9nBadQnHwlemttRYk/8
GaGSCO751vIShv7BKOXkkkV+iHtfYpT004f9OXlRUr/fpEUIBEesxXLEqDxuDIXpcjhzr+FAN08U
By4IoY6y/RGZ9fAqioLJ3t4qMFjD09u0l4BPnjViIKuDPaIYnqKLIOz2HuT0psC/de/MJDue3ixO
KHheZnozayuselONIPI4DD2sfzA1BLtPHonrZenoZcq8d0mxq+WMT2kMR0ypQe8i8GRC0NBSoAwj
7uU7uM9eWcs/4ZuCofrEUGPZJC8WBrLOCpjjcRPYbE8KPb1IqeVdSOmDEQ32ZFqgEJbhRCHe5ZEj
9yVaWkS8pFZt6fnsnIHq8LO1jugskz6vYtdvIwz/6+u4KnfL9d6SH69lFpKoSj/HjInGCqkSk1mg
f9WUuguCf4Yny9VapsSxI60GwuGXZVPCqcarViR75crCJWH3FMjMhzXxWjXGmBtFozyGvGVhq7yW
7GWyp9QcDDoQigjf28RpHWm+ZVDyE9wNmR/RDpOhOVpHgqcPHotOqtLtArxCkaTOCKR3TeAYLetu
jtE+OaxYfHpzu1YYVSSPSfRNEVfsCjMoBJka87w9O90eyLQRcYlq1GfUV2+KObBYyLQdKYH61Z7u
CH9EpxQsQ0+B9m7IcBVe3EJKNOhzwHk23xh/xSJZ+TlLUxajc/nPXRceL9QJytv3Bh4hPJxlm9nm
TEteH3qnbI+g5ivXx2brjv1KZqAN9BK8uGMGZ1pDGfQ5y+WFl7Kne1xaPSxQaDsFmGQgyI/k0TQY
nLhVDe6UC3zvnVpaev0VKa8BMepHi5u495A6te0O3nraE/CnlqvD1z1XagX4iu8uw8GTgHluFYgF
Okjj6/Pp35sz2aDaOLKMrhVFgqF63NJntPuPThGyAMamJK9Ax6RvIILjXtGTCAnJwOCmX+syVarB
VQOQciB/Sr2NPw5G503DNN9Amdu/fOcse0CSu8PgZV4O344uzLQpmw469JuMc1v68HFDaNYJPoak
MpFsOdG8Kc1Jt1SQNnJhOS8b1LpPpvDIbxou9AoeO+tsbf+436ZlAOZJ8UD9tcJ+99nC++SZt9z6
uTvJQ4pRYP9C+4+LSpL3hJl6OGgTjhcJ//KCcsYmQhSceBUeNxIoY3ov+CRhkbFRRA9RmSg4UzYF
/I4XLb1jW1upHd97rqzcwpjXI10IkP4asJ1GNbAAg9xJ2ksOOSEpvo/OXk+YHDB0/8zLt00g/Xk2
FrofVwMJOnT8gUoLTES00EPy50Bturrb+lFcnJQJ0VyztL3eBndJt48H/7xBgViQnWMdfUNZPgrr
HcAutYGZzWYhWjXj7d65iEi4WXX4JykJ5BoxrRrEjbOPsBGWSw45NxRJmL5YTbNzE5PrAB74KBD9
OZPW2A7fYnFoaZ71Dh586xVb3oqNmevAOekbHHXDuHc9mB9p9+P1UHrBU/MXkCpmypEmGMUVVFO+
huLt/oTwaS3Pkxpl3rsyC0r8bvvOsgwQI7943JNyZ6CYPaj027StjJCzhsBHMvk0W2AD3VpZ1b6W
jJBy+Zmve6fvQoc1Zm/iN+i00oD6UDGEjjnPtLg+/CHotUuhio9pm94zQih3DSzz23A1Bup0wc3c
6JenM4cHLHoUVVihKU4KTbiGo8hvqCPyfUgUPL2y+8CyZb+HdD7iNFq8/5FmHhc4uMjJMlmOvbmN
NjMTqv6vv+843hdNAmNPXzRwB5f5Fm5rXQfC23Rb9v2yyfNMVZtOQwsaYLctyPAgF7okD4f62JHR
syeV1FnuQWq6k/tUkR/Kzyiqz5ZGqHxxsv2pcaej3mbFZUWQGXIU1hFoTTRu19w6qoRqupphB9Ae
b449wEmk3uSsFksvbL+HiZRftoHOuTZKRZdmekVUCcBiNKUIrlTxVG1AEbNGIgXbw0qjCpTqWkFI
I3eXhh7B50J9OtmBpP2Y5qZuLJFGga7ut//Fjorhw5tuEnoBELLbnrQ//7yHsxLL2D4dB5NeKqzq
AZzwO1kvOcf0T5hxd06GtpjqyKuDiRLZCni1iYCwS8ya2AIHhXzXtsu/9E0X2JnqKAicgG/uhFc0
fauYOD8/U1vO61wZFbLPMMOGl1IZGq4tBJF1Wv3sqyIhhgGXpUwblj8ElhJX1Qc9hoW6QGsco6GF
0RZmEWJ6iHGcET8IRsTUZSf00NB/LtLxiB2Pp5GM26ar9SKawh/DtztIELWQID7Tfsk16/3k75kB
xrghO56kTcW+03SS7kuk7/QuZPzptMHda5DwynasuwlE8jKLbxWwN7xgzDT7Y4uSPlbjuRHsIk3P
8ltU+d03qTR9Tl9qihnkQQieoUfdaOW8y24iBASPh8V16+NKy49k4lj1pJN8xn0z97SjqgCBFPT6
gY9tTOm1A5iK6Sr2nR/pd+Rds4OoKHHNenbHyAIJUHGfHX6TGi90lQkkI3e+/NQcb0TWK1OwE70+
4eTYoASLQRZnciJ/EL6FNsLGahViXq5C6f/2AmZJ8xPW1fDiLRSmqLJh14TlNeznSzcyzOayKikV
+Lovw24OXFuu/wEUdwflfrQIVgLzepEia0d4BKwaei9OxJkmd/T29mwxqA25K1Kci9XRd0ztxJvv
poG+JPn0qMVbQcIgTWqPfat9Vn0PNCd9WjcUq5HFMH8d5ssHa7G5Ky0n1Keogtc+8DySxEgX1QyS
O7QUH09eSJPe9knkh6tjIVgWjtDmdIABhx7OZjHxQxzIjQbBKbdcHC+hyy2SXeuzpNLbDaulqS96
tFgJS6aDth9WUAHFW/N/e0eUZeAc5pJKFIK6MPFOkm7Z94tkX4Gc2lMiBA8AI5yE9HegkW3rAM0M
TSjK5NfaJkj4cV1/fQTrlOOVPGM5LHwIoHAV6LjJ+9sU/5DOyQiSJu9/w0/mnogrBgaJAQ/PAbGw
frvZkgW4ahUd+V+e8tpIy6TWh8uxd9pBXAwMMN4lOA6EVjWl4C/F3DrDcl63KEWQHA3j0eCk8B/G
jwTSoInTmjxHD3bCVDmzGS2FNVXhU2iaiPMqshhWNUPhLjRVRQhGhhzWyCYL6JUGVnD//2gLpbld
i+OoRwmAciikdEcZ9CzvsiI931fy8PtafMhJzn3FnDJef8j/OXB34hTJtdrfLTYO4l6qSupuwgD9
JCMBaGczqu5FHJdYHEifRaN9pwx6yOkTUxVAFRcnh7p8u3jfk+aeTI9jrdmWJxzcmvQSrBMHLhE/
jlVqFk52ziUx21tsceZGLsZxFxtr0Xh4KBRopCUxP9a+axKdQfdsG1WcD3w3MfYTQJoGfc7Ouejt
09PUkX/Ko+F1H++NmXzI22ApR+jhp0WQo6RVuv+bd3sg0cv5dheL5QgeklkKtI+qz7Ux4lMPUc5i
Kc+/Q4l2O2wxahrulXfS7G8xOKu93KDg4Q1jpA1aJOY5wv9zVStlPzJ87wpVkHv57l5/v+qM7vVk
UGTgXtnnb86JNufjLBAHnkV03P4KMzvcxdOuG/NAzMxFdOVbcHWrvURxoty9+KPtARfjSdY4Jb18
8NaR/wpHhcJCar2JqCmKHG5yz3E1fY9c8Ou18gMe2g1nkTpew6vbZr0asSRlaJoknJPn9LIS0Xj5
Sjnz7d1pb1waLTAWJ+J9F4wWMJKP8uT5C2FlKYpbgcZZXbhuhJYOeX5Fu4XPap38vtyS+tRJS5Mq
VAk8fFbSXrQ5DYnvXMA7k6A1kFwJO7HZlWdZrb1CeuzFq5qgRCPGpLZAGtQe4UPlA78qLwJujY5L
TXy0CJAje52DsCl6LbnUpaKBjmqH/B+1UXB4M74IinO9SPN6bde1yj2p/InjOnxlfd9UMMJq+6oW
HuCXADz7lVpHrDSRpqV0mcgMcdfFRNTE1jRsFhpCDWCyjXaSNBRJBXolbGtPP7LTnWqOX4a/bYhg
aD4IFovTCjmBjTD0KFXWu4I14AlxYL/3aRWfsbJVFnf+6Fd69LGAFyM85kURDRfOt1rdOKk/Nji/
Zoo4/QjQ7HKGPNWq8MInRKoJkj5YCh4ExegYrZEHaui/3RQNl0C/eFYGc9whndyIePE83vVgwzy5
58xFJw3J7RbyOj5mYYfnwe876ePHXAw6Z2VdT+3jjYARqCF8U58/4KjSAPYCgmdSvr8YDrSPcs6J
bOLD3zqbYF05LWrJnbVKZATNPNUHHyUoBmwzwXkwfGNkc4XpHfhn82Pl4enzYCNw4XfKvGC6MuH4
skSE2U+CWmYpqNRAhm1yJClqqXiyrckwEer/qA3kYtytslLUXhHG/p4z3xMKJGOoM2691nSXv74Q
tYneggHwEUDXEDS/YplX0ygr/Ix/w8k1ZNtffK80V/t5ZhfNGHhlPafLT0xM3E9bif/MPnUDM/hk
qSNFbZYEHAJ/9hb/uaeWqM9lrGZw/n6CF9MyeYwP098j+QpOFSS9Zs815QoLgIIYTzV+wfFbQztR
4ILG3Z+W+IcLt1UX9o+L50tBge+UW1nraV7i4USMFZhv9n4T+hP7kJKyOt1UF8IMEtmzeckooHNl
iTxcmLhldSLSjhtpxxbPty2z/MNn0CGS0lBUAObMITAY/F3ZLx50VazaKCE1E6L1ZJAqgTJXOJJ2
oOowwhonmQbtkdkSRrxYml2Zf8zdKz6+j0PK1wotbR0puPbkGmUIjBJtIkjjXMcCYs5KG0qlYf5P
XxmJYr2cU/OPmGvyLzdhD3f6PPDy3ydzYG0p3YHEFReXLTV/n/OWF57eUufOwbNI9lxLGoxmi2B+
tYu/Qd6PT3TYDsmI8w+Jm7RhDZuCIGXTuPJadXuen3Gd3i1UpobOzrfDde5xDUNv9/dmfENgNpC9
Uh1aocoosjnbgHjBYxIKB8d4IJLeNVuPClAe7pxRv2ibgnxFirUIbbJrg3R8rFfj4ddyVlPOhwZq
kuPeI5JsU4BaPci1ZBcUA8JKQ+hrc4IzNwyyESNxZPAv+7TR2pEu4A1BXw7uONvnW0ecqckaAj0X
mpjkZU1r1AOZ0zKZYpTL3fEIrt6SiJjQxvHP/8HZ013RPeUYSRQA8HZsToH0OixW4lNYQh+oijMD
kaU8j9LYmR1URI72WDjLn0rl0AdnYKP7jeqmMMcjS0UVK5joGhztoo3wmkLK0A0a4mIyQbf3TSFD
2gTN/fcRaafL02nVjrtC9mybUzyrZBd+brmBBVrZMzSDH8+CaTB8QUwoqfnKApqg1Iqdhc3dZK7H
Na2mGyKB8aSeuoXfhmQMWGnqDLXsRXrKGG8MU5cp7G5OBwMZdG79LZM3NjmuLdBLlW0UiJ88UXaX
CqhUH4uFDLYMVxYvc0FriZhsdEJRivKnYKd9cys+QyuwfjxYD0RKJp73LqDYLE3G8DiuWVBhJqNA
KP2tQZeY7HSogb/1YmnCTuKnf+1xLtfT7pDX2RZZZRvMcl1jCtoMSABMSRxEzzRtE4VRRYFStEj1
i8xuFzyN+BtYJWqb7asS/gateawFP/8eIQgmhe4XPbFQ+oLV20e4ML1YN386pQeth/LuzYF+XhC4
2XJqVFulY1mfW4wCNYK9kuEbhANlexkDlv6VvdH1xk2ho29y39lCrFBOy797/yS/hq+5JwdPiSiH
zXnbmuIlfjQ0GATp9Gb4OIOpcHt1XUvnpQIFyFUeCpyUXPsyl0DGO5Aa6+4WqE2gmBXedRGpYSoy
qZbf+cepqOcmpwgy+G8SDNalPG7cScA1zrldJaqKi0F/oVkdNJuAN3+74zjmzTGhcgMpQO0f30bl
P8tTimhGsm19Ie92onDhShjMPh6XFXIOEq5sPTU0XmAy8UnCskWDPOSXDGD6lVL8gJuJVf5zzJQX
2jxSOllCZ5G+FD6BJffIvh21d81t/9+y9dAd7TOdIM8xQHnu3asz66PjWGd1bpx38Y0svt7m7Gof
xP0rO49Jcx20evG0vlKX/geJtsGFTs/Sm86UfbtxdXxpAzUMdKYQnXyAf6yU4qPjPGUlbamO1e/T
Q+b+3/IdV0N4BEfsgrsfDPqhOvWe0qhPIWrG5OuCK0rEbOLWxKH03fydODs+2SbB/JlqhVZ/o9G2
HV57kg8RHbwy7WAeczLdvEFaP3MKmEd26++Keu5clcVXIjatvsPcyJUyKWSo/zyXZ+OK6ECfUUk9
qMmIyntkcwhBllvculKFPpJahu/U3atGQxwfC6m/yV2+JxXOgtYdxxEYVYLoPdigtjK9rjlaNXUK
d+ZCrgyFTLrFPwt+FNAo8v+59J73a3F6FXT+ot69lFb08t02TELxUx3KVyJFsDKXJ8D6W0VtmEah
tq4gioBjpP0QAgm8H3US+Opnuvi7ACr/s+SxA06VC+Uae/cNA4kR6yjWNCtuTOpwfhYicaneubIF
NTmHJEUF4rOI4yN93mbOIX3a4iQ5+5SWI9R42dktLO944EGhO4cUAqfaclwEapA6X7/4m9BtEYTQ
UAZ46K8wagIJeDSMgtgogfX3Z0Thh0/O76NYBFkETjkGHl1pcLaIJdAJHTV8tLWO3lHzcX1RNFIs
XAcdxzTokDQKko/zTLHnqIeTbRT8TtfDJ8gV8DbL1FYxVQOlKlCVW+tisT0OTizFpI5vranT56E5
ub83nNeFaOg4QjWei3esSgtAFG2YFRHkmVJvt4iDHvLF+KSuQ/2U1tF++TXhggB9P5pNl9ouxHxc
xNNWtk5lP4Tu0C1jMKBgaWox4DN5oGIVMnEjArkjoEaNSKHGOq2P4+H5Rx9bV1YUAg5KruAWeQKO
NTnQ7RQUMEfFiQSTBpFwiGljnLygZdEbVFTaGIlE6J3LlgICzk1B6NMZY2zJe7+ZBR4CLZx1cFBO
0Laz0bsSlPrrYoKSq3uzBuyJVdYKGvZMu5yfZGQWRL29LQFjlqlbDwe+STLnVri2eoriAe/XZ1Oq
R45Pdw9PlFcIz8AZc9HcUMjGVGNJ+w+NxUk1N6Bh8zRl/QmniFesA13O0Fa8m4WW3T9uzD3rPjad
G9BQvcLXiT9szImXVvb5mAp8vjZxUXAnzCN8bp8RP1iWJ9EYKH2fFpkhj6JwwQL6ksewlH+TUp4S
2ZOl8XFBHswZ50jpawTCGNYIdqMRaOHWDtKDWXdAIBGFn0sA3CCCDRssWNhA6KDxRpNmaCvxiMvc
+3vDFotq2yZ7P1hayUnZPmva/b9dP7umWpu9Tx9JccsEgQSCvCJPgTiVEQV1xMAy5bhelhUuXUOi
PQzo4tIBdItmCodUhl6jENPu2Yoi/D3fJP/PHM5RRXzQcfDdveG+xxA3+cTx+Sa39ujbdzGeclAs
r6myAK2wRaSyx8UN5RgB/SugRbbv3WFeZLFSspuunZkKiI3/IhAJsrhe41qpPAPD5Y1X4VQuGDIL
3+E6fIiR3iC7GDA+n/H6xJRtrf1ZnzRECgmNSst0o7hpbAbEKdtTiUq3TmHNpu5RrP6M5skcmtnV
BwgEQNsncZSf15quECRKdSkaZMl+hxn334MdE2zH+SbkM2XKXwhcswXJxmSyvvnamACyV0zXeCHk
EgpUzX9fq4obKQWPxVeREw4TEWfvOiB3gDd0pYqCSvF9IBQwa59T4+RGAm06d9rxXh+su2twiRPE
S1SDDgJWdSfn1Avko9Xz8dqxcLtmefkPynvdcCujafbAWwxw3zfByUp8Q+acUZSl0Xrmdkg9l1PB
ZE2RzTw7EJyb89jjU0pinEoOY4ACI6xxXxg+4dKpfUjNLqssEqIZk7UYw8IixLMLX1fgt1ZYd0HG
c5ddHZc4tYnhY/LvvPniMLT8EFavME5V1/8VbPwK4t4fBlmVGRXT3XZFET/1pyMYEfifjM0RTyYi
oUyuPE14yR7UgVwhmqMZNAVMjVUBnOIWWBj7+fKjQw7udlcml55W8VUliMEchPsWcvMSv6F9455H
CJLq2pZkXSVoL/76CG+sRN9M+h/B2fa7oyERQ4YOX3QrP5y1H28YO80vmLmdr1RSrgZ3mFdVzNW7
oEu9f0/r1iXIXNTATY4GpJjUk2FRaNDzgkykLFUDsg94AHzl0Va3f5d/+Y5VN6iEOj6J377Wbox8
NJU2h8rnHYRt1iSL84ZDA3ooOnvkNKxzuGP8je9o6NBrWezyJu7GRZJV8NLHfL2QbeuR7d34F0CD
CJtnMLT6O0hhh0pNUNdrR89hOZ8njQn/hKFLPjNGMbi0qByEuKaNl+LXwfaGg2MYgGwrMVM1Oujh
fMR/rczybqe919dqJit2/Dx/txoGdwMdD2TdR+KbVWpSQjntqN8DtVmh/AxT15SODo9NsVQARfl3
RAvNlLAxDYbNvDSpnbgKeTgMgBz+BkLN/hNWC2ijl+s6vzill8ZrzUWOcBp9oW+k0t15ZH/IWQKH
cNbnBksulywCsctNv8B3o9gzePE3XHVUke/DoYBBgwrpFTe8+SuKkRGOCYQKttNwnvX+LltliQ33
ALuxjCcAREjakjWL+OUXmIxLHiy/+AKjbYQ50G2ozoC222OwnKkGKRib4FxqwKa5nekNiKhtkYyQ
Rx4P1nQz3EL47ZgpvM7fz7BXIAl+wdCY+IZKkOFuqHelarZP0bxwMxcxBpZHW73TW9hZrN+5AOKB
eebq1j2rZ0Ps3yfa9Mmw48CHdZnUEnj+SLNAF6hQwGn4sjrDWLCrl2DbLGZEudxT3Bdsrix+Vq11
sOyfzEBsLCODlmchqtH9lz3EpbCV768TzUnAdRRfrSKE8E4g8hBGO53bbwxcc3RsCMSkzstqHriM
k6ptyt+FYQDEwaX3r2OmxQT3+cjLUfL/ghYXOzbnFzQzG8hg7I62LaYPgTFsjsihmZU7UL35miyV
OH0dunwVejn9UWJ8W63XG5X7k/D7QcMHRFgXPfutWDyz3/WV792rJflf+WKcHX6TOFCMm8xn6vmB
wF91Ac42M6WkDaF+QMmd4taQ9CvEr8L4U4Uml4WtHVg3JqyLaHqivUentyko78xK1ukAZCtGVgAo
2LPTYjLdVww1PfRBYa5gMNm2Uypebm3ZnWwxlQnen6X0wVVvIOaknuYTjG6DCBGsvj53Idkme34r
VLMGD+hcPSI2maA3C7ieuBosfvLJvpzILD4JFVreheDXcFJSinOcTFueH1UsDqZkZYf/Us4bQarr
9vyHQJRJG4f6NkFRMHhYBsgjZnqpEZrh/a0P/iKVHDHltlsf9MNY4Q1EvoLpHswani5yWc9FbfP6
otx3UogN082se4nTKPc103IttcOwaURIoOf7eTsVv8QjL+6cvSHEh1HwoXS1dzEiwP3HbpOEMSPz
Bv8cf9THDE0+I0kkzWz5XeWkaN+APmBkSSljEnU0P5N8NQnqgQ5o3jHtwTbBgz+1bt81/cenMBeo
husxbQLR7bBrtHo20uEuQllX4Z9NMY16sObAN8I87L7gKOibbBshgPbFv3Hgzh4BWpRHS+U7bBfI
tvGF0QWojTyyAaHJFgObotmXIfo0n0zUJyscu9G/D7GS0nmuT9kWD/qHm3NxxW+FmBiAZvjV4YrV
zgHRypiHBMuuT6WnN4IjvrhpCWy/ocSBDpanhg2PhR7VHfC0dI2mh1cAjZZQOXecYS0FxrTVKGsp
aGPUFqzWO6e8AGw2xQ4YKSSpSnfcZZprHOcc/2qdUIAKwAMmxhNaiZRF/TvtNhprBgZe2U/13sno
TuZtjwVAFS+GSUTuqpxS9Ey5sRvbgtPoLyV5gVH1+08qdjsywQfacmKjmyW/NYWov5dgGDT9Whms
i4GwbKVSeobuVyUN2QTERQkVQhB3kd8KZrI8kjvy4syRgoOURvSA+cZ1CYFUQTVl2qoWipH5KXNO
MqEiToU2CF66cTA6QAXWFdfkTEqAQG9LVl1ivaGaPHWrkPIsnu3PrqQQOKosTR8HCQAn4IYZ6zsl
FRjOc+uhUZ2pRSyNIybK4tyobM6CqTbq5HgOCn/coG3OuxXHMkGZpB4TPqZzkk7d79SBC21tLGUl
Z7q4kpx9+QWu2LgCxuuP4PhQW54doVnWi5fXx7xkOODKaOpYsEbyyFjiBBKGtINMZK2kxWD7ku1G
OPWGz0OEQfMzphSu0/wKzPR5rda4born/35LxLy05oJzTt+upl9Q85dttdOf26HY5hmEr9q+Eoc/
WxFy/FOwj2pfwF9D4ABd+4MrfYGm7jzdsGy7CLllCX5CEjnFpoTvyCHEzKABMPlUifyjuHCbRTUk
OS6/g+ukK5WYwSwd0QgXMu2jY0ELdThFldEVN+Tmd8rxzc+z+8VGaQgVoY5rxzfGuaxkww6CoJ6Q
CjcR2tmwDePWMwnATTV1VfiZwOB4iydgEzn+Abp80YK6iRFbPAoNuT91HOInjmfIE9A3tWTflMNP
RIlEPJnZQnF2Oo2htl69gD6lDW8dZrjMY+ETt6BIwTBeN5f3lBn/2QPKje89PgWgBBJqJCg/VkbI
4v4IBG5hVccZwCcYwMszdohHQGPQPOT5hOOgfyd1hiOsgySZlXbdBEyurDCmwOMkz7EIDcwnfnsU
sdHWEilb+hAXq1CRbddXOtq30UyMTZU4L2hx6BPb8nW5PiCHSEdTt0KerOtg7LxGpWY63tv89IDp
/N0yXUulQ5xL9D41seouYbZIfGEElAs7ku/pml5i/cq6cf3sh1EN7uWzevM1L6a3OHoMNaQyGxXx
VEhKdKSZQjtzZvDrCNkGGmUgOJGBNNQLqYWa8fKpfMSYCUI6DPKSDXKs7be2073UrvjeN8kmwcox
l89G2eYTtoOYerYnHti3nNDY5ft45zWXKHYksy8DVOwCNPUjdEHpSQ2hRFOgC8hwvsYUI1orlt5j
k6pA9hmGYwpNPb5mTBidlsvGzf1bbf/s6XuGb2FMLDemnqU/xvZf3gBo8bZ1cIDurOQ6Gi4+P4K4
S08LsLebQkwJN5/q6DTviTwIn6IjLwax/En/PimT9fV+LtfOfyZxEsbPpYTlDlQ+8G0RUn7GqcYg
pi0eoIHKj3AkSHO/0gidypsQj5hqAF791vLBfkqeQQ4MibtXphri/4fFS/aQnuHBBolVSRFuBfDM
TB4Ivn2UxQvWkXbRcF3FDmtypdZyGrvNaSbpMBo9onADFiG87snzAm1wm1pR7/IaUqTOQ5U3kGSN
LFVp6YuHPyu9BGp8d3bWnST75B8dz33FJBaNtZP6Z4wXZu1NKizx6ypZPBzKxHJzTmRq3buIHtp4
qea+CJBGXuXJvEn9aXO1JZVjB1RdixWH4pslbUJlWH+XjzFdre/8+j6yYHv9XFnDKoJOy5J1lKbI
4mHIaJfM78ae2n/kWUi9O/d1f9MYKxH6OjMY2lSduV0uJhPvCT7WmWqpY54YH8v9KoUBNXd3OwfP
u2x8XLvpOGoccIyQgq3zN3KVu5F0AEoYKLoWTiFD0lac1wvlRTciULyFBXQVA57Nd7FMAl4XmRsL
RsM5L7l6NWa4uOxM9qPRml7syDR6hfOXEpepzRyQk9K0xzCwa+V6Iq3zdH4Sja9XVoTLO32PUE5H
wB11QgoWeSr9dU+BaHyWvSP1b8qNd9WuDTBuNMDCAMznOZo062QHrzsyTnv/o7JAr+xe4WDll7Ro
RefzT1wqP1f7948G8y81TuPlzuUeI4v9aATC4/UwBlwRcr7BXPSi7Gned/bOn7cPYd5Dt4G7aMpf
L13QChJceMLXNrIBE/gBDzB88l4cyXzOmxD7qpkgHmkmrIRy0jHEdYTRu0Vv918BBRITIM8M5OWI
LRiqUQAfNG6Xb3mGxlecsvYX/YeI6fSTgForNDWIwBDYSHsgolX/oy56nqTfkucqQJwEG5VmseKD
xxSJ9qy4HyjOkib9PN5I/PT5boAHytJrWePXwhhlRh4NMa+B3KRXZ97qEsOoSLa86X1SMZBW65Fh
ATyugJJtM1qqDjv/5wbtrn1bdoxEOz959PzbhnzKAFqP1JAp+iAFDtmK9yQGvXcWOlDSw9536Pjn
oAQWBvMUJb1GuFv1yagsuoz9d/0FoVLYSJsi3BE024fof740FKd8oz4yx/dhGiOq8XVDNc+ln1Ux
EY7x6FlNpxjoX/k9RNd2tioRXCdV/X/cw1bUJ1cw6O8X6p0GpZwokCLTlYPlBzVtCTg9yrl44SKc
D9KSXEhve0XkjMT2HsqcB1Jho4WKXqcU/Tgj3tIJCVACqXN9gOsFVe/BkieP4Jn8WVSL1Ao2+HR6
c92w717sS8K70f1JZQkeZiLVX7VmFxPFK/Au/GwBdjUlm9M31kdbmOshZIr1oJTkLNmKQLomB3h6
jcoIPtQjjPIm7LDbUMdFIvxAO4wOYWGArShpD45zN29rb+O7lSi0104WcOg0FNDWVXN4DLM8MZHQ
LrLtqD5P6UdktHW9bvj0iOEuGTlUwoRvJSDvav1dCNzOBhqIndraXz9HOX+pcsbTnMPGoE7kP5Up
ZsMQBYpx76P5k3rct/Nk4CqZ/MG2RvSftWk8czAuT+/I/kCE3ArWOQ6gpg8hoAnfzs4KGKPQg4OJ
OrHe4BVKdPjLJPUYeem0f887kUnyl4//Hwze80oYsHNmJuU8vBeZo5AF1zJIpuQsQ/ZrH37FzKET
ZjUZ9ZqD3O+fwXBdDppqnC1NDBZP0BAMkh+AIq+QRVIyUnvy5+F7ucWx/lCoAZ8cDx7CPWLxsUqe
pJonml4/orEObpTIxBH+gStzNI6uOXVaiecFJ4/j0X83pv3gSpDKeJgwxowFbj4Sz5WQ08AwtuWt
ZGx6koZAcYpYkNFcdKQ4a0WBlLl9yoESZrPgA29VmzNAqtfyUHK2q6sNvDhRTzCzYnwCMUE34PoU
LvBHo6LYU/RyvUpVf8RVyVgQIUgxPPcBE2DMNVQoPX9s3TuLbdJqbIcFyF7kHE66so80yQWVAPZ1
mi82dI53+umsp5Z+LFELDQHPM695xpsDiskQTdZDvMlccgyYgBlJd5TW2NiFJUqkZZgvheBpGuTO
OB+znmk18R9YGc96B7wiuAzWYImI8WSHTBIYdX7idziGwsSmIIsPYTlEX4KWGyoIYuX8VFk+OO+M
RzpysJh7O0nVTuIX/opFw6Rnkc/3nQeL7j5klwP2z+1A9xSi+GtwYSiLXkUSjxC2af0TpGrpjGhA
wCBPjs9CijCiU2PoZu14TwtgP89B/nXrMBtncs/eUv2SEGIy5gG6mGF7BMFylUdyP5KOVXT6M5aJ
wmd4qnwFHows12/L+BRgkQJexkCpeePXwMgOb+oLnky6tuNEi/JvQWSTLEVo+1BCVNDO1syg7A9H
CitRbDb4AOfgVFVkAQeZqIr+XD/pP36EKF16yvYfZCHstEEMlujY1ttl06GYbX0QzMBvidFtMn95
DG+Epwsfrad/dQpbcIY/yu+c00g6IevLw+hg9UZRN9ohs2qPDiCzBJVED8K5e2uHH8ZFxkLJ6dkG
dCmUo5+D7ofvLNtxqSfx0s/K+JAUhy4JhhkEz9mQ8aWQzkQv0zMR+Zqao7sI9TwUyh8pqzcTk18u
RcIefR6IvDPI/nZanjDhrKxI+TDd/Dk8hGV7fZq1zyCEVDvFdRMSr8mjAbZRE00qGXYV9BWM5sDt
jSfCp9iZ3AmMtNhvuN3RRV2IzvPX0d1+1Z/vdrVbxmqlh5TNYEowyCSVEnLj5GhGlGm1sPUgDdRQ
i2pkqmB+37MSUSapFZcvJ9z3LkHxN/SbusdsymCpNggx/mwTgaMRHxqmI0aw/MzrZhJiVsBZb9mI
XnAV4Ll8ocYh7Y4E9oapWXz5qWeWzm1QGbnL+t9T3rPQSy8J+PhrnEOSRsFkHc2HCItVD53qdRtm
CGcj7inkemoumqYuV8IBVVq8PgXIx+Nzm5KJZVh2ydQ5j2AE0TPruP0jKAumfnMBptNr1GuIG0cH
zsaIjonEWzIBQQQCTCcJgqy4q8oGjJ1Fcun7xBA9wVuifZDdJjAhYZIV6K9eFWUQ7vIDi6qgrhMs
I76IZbfyCrzXeFM6AUzEMn7uJLbUI1VV07Myg1pZUgiSrzEStAVnJvZ5G21JOkaSeOayHFBWXEMh
iBFl6WTV3Ir4OFlXBx86AHUGSkY0zOBgqEi6oVrRkNvrhm5wmWfgddJ+59/3Nm1zM3jDYXLCzipe
+b1eKbxisBvIb2VYOiy+aFMaq8CY7BCbmNd6rZ8mbyJGpZLJeRhVM9iefIvb8N0WSKKZ5NxNuKW3
CXvkxNshCdTnTa3d+KHNoofqWaaIgSaZyg97rGOdqUukLijww6br/ZP99+sdSNSoSdy4DhE00FGD
fJ3D6qGRjScVmgpkiOKUECGB5WjhNGUAzdmbxf5jF/rI3p8KM4Cx+bUjswwSv9aSuOnvHFJvmF2L
7fMs7gb/xo3W/LREnj+7KcMlPxBYwmzEQyZswpSVgFnjM0CTzgqaVm4TYpG1yMb9TQbD+h+qQ4+g
7ljTZq89aIPEJ+gFw9JL7bUDds2wqsYmQGGeLvJcZoREyXJbm69CLtgIOtiQAfvArPkdtWeeA/y/
P8m8WIqND6b1MrbcfD27+ER+FPY3QHuangCHeCVih8VBnDiwv1KBS6Uo2xuU9QLqZ98YILVuYvwK
5rMXEJy3OK3HsRpIGF9temKZ5GysBM4Urf6bInEY+WnUuL2qnCSbBHx6NxRfZzNt7X06/S0CaZSt
lg4jsC3wG4WdDhqAZTMLtP4EzUoiShpS5tT6MQSLKQg1rzdLZ2uPWUgTMc41e9FBNwyjAAUgtkqN
+v0jQLNn2lPOQ92RKcFYtboZa7SBOL2yhBpeja0mEFIZsvGDzyJLeQj5KecAF/o2ZuD5+slwgbPZ
5rhwMArPY/ObCLOAiQ9PF4tmOx4r85mO3/H0LsoHGHCEvZ+WaX857bZXa6XAd8nlkfps8BAPpqPq
kgkOzdcEPxxuonW0+7gG6+5dCTpufp+E8BoNBHXx15n4nN0pVpQKQd4nnFPZBGLQW4tp8AeN2KQs
ZKcpl3CFZo7UQycdO/2/v/GPS3E/pUhr+22m/4datVNN3Qh9AsPetiZ8PBNhfwiAMPr3lcZJjL4V
GDJOaNexf/QsojLkEJ9lJLsNUkaK5XuyAH5CAG64lF1Dg2VUSqhfMb8G2sFDkQDt4z0nPPmbMHs/
VY9QMTVL/0qHCqLFvgdCuDmlSHAp/ZCli5p2wBY10+0boyDqkxOwVewkhkSeSvkNn31NX/yGZkzd
9f7ieTTbUbG0XpVeEvlPySc/f2t199SU5pw8VbN5KEYuUn4bEhPPJrqd5NzTZXXsvLSmk8koHezC
tgI2g5zOeBJUDyEH0apSY7tzt5ltb8zU3eE7yz0PYioQkbhhY0toDPz525QUSOhIJlKpRnDQBb9u
Xs3JXcxdXj3D8heVeFI0KKYhOKuSCCVXBlG85yiS6FVToRDzGPsaXMVpjqRdNavI3/N5xScH9Y+c
AwcNh/MAA2bftnMpe8Q/75T9ze5rKtDJT8jk2Sii+0eGygGI4ZrfavQkbCxeLuqkNm4dhXQWt8mO
I16x7FmdXohICsKZ0S3MT4IbhmHeHA7eZf87S5HIJqgsDCfcyzGIeJyvtFCHbF/0ckvPSR4mM7iL
8l5gAG2sNpAzre4nEfjnHsf/6kQVZTjfAi4wlm/25/CMlfr9lcCjqOXu21ZGLO5MkMlhkUVZRaQ0
8qdKj0AmuRECNGetvHO+gJDuPN79Z7InrpMy3HXg06TDvYIKJxudu3SPW8LoqCCd1LTGg7yDLQeu
CbVK2ydIW/Jm7o3jDXCytCM5Jfj1qzvJiPFeCFQc38TOFoFOGG2QszRbR6dVVd4Yrijh7EZrSeGW
6992hQJc8zVeuLG6GrV7FYeM2K8ozKbj1GkF2MaxvMYAJbAu8YmSGw8bAS5u6jC7Qris4hHI3ANA
0aobIDONuBntKzOA8lf91STK5LPK9nyxv3H+U7XrFu86tiBuI8NMCcbdtA3rr9vD0Kg9JoM3dwPi
SSBMQvR9JSc3yUU32r2CAk2X0bHAX1ztbwC4gQ7W+JtYlCHl+gb/Zme2Yxs99nZXXpVhha+W+2AY
aFmyJVEN1P19ZnqRBkznchJ8aqXAAKcMS5ezFK9xIrrZD8ien36odhhbyoIuujt/p5AEW/8r6KaX
Mcv0K5iTLTm8967KT8Pj2lZ5ZkGahpPhzohr5QWDR2y9SQ80II5Ia8bOVM+gYNPCorPXiwVZGWAk
bGyaSL5nywh0aIQbVAgMLWWQ4uWyI2UhitjYmHDJRZH5B39fFziluBJr/IW/wUIXzawACzz+hIh9
0kYLC5R3/MyWe+MsfVxAqYlhhpjsTRhLrL0XMLdHavRYY7gShpnpn+L/Q5qssT8qWdL43m7Ey+zQ
jV5WBaWJ7Dml4PInq5x4+b8J4Jis5iMLsH7xu+TsNin/BkOcVMINvJ7341WrAyBiYswZmrNbZlfd
lQwopfUQ3dFwD7/GO/V+J1EL2iM3zIzwTqnRgmsYlTtmPlTrRHqqnti8QzRDqcuUZp9/+i9IGcap
lsEYXeic7OcDN550Bqy6F2IZ1rZ7ovlWn7GXAOD+x5jgjQCJqr7Xe7peSHLIhoMnmOeGenTvow9f
UvSyavqgNK3USEZGpjjOakIB3054vwnzKbxKowOwfyNFnPZWAJaQ4T4BhYcWmI30PDhmbcFq+8qe
4t1R1OEJ+wKdvWlUfGI8xFFELhBiskO7HLJu2zYVxS44ddkPogM0ofXXI3x4ejM5cO93evOKbtbb
lR+Lcj4ZOJ19IA3meM4mtvy5oCqr2+r+lQbWsvIRjs9U0u/L1gApJYxRRB8Y8ECo803zS9DTqKnr
oD0AxBN2rCdR6iN8mid65+iOaflGngOIPj9fygFZXtbWYSKM1POohHWaadlCr6CHH1x8UlgO0PFh
0xcxlFfS2ujZcGIPvYED3Og6wXrPGheJa8osLui+i2VsHnXjC66yiHt+NXTSeP3gzbi0mkYou2OB
T4difrIyIgR64P+F2ERt1+FPE7DQyjfKleYhZZghBuTTO9/fkvE0TvaMTfsIU86HWqE94CCUbYRb
2lnUY424S3DTIZ0q79T320qV4PcLIRxm66247ws2K8kG3XvFln25sUgDnN9mlm0YxO8yUSxPINpv
tmAvp5KpmyjiUKy0Q9iMtSO2TbPTLmus3jkdnJpCmo6uuolDFO4YRQ6dO829AGRIFHXk9gwYdOOq
80LLvseGxpyacDP/pnzjRcG0htwHifJQlw7I8iI2igrVEGAL1lVirRC85gpK2SFulUZYhpv0Nz1v
0ROSHdX6gftIlsBkCYQ7kye9fGrjZdKGbqMlpfOmiA6l4neBUxBozSl3LTf2l9r1vyXB94SqbjOu
u2vw5jKVtmF6xyvAgrerqptxTW8J6HFh8LR0wbfogt4MpwS8QJtCF/Uop6oo3Aw/nNCEnR/IBBwD
lHcLqqH4S4lpSdq3s61R5mg7MwbBnzjXXMJH3EbihBVt3+sAj4XVRmNxtmubuAiHGqPH5/5O/AQw
zwuwJaHdeYuw8gNTVn1ph976dBkyOPOTQZRbVOoc/WQeOstglOE0F+2uxAJYDLjsrbWpkvZXYsfp
jcbEhykOQgh5FTXCAnnZnHKStotSxtrBomU4ojSP9gZJp/r6Gm+MXE8tgkjlyPW9mU2gPoO579JY
SKTdRYFNVx+X3nDdbPdrVAHr5KJDeQBsPa7XhCE6OPC5ucKGLRl9ODFThfXCHOVuEnHptF+if7+g
QOflHs3rLZRJ9ZFcsTQpswwqqi543gmsVUIVxkFdEwfyGnXaRkVDqJ9NRgaupYieoeJhLTtC/35U
TCVsAbSVuMWkmv/JngXG8sL5qvgcnA/R28+W8qYwDZ1AW0s2M68KU3iIFCaYJuy2M3udUhb1h7Hm
kEqRg0k5fQt4HfTjmtzOM1GacTfaKl96sAzw6fCN1kxJ9Ott9FBEcgghAOHx3b4tZHSSHJ7FN6LX
jFoNq6ZxvWN9FPs4Ez5IhlH4cNGtPUXjBy2gFgOFNfXeWN44VE6/tlUHaAM+/9EHSYUAPrS1hLC/
nwWkEeFWaRNCbYIf/+9KYKZQPbPe4ovO/6vqx/w02HbRzTMAAcPlKAWEprxkM1qCXjYKfGB3OApt
jUbSeL4EwQT0tgdLnCKZF2qYPDBj3PNJdp1qL9ByLr3CQ6pb6EES9nmIfnyBzDJAutULq+RpvKQO
YCN1xu7RjNb5mO+8zIsU+z1ajrXz/u0r4Tpfr6zxxnHplnazQC+DgUpSTRAPx92zNNYt5xv8m/fY
Lj+Kvxs0T/16jLakk0grZaHyZ4gXmTRhV2rsVQvpdsE1ey/ZiOM+AcMz6GfVXcQGCED3Wd5kA/xk
OCaUHm7FnJcL8Yec3CdMqj7e+LgiOAUY151f4cLMGF1r3Nv5J0VGyl/7b50VFK6sKgx44GnSdigM
jaTAfmroFrr10b2ihs2aCZsdjh+QslOR8/Gv9KmraHXkXnylKAsz77IMQJrNYGsTCnf+a5B35L3O
FOpsQI3RuNMuHnezFUu1+JXBBFK6hDAIc9MgysGGJpmoPl2vpESM9+A3tySLxt+9nbS51UoVZoXD
dWhkdIUROw7/kYrn7HqHoXcTp0gg2sNoL67trguy5OcpuUPd2nM2NeFkX+Rgt3dxJ0ELoSKM5s0+
G1bYzz6r1aTmPK33m2llw/XhE+qde549PWSH8Hzvjvxl814mH0QAZUIXSfcf4bUx2HmCKtA/27Qi
T1dBFjTmRk770EtO8lFLuAH96LMK95960v85LIJba3v4d8C+fJyvGVEuCY90cLsbIXkV7MJ3lvuP
WvEIG3wylBxm/z5H3bMBUFuvR2tFti562TfS34+JJoiuYXPB/kssYwdYr8wHohQLFbsPzq+iLUn5
WqBrb89qTRTZyR+mFq9ELpQZ245Iibf2B5L7SGqVyX1ScZZF0DwFNzJEprfHda/5p9DxE9w3bJhs
p0UwZH/RjO/G3NhITXFYGoAV3UdR6Qy+NCXENBC/RzVeT8bFIYOy1ImNZzOaHf6RBl5qBWYRobZL
rxEy8Q39FsDRom0CYrQFngwLiSTA+gAgWsPN9KTmBgsTjJ06P4XVn7cyQHVEI+C49KgHPrOan1XD
am9mxy/jltffYvx8Oxtj4Q9WFek17AonQ7y6bhbtWXIyCgQylduBymdfYdAbVPXS8gvOR8JEMYWV
cQaiSg+3VEz9DvynKXUeHKJZgfxp+dqvThyNG4RrGs1fh4ME0lv1HxgNGMYTDi7+UptLEwbrnsm3
LBDNKrhWDLoHi+wiSPBIK1ce1WPn4N0WnKQaDu2YzW7oCHgnxxdp39WO5blJqFlLKgdaW5hKdetr
S3H36jVJZDlTfh0HT8r5ixAawuFQpd/BrL7zG9IqHRcsMOmCkoL6lsE/+ddA9UszmTsHFBKsrQoE
NPzPwDDlrcy5jS3+QsDknNTPoXrqW7+8/5sjGPr7xNU78E3YGXvZP6AxnoehZoHrtNZOtdTWyO5t
k2j7u3MHoBlQoDXJaOXrfacGIoOPAX2zWrDqzyKoN09NaelEjVvWlfOKUDeRVY3y7SDRP9uZY9C1
kxJcrWAwEAAlrB76cPioRzROU1g6FA6zzmUDnbiIuAj4L6U3Zn33toU9PKTH6Yc3I+CLljRqzf8R
PV71B35rrwk+eQC99SspUkhhWVsDddF88YRH9+v1vf6Kzq4t3GOzBHRTjf+xN/9WcHCW8WDC44jd
90bytD+ElWUV8TmldzegTsP6UhXDdkgS42cf9/KGf+uCk+J0q2Y0lO2UCqXgYwpR/GxZCHLUPGay
1azmG2pzYYAfsGVmmpCUU9dvE1kN+Ohp4ptDAJUoTDorIcFl+KHnxtk4wXPWw9q1RYoWG/NF8wsl
pNTFr7Qr15TOrDVRUXWqFlhEhxu8+qdPfwatq8zDzTjZGieCr2KHMd537c3WU9d2AfDjEBX7c8Tj
9M104CQNymOaRZWnLmUR3sMNp9JkGlUTfGP/+8bfTgk9FKEgpbxszHQSSBXjtUsgZM+zqkPtXgJn
VbbU0KAkusrH9aeR7c3UNzs40Ustvia4kiJ2fv2OvH/CXugQnWqqkVeiHkcYXKGs1C8BYIUwxbqt
7Big1VYr0UBB2Yr9d3eJoJ13Sql/EoDUxKG+Mz8+uivknzrYnKZfAkazGJOebFWe618HoaSfN4tC
uvTouaEEqveFOgjr+Wj11lmL5VisJKBSpKatr4mS9zVFPBnoJIgJVo5BBg3gkcGXqhK9ZZJLiCBM
JXhI26/npZAaGcaJ9f8SdTuft5dofdRYI5fgM7UN33MOnXSlAG5B5HMM8J9HIj9rz/kWgXKvvozp
3rZ5j9oDfICzgcmA6LPVTvscIf5V5UB62N0u38MIm6i+NuNNb5SMXQZeOtJtNuy+oJcdVzimd8yg
lW8GTjxqC1tsTDqU2rwGgru4oeRT21ZvQWDkyyesDm3Vj6l/K5wJ4Xryak5MMQdImsn93t8CJbqJ
t7fjJgPhkOfffY2f+k7uxusCIlB6x5uACLpiD0yef6U7qqbjepyKoDVGy/oW+mONB+STKARkJz94
/7ncqzbzrSBpRH8bYB0JIsmNeVzwprignPY7FbSDdcsu5AkBzoYirOMr7CAmFYFEStfm6TznWQTZ
Xqw+a1oRbOSyk6zKIqH/SaU5E/zGLasNoKcXR8zLlJtBTpcoZ+nArcs1eA37sKlpdHe+4pYycdEv
ZVCFcM2dX532aiVpeeQMU4X+YBeUGc1nRrIb91nvcKQEEaJxXfv6glkAjjirx8E77OXW2gHTxac0
DqfNLx6x9AzW1hxgqtm3HSZJUTIyCZWFLE60MiDy/iD3vCls1JIxZQ+W6YH8odfB2qMRAD1VI/5c
Wp3n5SR+GG//1V4iKDjrlWrZHkoQpUgBSPK/AH91m1jO64FWmYv/1JRZnWLiiEnZ5rWr/IdyUPU0
XdVYB3F1POVd3WadlSZgkSo2BR/c+K032WmpDTeNgV3wcTstx1o7s9Ti1MPzJmfEk7ZYHWsZiasr
EXxz05gpsF6CS+X9P+BXWJnbggyAOyD9/KKFLacwS0E0KAXGjT+ng9i+Q8en8kOTLl7reHaHh9KN
xFXhJHLrG9K02esrmxrohPtHBlQC5eq9VsE0moJ4uI4bPbviNbTtjp3yi3z+nafvprIbZCv5eyVZ
46usGqyUkHuXuHfgGNsXKyemQDeOZnAmcJuTgAsBgQilmK2ki8ensVF+FPprMjJUAcL6UFjAcmfa
ogwSeYw4MuPMdN76QPcuMNDMSEb9GxRfpeNl655Snk1Ruog8eJYbG6BnHwDuD6Z5AU3UhICUrYCt
cZEzH6qVcngBIPl2EUCwte2GaNgFGzNOQM1/cl29ef/0BIwreMj09x3B50UKkM0P3dylXg4xd3q+
D4aqVBDPvB4eGfoKAaO+UV0MZ/k2BSNH7PnAmSnZ30Le0RqUwc4tusc+HueQK1KPuNHWu4RmKfSW
rYyipwrcukMn+F1vFjlQVDonCpQ4i3/PvPfcP2aTxq/ER4kPGw9hVFh3Q7RdnQwZ9+5IZscGV7gP
yQjLX+zUxV9o0qh4OLqiJKigVrtplC26GXwtC9elqx7TypZxDyZPKdI0slJh2Oa82IDN73atoxtt
GNhb/3IC19tTYK4H9ufaL6YTzsIrXZWznOpqQg9I1bFBwkSCIHpW8lVf0E8/LGPkbiKPUI2w2mpp
vUqLP7SuuFY/Gfabk43d65vwy3yJuOWwH6i3OIjRSC2HHX30rN3KeWMISGwIgnICZOsGlsvpm609
osZnFBk9OfvZ7ebSYgdkvE5Bwtw/enMURW5GM3uqkvRm3VkWAYuakl2MIzXx84QQ9LT8pmlfLk2W
iKkoRF0erR/g6nlwIMsdLcAK3YY9xh9EY/XWt6trymq8VraZGreA2tAsRfzGm4VhQ7owV/kavuDQ
2qhqLNl9Rwuup77GBDaK7oOyXxHc+dZ0dntmU1A3/tyP8bTvCd9/e8REXs0zkFBWJFWX3f+WXqXb
y/pNgpZAsUkhjp4xkGC5U55X0AsHEUz1pwSJhfTcK3aeg/wljNpeUE7KIHdpsvtTeYcjpjJUabKQ
1sHhyrfL5NGTDw4A6x9F9AN2Sq5zqgZylf3BvVD8FAI9QE6yiKQZMoIAokTt5eViZxLB9/tmbcjK
XHC0fb8HipHSsixd66c2rZgXEUyyETFJyme5oUfvG4zhFkq6Tagh1/nj4xQ4Oq5yKvCflpwH76cj
DQDIh6Bbqnm9N2mkYni3sHTcRQ2pFI5fx5EmS1luzMT7W6xG3k29xS3MmATd/cLN9IZSGPcHLjO7
IWPr4JjpfEMkX+9qbUq+xfRmMAqMTXgSxQdR/CQAZE3tQS6j8xPFQhgNrbXzL7LduH6x5poVspME
a52EmOQqQ2Ua4zINfwXTVnFnKtWNSuvqJ/GO0vGbW+tF9sDE0MPpTzH+MI96rQMuUid0I5SN3Upw
67vWaReYnTQF3UEFK9F/ViHDkB03AaiK4u4mXPLd8TEbdvS1xEDTNFjevNiDFLwuAzfmOye/yvWn
MUTX0WznsYCH+PBcppAJjP7U47OY8TlfHcLdLu3CtNOZJ76jExWs08VRUkpvc8Lu9Q4oHf56UTMv
TM1wL1IZU2jX95Ey2UQUsluaIFSAjhlTuYaDKX6rcf0LS/qNU/QlCAsIgM/F9ZlTn15xMv4WMN/Z
jZ2ERd6nQRrx6n9upDwH8OKIWtzJEI/hzsorGzGjQ9L+RvOh7P7k7Pv5TwrbWdMTlUYUmCOY6FyK
P6QytSj952n4bhqQVvwOQrS5IUJJnb9m/uVF4+QdlIXzDFqpQ01/d98+mVdUQmEq7ZwhOeYmujOL
5B/DPpwf3Q433L4M6CvoYOSV95xp3G6rFDMzRr5fmOO1vIFrEcv3Pk0nFxMBpu5pNikAhOjUo1W8
iBwnyD6QMLyC1W5nfHOgH4Zr8D3p09Y+xd7LSwYlcKoj8Jqe8yEZGoSYf50uTdOKRUGOrrPEvB8m
McNKjmMiWdYpF8xTigV0lMl11v9wvEWwAHFcFmQar555p02OhxWf/56M8BTX/YiLdAefK4ejRkMm
RpAORk8/raEDRp96GHR+a24BWg9vwDTVvakbakVaVHpZCiwujYzacz7v54kbFVHKd/h9r7B6a0ZZ
u5XKK9qfGlB8lhkkUe835mJgQaFyicqlqg35hgtci0WUId8AvQT6z68gV6avos+ImPN7E5aDbT0T
Gy1erBSRNqYQjjBYtoeYpPyV/xGwpWzvJXGt4WFJWBZeLPSM8xjQtBqR0HD4D5uSQ0RssP6ADBQ+
iaSmQtpJ3+I7FEz4okhu39rMQOMKrxI8fl2Gw5b//53EA/qasFdYET7QbnxNdhUUpRCXE2R/cKSE
R/yF+OKi/VL4Sm4mgD/Ns+4Y4+qtQzDoFm0jOWA+5pyaA6hJNVnrgBsPph2TLQtHRQ3kj3UzUxFj
IydTCt0lMIDkvUOBcczclUCxEDiYj//m4Wu0nmzJ8fA9YnsPXrINWhb3yTH+VGEVflZwM1uLwxgA
+uWOtnSlr/aiZq2Q7kp6bOaqHqnN0FdivpnHKAkzrxh+xs/B7QSaa0eojEPQtwJvPv1kIPV2n7M1
s3fCqiq+j+nT3Afl+nu6foppArCLe1S/Nh45gg5glMPc3czHTpc0Upmha4oGyoiLH6xDPS7g46mV
fLZqhOdweB9+/zbCkqNxqx1rWw2zV/pjbsaPTWooydZT2gGnkefUJOQ4+PK9qLWlgKohvumFoHiU
R/GUFpxuYC6SV6oR0+N7VNKDuNKzdQBGhSkP6WHUyfwt1XpPU41KJpGZVXVuJ+7KTfxGAsKtWMTw
OJix8LU0KBUVh23ts/+565w/LC/g1M8XdmeoKB2NM937DrAVHkm9/LIcJ9Y/T4Eos8l7SmDUOvNO
1m8efRltY2nirPyfTVekEH/tgG3QHg4dQ/wUy5UljV2bApJvt5ITxCRPDQDUUm59cYmEyOMZUEqj
3aLRQ6A4dRg8BuVjuPDa9iOEjDvhOLbSPVOYX/AP7pd72OcEQ7Oa8dX71lT0y+3ed38I5lnwPvbA
ad0mYbeZgEcUQ5CHuKBnI4sWjHzA1k9FLhhWbliC9ggU0OcMEMdsvHlD1cxAC9ZQ+pJWc9SR1QUY
urrYyHsAPb9eKRuRs2h1B6fEAk/ZiZF87J+Nq/qRUyT0LDxYQVbziqFZXcUFV7DJ87viZD18G/Ap
pH5zw9EEJphl/O6LXWKqXXodM4plgdIMAEZzS7cnctWbx/02gj92IzgCFIrYW0vtPiClu2GEdUTW
oucY8XxOAfzfrZzqGMOJ7OD19sKGrNFD+iTa6YGkNolece1h5QlY6WF1JatWZAkOK+FcIARBc6Su
IinlkVPaK/UqVbLW1avx7gUu5wFDKL/pBSakThoLklECaxHeeCRO1CMZAwfgx+9971liYOgs7ZK3
Az6V1OpM9QXXNN/mBxj63qjnllrOFLk8yDDrpx0IqgzRJ+KyoT1hT0wsuiNG+TkRFcuJjg7ZDhUh
/6b/houjfPgSUsQoHPQphuvY5EsN/EJX66KDNAk3CwFFyyidCKW1OUUeRKA+1YVs03dQ4oy9NMyK
40Xx3ZvQ1blJpcy5xOwvyx5rJdpnc+bechZEaLXaqQ2IWmgvMFD3PjYXnrJVb6c0ftSsBEcUj3Ac
2GcLry8U2UMjpIMayBYm8JTFgq6ZJ8+h4lscK8t4Bz29ttqRTabeo+BPM7IwVkcDGI/BusqnywkX
bLJY/mi4V9s9Gw7islGx6SrwmpA6s0mZwcVtzLaVu+6YxD9GGnrvp9x4aDy2+D2bxTUZV+NUXkLC
cvJvPB/KwLQ7grwa/RVtlDp8whLBprpOGkcvKU0S7OE8kybjHNBerp09xx5yjvnJsxqvA5PSe4bM
W885JMP+xAh+a4oo2F7ql0fM5AzjEVx0XOekaHCilmoEg7gEzgOamlGupnc2gg5NjP2MuyRqVpsz
eJln/y5AGFZ7iaQbP6XHG1EznH5VH2HuZvWPrvUykLgdcjlPlhFv67RtutR5ycG3EcTQaGBfTTB2
m5IRryRksTynhJ2kLqVAB5cjjxAEoRXv8IZW6Bd7F/F9U9T7BdgStZVvULeMMCX7qf4ev6Ew2A3Z
iBakntgO8yzc4++xsb6xuugArJh0inxRxgIBFcf5wa4au6xUqNjlNXfPrkXutBEOlqZuexIDIeS5
nkc17+D9TAnQYiwj9POh2p3IigJv6u0msoF+NgVp5RHyNheRjYGD51C2H/mkHk2q7ChY5psSS3ke
MWoe4jLJA2W3wR21PtvhDGyb5/u3XKgNXvUh1ySAEF7JfH+CGzlAEfAhRZtkiMiHf9ez1bppQTZg
V3hZEIJRW1rjUjGRG8iXDe9z76/Hsf2iEZeKSk094ZbrTv02SLa0c8/DmRiuO5EwEi09wxAsK3lu
Cwq6ZsKEDAGpWWw/c3FkDFuV1QMsgGMWsrJJ9dRfn5LJ7bHBi+bUOkbK15ZzQbaLOneEsTjszZjs
Fu+ZdFciEO8ZsQKNTpgJgFAedp1QSyf+uq5PhOv3K+B5yg+cC0IgW3CmX0y6QTbpx/wnlyb037xa
8d314YRHT2bfsQgMqmPfWJZkQn9eMCK6QVx/1L6ZyrVv7FYmFDupTTyCR5/XjU5EVdx0myCcLUPU
OFU7ZmsgN32UmgwDZFMvVBTwEmJpuZiO3PIGd7Jf6UEQTnabNncqCk8VlvJ4WnPC5/LQRqmbxVJr
8nEWCmG8krisZDd6JQXjgbTV6HhbCZdk96rZAdfOm942KhtAOACj8hDU8j6jtZw7Fd48QJFuwXOy
ZBj9nth7B0TZkEsb1KDdEUWLa8TmjAjM8M7i3rM+NEVsfjgNr9UBvWkVwxK9BGJ7+kCxEq2Cd0m0
WnW0uEOpi6jgS87N74N+SAdU3o+qZfCZc1/0yP5fC/AHD1FuccPxwVGPPeTmWO5TzoZck0ookmYR
0yBuzKtcjN6PVV+BMN93EBO5XJfedtaXFuus+AjFgE3B8bNkUNsf1Xyom1A0Vr/E+7Sw6TsFTeK7
83S3viI07/V7LkYQipQW6unjfMYOo5KjTJaCDxq+1oiV9ApGlbrOn4fOsM/0ZXb6Zt2zVfPiCRBy
nEsHDj4AA4y5glaxtjbXUdAsVxoygoZdz1lZ4lVrP/kXH6fq7nmIjwl2BxYYsL1rNe4G/hWIQG9u
swBZi98NciwdHSBWUNhMILLnhRaYDTkV2BqYMJe7yltYFK1NfdXN/ZY1MZ579rfz91EoznjyGNKX
AlikQgQtBikRFBJQdKRM7hfSP0aT8kM1x0U0LxEXxxXEOWnYoLHDj12F1C93MrLYHFpQ7WniyxS0
wm2/LhFDClhV2oiqt1AHuCyMA/WN1tjCZdybTDdnFSor7SF/PB2qeQtVrecDrOCkbhl/CknwxWC3
pt/swB3oMWs9V4zHzfvOO3eooSzB0Q8ANQwhlE8HEf6suMVzuhaDzTQ4CHoxEqaME+xblXgN5xjx
9GPYDttEt5F6W6tsodOov58hJS71DAEzfZ5cTcAJAbSqpC79biTzVLfU6lN53/s58l0YBy9R3m8r
Dwv5SuE6JKPM8fYctBSAvAjcJIyTrxGAWCBO6ffTXOsk6Zzr331G8PXeJkQ9GuOPyus7CxIcOyYS
njmfNGl0c5TZ+NmNEUwAN4FHDtPX+3+kWgR9x5ofxJutRWRmjOjLGIuTU/pHioX4IpkWHcLPwqkZ
+44GeIJJ1N4gkeo42QRpVjG50zRkFxSnlaQVncC4HjMc/BtV09BV/lJYRyTtoQ6kwd/Ou2BMXExA
5cv/xgcdzOX9XW5NJ51XYTnkRvDYKLAdw0Ky/XFPZWPc8otR14hiqpXof8RwJHS681ODfgWb/vZx
h6lic7FLn5c+zpb14AgCwO3j76mmqzg5P79pksrFYSwCUf1yuWw9656/YJlGzTivprEv9XsMZCkR
cGMtGyqHfkFgirYDdLN33Y/hQ7zin5iSftd3NDLim8XQJpYim5Kj0RnrAaMbXznxNMM2x3uSPBZE
V+SpMq4lhzIPjUG7zYCa76zFgfn8TjORT3voZV2DI9oZd7Yiim7l05WJBNjD0RQq42FXK19k2OQb
U5Z7BF9sNt2BZbmQiLYqWhnIAOJw7KMcgMFG0hvizt3AULT1fZd05+VdevJXwxb10xqYaCvkdW17
ZfMIi70A32GuhOTZZ1m286zwl4SX3i1LTv6hpizFz19bfI2OSbE1syJ/VcdQLt6LXLDSHBYLXmEo
ZkJ6p1ImfUip3gmHRLn8svf3PwZX6XK+kFsnnpxMNw93Mnvt7FelMtBbxJZHjVQKJpMc/W72ZhrY
fiZpRStFy/j54YiDIhgaPX9e69cKPKrQhWAtHisQN3uvBTPHzc4VZOQ12g/Sr9NL+ibcFrCXIOYc
g9xHuk5hQbOI2s5ceZCfhOVftXhcc1Sq8LgLAdOjDclXXeEDuWqZ/7TxG3oRUAJbAv4Vt9heQoIR
IWKv8gn27N8hXNfshLZ8ZxjN/88hsbuRWggkmZYWSbDUz7URE56Pw5XnlUqYXFKmXfBMg1XIJGHM
UPW2A/o5hMtu73g8NZ9FA7p5EMtX1vBZMAk5jBS5B3zHNFpOIrUZzpg4AdNlSHn6eYm+5xAoR9B4
Su8jt+R/FuFo0UmOVi9ikBVc6L8AiYg/FX+eW24nvFpyBOG7Q7TuQQ1gbzPR6EatOmN36shNldEU
KPit+NsnbmpbRZA5N3mjNb87NCBSIVWQIsqqGcYPtKAql+mKWGcYkYUUNjNq5FocgIWvBdUOow01
kyqLLAwMfk+NUx6KuJ2l/9/Gy4LgnAAhgiXjbLBC8d2nZjgUALfhLPFbvzi3hgVkOdDrCzm1HWsl
Vj2Ld/V35vfoBQH86szzYk2rf7qKypFghZ/rGCFsW4zM4v9McwD358sTBwlbUVd8VvK6HBDfZUt9
NweZhbcFh1mIrezi+JrS3Z0yqFVK/gI7wweXUlE4Hw0QyPUr1gy7Tl68AsRKrAo/XdWrTdf6L70c
MHGwVnrCvidCVwO+BNz3fUcEs96nlWSbONNJ90T6A0B+fEd/hWFEze4BQzbNRdOhQOc3aDyeG4d5
Lidn1Z42B7zGHeCLr+bVdYE4/I8A1sY8HQYkGqc8W/YXOkl4B444aubW+6395NCgSbI6O7j4qedX
6rxX83O0eQfW+2aIWeK/WzK9os6yNKiTVojyiSPWK1NpAddf4vBfp7urXKiC+Rty1doYXrB/OqqH
wivwhdjFpWiiE9/1WtqhOpatVODN9OIRiU6vuSDDgnC/zD4CaggO7DqO+JeXrG+zVoGSVHULAiKr
77rqa6HccVSwtbAihSeXfwoPUB2igL8fGp+2W1pdD8Euc+W3Np3Yy6eIzcIsngH/bFeprjBN/1hw
OGGwRvQLvBbZixo6ukU/J0wUUa8ZC0fI2iBXr8+ZYKicmRzYn7tGIDP2PgExg1IeVHW9y0xDbFUh
jV259riOYgP9LTHn6PqT7M5/4Au9i543mv1SZf9kGE3yZMI7mRSV4Zkykn8bsUKHmLPuGMiGhpH6
M9/IFFrGa6OUVxoWadvUk18SF+Flfet7tFGlbueE6ebrJi1vigx5m+Ers1rx4ea1XN9D58aRHOXv
S3Zwui1TgrzcEOOhgLrTt+QnkNDPnQG+6PnmGMauuPAYYDyQI8Kty9ajFA0VtPcL7OHQXzLQW492
tAKevOSHdb3qAblI8iRO1OsX1hoBkt+tX89EA3b6dJWgL0vR4WwhZqiseYZBaQXTkazEpt4nSBFw
jjbDEQL1UWDZhJyzwprvTIr3miXA6WmD/9wsh82XAMnwg/d/GDWpKEerRXf1JD+PmMPqZ8EU4fy7
40OyI5v5onw60XLdze9hcRu2EXDirhtaBDZmqIfHGU8KgK9qbvBdBHzodDtiejSUncAvVGY1DvCS
GaYc8G3O9YgwPkrx8/LBRKsmBRH/y3FYilk64jqpjtHB9mSdns0nuMDeXmkZk60X/qTv0qGidUVD
ykEiyKn7wKlDq20s01xV7t3Xx7a22S67MwwZqAROKRWxAie7JjIEPgSF1aU3S946RA4sj/DfUxk+
7VPNnxA3oRe0kSmcmZWmM+kx26f5O2K6sEM/LE3K8WF9dG9REWM1Oj/8SaCFhK9dY1e+hrlIHFeL
ffbPFNQvyBn2e5D2R2ujhPLbP3EYL4YEXcV9oTrm2yYT0KidMiaf9tdS8OFpjtWukz8B2gBdaeL4
7OGnjf3kM2MyV3e1QjFcYQbDItgj74eMiKhRzp9ciGw3eqZV+aaniurvEcZ08TWCTje5mjTee7LZ
N+bAt9GItFfLSfIYgyGT6SvjOWzlsYLBD+QizjR3fNv8wsxpWrFL7jEtW5TLrSDVPFMurwWhzTvB
0alKsB9q9vtWXffSYpMGqG1KvLnTzLghFpGuq1B3+qal7/nGTcBey/iGzurmRN3xRZlyOAetG5Wu
xH7U3lwRAgpDg0wm477y8Mtgw+di78KsLcN+chlNcgMRnD667C4yBs3A56aV46fH9XNaLJjS/x4q
M1qzfaUFSzlQHIRWAEH3eXBO0lsYvW5hG8m+SlsZgh4mQ6kZ3PMo0x9qPPy677xvNGS/knrMW8Su
5FHJ3vyoBfjmETUf6NxVIJ3q7q33uBLHhnyQEB87UjoSUII+tGRUzBom4b00j5dBcftxX5N2LAnV
tMIqfoeuQQpbkm+Plgb5yg0GqIGjIXyuRdPmfHWp1Xf/Dfz3ERfXOpeXCwHnU9N2kpPNzu/KtxjT
HiTQJdMqu/I6+TO0fYoCEl3c05lhXkVfQ74jUb9Z9Lw+P0ny+vYrflZGhfhCqtmnprLqi3MKet32
GHrQTZ0c85s8vOVWesCphoo7AOJ0bn9g2/Hq1Ka2PxnVa0pZwE5MGk5HgX8o8xnB57qig6EEEGIQ
z/pzVhcZIzRbdXUyAPrtQ4jJtiurV1lijc4yE2XK7gUpbSzCwGb1PJud+X108bxF0a/a7MQpE3FB
Hv2kORXxL/Dwy1oP+2OxUIKZMwEPhjZesBYGUQMvOSLUeOUsSS0A55tHJZ4k0uHT0L/gP0vn4LR0
kWTZ7xy0b9gMl7gViKGx+Fs4Q3LMRy60k4f+ewwWS81TCIQqFziZZ4hLPhOsVNlGQxUJGIJLKWap
BQ1u18LM5tA7ABOIhzCSnEGphEoLh+WTQnDn6LjJtn8D4QLLPrFb3zCDxRo3qG3jHNX39vk1QpC2
yWV/jGIlrsj3j05DlBZK4Us2LRamo0HJqZN2Z7KaJ/R/ZRUn90WYJG4Ferw93/2fhyrGoHmmhExl
9yJVyaFM/n7CijX5mXP3ICilxKbbAH83GgMzWvVSvNRreoEfTrhVqL9FjByKMcA4POZDgAoEm2k4
wUFV5E57BYF41czmDyTpzDf1B+9QkVOPpTgBjdXjD0v9r5Pd5R8MYWpVdZ8VV7nc4FC4tNaq7ydk
ATYBy9Iz2Z2D6uAjX57TVT2hnoawAyqpEIsleGsKWnD5UH1R8Nk9zSlpb+7gM42wpGzVH1bbUhMq
8LIJGIacBOrndg6oF6ESh1R1A1DLjACEfGQ9Qb6UbByjkH7dTuSuhnJNyFqetXfP7Qpv+YYHryg6
LnfYzcrzuW/5fnfM8ansF1MXiAxhZ7w1kalPVccSTyKz6lQ5qaKDVhCqTsXYcuFzhnNy75dyrQa0
0FIxU44UY8/GHLQD14j+d5ZRTezZKKOpEqBzfIug1JADfYuEv7/FtEW9JwM6gc7AoUBYhPIJKcyz
7Vyp06INNRHR+smk0u1IdUL2Gls8xmxwXP8ZhlapMh4E/2X9tulRd8rREYLWLL/kXXTElonoePoe
xmioR+vFMUPbC0fSgXyKqAdXSmd2bsE6PMMRvG3DioQpeE46Pw//+ej70ebChIsHXLL40VZCkJxw
qqWKnhTB9iv0OQN6u007+CufjyOrNUDzAakYYmTsjl29xWENQdqNwbSQj3keJJo6w4DbwDQwwGib
pmKrvZ3pEPJNd9qRgpG9go9BPvr2UX92+sbZzMu9EAZSG5gsBfn+jGOFwCPad4aZvb7bE3vMcMDY
dvJIsNrKcBgF+0UF9AhbAXtcBiskTn0IEyCEPQVnUlOD3hKVdWKxXUqK3lJ4JQQ4zAnnb3nPa7yQ
nZk7dAluifZgnxK8XIJ//enWqHSsv+EZPVi8NKhNnEuJldkB6ZiU2ljeKLy0/KTjgCN2Hd2q+qmh
DbhoTZn1OmDXaBedotPnss7NLW+nyx+ZaGAhmcjpCXfmJzeUbHgLecs3x+PuVvlIyHnsFEbsRunh
le07tYkcKalM4oNd9U0FB80tZEtasBjldgkixZTKwjdgLM6eCmSrlCXlPItVTFu8aqsaH5lntVoF
SlOG5z/8sKFzBy491lBAs8w+rZ0gOhWVC8yIKyDhJwAL6Phtzm/8j7cs/Gp2huGUUPBfFzgHvNcz
4BZ3mwC/q4ffHYAgzxyS+icXfZOgz8zNriV+iDHl0yICIeK1GJHCyur82PDEMQ3e1Ro/KjQWaG0k
lP77GFFqZ843UIZ2To5MCf5LUsQsooUuSUAdlG5G23cjXiY/wAm8GRZ0klBEoXsoqYIFccCOkfOi
vnRm2WVVZhkyIfDGQgRJQ5dh0f6tMdom2mwUhsD11x8rwrQq0uPIryB3+0gMSrSbkyFa2wnpeEkZ
BgIQ8hz1kg9CKgowa3vtpeflRzFuPkFyNZn0ZkkpHqzeXmXORUUzm5czGnUANaT8ftFWaE386bgK
MC+1OBYl/aByciFXfwYXtddEjfsX6Np//INMrKhV8dzsyjxZGV2QjBr3evCU6logOyPEiAFOpgDJ
jRVea06ZLuiipASh8c4UoyEpZuSa6NoUaJFEBEfEJUAeCaqa1PkKATPYCZbjEtRuHMEfdFRgzvJE
YdFSxQxXxJM9TNzUfImpe+m+3KCU7S8gZJTZPRG6HQXtFGJTzM55yV0vZOMhVD3LEMVUEIP5lC/T
fq/U8abCeF+6J0Ha5D2urCtXg4OPjGlPVWWuWLI0G2R6lBiX/b9luYtgaqqTs0rH7yYCJ/CW7dbg
A8KjDMzncRLZNB/dmvSNDtCIx3ZIYanve1xwVu5VVsoYu4TLZePThQkvEQCz6446Ictr2EBaBNaQ
GIla0u63vWXtCR1g63/HXz5ufMYRyiL4H6cIHE5JBRrtS63ed2u9sbhBxFLWw/MhnLXoA+wdz7At
t92fXre3yzMfi3mCQKaXw4Jkw4Ah59oxWySghtjSndsRR/l7XjHBzwM70bocD/kym+hZ6e3hWuse
xSS+G429CXUvzDQm1YRk39cwGHBkiZLaiVGiajzX/oS1f2kPJWRylOz5XXraACGfRZ65l0suOLCB
oySg9dX8G+4cEU1rA1oHnGBKprQXczxgli2EMeG/Wnc9CulNCObST/RCGJoh4yvHSzLSYTxWV4El
9Mf3M7VemnM8/+lWfnvSoVNekoWV1p31/mD/P6mrRLHLMtpRdN4AW8x31OGHuw1pUOJprXhDwJE7
rLVkYON4TjGTcgnukG/BITqVytkMznV3U1jE8IOggv9qmOn27enQWzYz0DH0b7CBxOChQbBkjwtC
Rj11qjGA/loRCAtu4pqcDiydIYELNxzEL6IEut+xuf++OMaT8BminaLpl6p2qJwqd2ZOo1zd0vvJ
4bO6goTjOpZ0WxohDsp+esQLHnJ7B+kXAkKYdGgI3SfdZA1j8KXZOQOgu8DZdRY8PzsCOS2gYKJS
iB8zerDPPuABlGFRP4uGUGcOkwEg+2HRExTYlv1c+h/DMscRlTxzcKV8U/yTlS0Neh551Arbea/r
oev1GTr9ySC3O95L+XKEb2DD7RGzMYbg3lNX/cmbCILZ6B22c0ny3MOHMkxkEFIdJO+hz64rUih9
VeYnd0d1FDN/OKCKZVO9rGjJGUcmPk12InCfgr62AL13WvsXhHitcFXG9yLhhwkylWNcMOW+hEZl
keVkvsxSyNEoISxrZHlnh2mlcNafp+AbPD17KRZfOwnjS3xBeubo0GLW332MQghaLG2x8F9RblsX
SB6b5rvfgN1Z3CMczkmiI8Eh7+gMxMDfXESX2HuduUG1bklzmxk5GaGJrgy8zV4A1G16lTSCQfLn
wYcwXSiuDLU4HvJdm/VksPSI+9t+E76gSVIU0sLeV5RJUEyZgSIshkpZ9hC5ZaoUafanWyCcjLyd
RuJmZtSUvUYM+QkbSuBxEqkXk6JCo9bTRKKINsH95K8R+SbobG9fuFnBkFNO6kHLu7hFNoSkLqjd
A/aQRz/eUWTKhZkjI2rkKqRRNF09MMq2ffiGIyEwT4gDIpCYVqJft82iy6Xmio9r6fWBTqE7HiSL
6QWmCxhwvAB9WrHBzPvjl054IOhtt13eDVRGh9u4gqpVIPoO8q8uK8dupmUYj1Y7bff9h27uZrSI
xai0kwrIU+uG1QYg1onMpDKMK1rt3gcx7Jj4i8LO+Ub67zgxfYF2gGXuu+qkqhH/I+CHJp9P+q0N
cc7kt5/qnIiXZ+Kw+08j5n4zvMSykm/dWD9jbtKeK2+Q8ps4+3BWKaYGdCRZ2Q7yZcBnG3Xs0bLI
QrU1kqACZJibDYhkpg5k4SyE8an/WC5uVnN8+7TTnwlDvW7jFZEpQc6Osxu9cRIJq4VWmCUmyCch
5WQ7i08DsZG3qDCdXxvYzvU78M3paHlPqfdT0sNF7GXwTKPnYMtjmzaCqk3VO7wpz4ARIvoukW8e
++yb4kJV58xF8p0fLUBiJh7KlcNQBLmh3EjrdHvsNfXKkvmgcH7LSx4koDa3za/3wpWxDXFFbJNY
AzsaOn2MggxT8JjRJlQ4vgvqijNyvalT7muT0x/cVuqBqexYY1fzLcLXLWg8De85afmvvRj8WxS3
s7m3S8P6nOOcBYOrCsLolhD6W24Ywxv9IhqXw1w5yWpUN37/mjL0FV8styIE4qViLsm7eeDNXWJi
FlBd2jQBMukH+rCfbcf899ulFKfdwsHSe1crsw9S+pD7t5xYulFwThj+Zh8SB8crPjscdwFaxQAf
c1PUWO+ANcqY/OYPiOVmsiZgPbocG2YT0377N3G8DutB4Am3lAvplbb66YHnCVQa/j+qcjKcPJ4k
uSciu3NOVD3u45xeRH6wxb1kuF478Evk+d3f7lynD/UeBJsfE09rfaawnVwvjcMag/zBep6AOq/m
4pu+p37HiPrxD/nz23To4qi0opc9S4xoTTUgmkgFPZjRWUqZgAtmCvgJX2jmAhkaDCrKNLMZ88Tb
pPpOFfyl7CFGnC2QXuz13Ppf4y5v3aHsrVE4Qyagv5Cmj+bFpIj9D59z6HNgF5GqY6GDk/TaAdPK
EYDJD6gCN8EiKiCNq8/pga/ErFrnQ/KV4qupWkXLfhLebKc4eviCOBYFr15rcR1/O2gDtiihZVQz
Xiby3V6y0+kAiqgiYq3qCzCpLgGN22S2yHyzJ9obcnjnlVeC9ItucVdug8LVTSkExzOjztcEzjXB
Vi3MsBpN4XrSGfLTZAhux6XG610hSJnGdVsMV+CyRRW8IT2E4VAoXk2DpG/kb6loWaD5tNyYJsaj
Qju205iScKKVia2pUB3MrrPQJZHxgUlARZPNxItwiHNoOoFAnNQn0/pHlDCGR6ul4+5ofFYIbmhC
kA3TLpqdEoY/5bPOJXICSFm3w6hLYN7v0LCDprMIOhTR2IakipZkKH8c/bUy/fXvnQIY7L5+VV7D
bexRmI/Q5Fd35xTEN+4mQVizeG1E4YfiyIlwzJqGkuuOJYO0SCBYZy6VTb3a9PrEwgyQr4P/g6lv
ER4lNEsfdr8HLVbiFzRAvhfSEVFajpTwUR/mAA7oDnwKio8S5aXXJJJLk5uSJhTiwsJ8r8k1s2fE
Xf2I7xl0Y+9tO+IbQ2tXXSK1d6tJflo9rUct5tJHN8mqtv+DU1ySuPnLyxfI57VKRGee+J/9KZM+
3dUK4dyDWp2/oEO1x4RlmHE6WoGTyOLo8eU4YeNvxVFwOK2Q1st7E+gH7CKSv0WGjDsaDwtPpOBP
fGrGZVhjqsHD9IMn1GsXo/k/umO29MCx0i9vLjRoQ3UQAtFJJwRLrraeOB0sxltG5FbyWr1cp7cb
ij4E4r07G8Z61cuu0k1qk5q05A2TmersnIvyn9BjT+O8DwGfyntMj50px1rqWGm91id9N4utIQkw
KyQy78IUdJxLElP6dCOSGJVo+UuF3aNczlkeyBXWYC2iYdv8+RsqjWPDc5NXF25aacv8+KiLI9nY
knbpGfXm9s5TYHBJlAyMh5hBr1d7nxflmE3oLQdJNymYnbME/R+/JPAQZi0dZ533wWWjQH+pVeui
AtxVTPQON6f9cqgeNgnNXYyaBb7xJD4RtuLVSd635iY+bZFTNJsj+G2cVrmlCS2fMaIRlsEcxoY8
57AdEBC5giWIR1SuO5iIhGdGC0Iw+hRn2mmtIggO802Ir8uyAZI+eW8y29FSb8MSdoyG1cKgNQ5M
ec4gXYKb/rzz4tuFq2jjCGWn0/YyoJiw8xxGaDhEZLSAd1XTVBsBBjQv/02aJ7yPAkiG2ye4re1v
Z6LtwcLFNbWWnLTWHEjmcDh1d+kgLxDjb7NEOtVHGD+FBb+j+lY0XN6Z1gYrMH8zhnl55+csZ25s
eottQmlNL9svivRyUegLQgbj08rIhGaCLbk5JhaGr1VEYrqsJYEXbHyD8WyQtDReXVKOHFMzD4sE
XQ58SvI5072XHM5yAFMNcEmTukoI6YKStypMoqJAG1LLqLTRFs0KYtlO3FEnGKgBXA5s3PD6W3M7
HWyuxnirKZjCGkrh56iTo5yMF8yE9XoAbkd4IZcjzxYzv8jO6qykbOTocUxDOR2Znw4Mzcz9C3kr
Mflq9b4nEi8RNV6ialIDhw0TF0pZv2bpIHFjcuvweu8ZOhf7Syvg09OaEGdELaUaSBFZ1uLcpR6A
S51Vek4TCDUtRLViX5PpOYcnsS7YyhgvsG4I703Csv+gi3iOQqf6xfRAoayrKmwRMFEMvqKv8vsD
I5e9N3Md9nDUd98vT5LkOQ71sldXwgpiHaSJVzut8VbdOCmkmzMcK10HlcFrMe5BIKHhALS6unIU
dQUW1pg4Ntukn0vTgkyGMBgGuZ3JPf9Kbo0Le7vO4bhljaTEkmhEqkpHXMW9LuCKHdCiJqvvwOi3
+9Lbap1h/Jd0Z9nbhMcBhBOjS6lvY5XLo655esJJ0flDqPtjcU1R3m52c14D2Vtql4KlUdDFyUqc
t2+SY0QBdpwHUqodGAV6FmB3iVKLVHxM0acY03jFRq/zXM5cd8cTHqL/shou2C8anBM5I+M+MqIe
DdtO8NR5X3IwxzrWjTbL2gkdu65F0khH8nbq+ccD0CKpcz0ANkGKlIJgIeMK2QMqx5q9DqSZILhk
RmjJm3w6YvF+vmHVC3mS6aHMKbBAQVgGgG4skDvN3kcwuEB/CbABKhkzZ+JzBCgxA5+sXPqNa5gq
Ud8Jpar4/KdJ0hof5RC/hlxm/wjfe2TAXFrsjI9+tHZVGlkwG1P2noAMoWKQrifO5PNQrWvZBrRQ
tdLoejHuWUmx8ySG9mfTJc701bLSzFSk8ITdnTv33QbbJg4G97/46QLMpTU0AIXD8W9XwXHgCE9R
C6JnByXb9UqbiDGOMaKksIAZ8Pis2H/pkczCNvuLbbtMlEf9EqFTxZ2fs+vSUYX3uKi+V4KrJAxF
dHXmyrY5/nIdbsb85Uu1fL4Y3yObHX7hWBBCasnZSL86xNY0l93dLTNmY0fcKRGLLRGfJzc/wgHb
PbaNvJyaLJZvd2meeH+e73nGZxTtvZiRnaAamffl6ZG0PL6pDmrneUvGrgbHGNmdtWFIEQE2WYGr
mEqTGmIlRDb5NaiO9k+4/88u09I1FCBdIgCU7IZYq4jFPfbC1uFqm7EUvrZipJoXadmASOQZl0Gb
OlRacsPK5enUrjm1kZEiNQk0PSPcbiPl6jgdUPE7U9RIa2PH0wL4hIFEoMDeEScglzLKkRfI9XmM
E06cDrry29domnUiQLDppqaO8nZSknggxo6K7QU+xidxEe0TFUhDxL3MAiIi1ZQrPJFfH8XpVlCT
XQ/yljBB6aT7YPtE6OcLBNUB8jlo8LvNKnyWhxXrqB/UbuZh13EYo+z8AEWPE4eLt+mILSl0Ze9I
DozTL0K0qmiR4A07AEDvDC9N+HlZ/FRcQtEvVc3VgexooxdEwiqdJ+fxBSDeMoOaU4Gi10AIyxtz
V5EMIk10O2bERAe2xfvJSCe8qZr4idcGnDNF0grWhSLAnqYiL/gUNjOqaBTx+rL49kvdXnioWOux
Ubya8cq43I2TECe3oxEoH+Clu9JtY3Ytj70x1059DlC8LPj/R3qE/j6MknfBlutQDP2H/ccqYDro
CkFo/xu9SM9d6eMb0TqYo3XKam2t8ZNdyKZ29guwx7mNWyrUHgXutVM+S18TRt40Luvr+uXLkaHa
JQ2MDbSDyiEtb0/Q2VaYN7j55FlsXX26RKqvbI6t5fNgfeuoPwl5F0PKt1KrOzD7/yl4zU0RhtQG
J2wfd4FnwFQpMLNUNOhVPW+Wn+0ppQ6Gbxjibu6Q2djh0Odb5CqB1U1qHqZNfcGcmMAo4ZAC2Gj6
vvf4VGUx5i1dsrVZQ1nBfuDY4LKTKuf3TdqrbX87zMvuzq8mn+qFvs4uWIeEBtUsdUNu+nJsvIUG
EN3xAWyHJM47c3TpiV6ol+7ynYOaAT3QXeGLbK1l4rs5tMMpkGeEV71RCTG2WpfpDthJqSfUN/Hi
35IcsFTE4P2Yfg6nIofYrn/1Dypx338TFOxH/T6XEtFqAAT8xXSYr0ceqKauroS/LUxn7G6RKfT6
uUd3nNFtfAFqqa5bBVRm1bjTuOEg2HSgTF0V1GL1mFK3SCTbhEPLbKSVb8O0LlqP/+15r5VSRTlm
HwSPT0O3Sk6OWh0BRQBh982sqLCU3d4C9o/VSlEFfgQ3+Qfdv07FvnDA4HgMYnLV15bkalzDySaa
W8NJAbwThbipg2rlk4CFV7srTSoitInimUvrO4GPPmDWVae7LfR3AQK39SWCLCHrUpm5GRQv6sbF
IFxqEp2n+c4oNx2fVlPzqWM5XLmO1e6S9hA2jS8v
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
