/*
 * Copyright (c) 2012-2016 Israel Jacquez
 * See LICENSE for details.
 *
 * Israel Jacquez <mrkotfw@gmail.com>
 */

#include <yaul.h>

#include <stdlib.h>

extern uint8_t asset_font_cpd[];
extern uint8_t asset_font_cpd_end[];
extern uint16_t asset_font_pal[];
extern uint16_t asset_font_pal_end[];

static const dbgio_font_t _font = {
        .cg       = asset_font_cpd,
        .cg_size  = 8192, /* Size in bytes (1-BPP) */
        .pal      = asset_font_pal,
        .pal_size = 32,
        .fg       = 9,
        .bg       = 0
};

/* As you can guess, this is a character to PND data lookup table. This gives
 * even more flexibility to use any ASCII character value [0..255] to be just
 * about any glyph in the font.
 *
 * Of course, this character map is specific to the VDP2 device drivers */
static const dbgio_vdp2_charmap_t _font_charmap[] = {
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00000), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00080), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00100), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00180), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00200), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00280), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00300), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00380), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00400), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00480), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00500), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00580), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00600), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00680), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00700), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00780), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00800), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00880), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00900), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00980), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00A00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00A80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00B00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00B80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00C00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00C80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00D00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00D80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00E00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00E80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00F00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x00F80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01000), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01080), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01100), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01180), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01200), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01280), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01300), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01380), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01400), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01480), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01500), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01580), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01600), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01680), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01700), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01780), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01800), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01880), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01900), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01980), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01A00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01A80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01B00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01B80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01C00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01C80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01D00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01D80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01E00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01E80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01F00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x01F80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02000), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02080), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02100), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02180), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02200), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02280), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02300), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02380), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02400), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02480), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02500), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02580), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02600), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02680), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02700), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02780), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02800), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02880), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02900), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02980), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02A00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02A80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02B00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02B80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02C00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02C80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02D00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02D80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02E00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02E80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02F00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x02F80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03000), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03080), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03100), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03180), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03200), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03280), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03300), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03380), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03400), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03480), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03500), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03580), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03600), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03680), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03700), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03780), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03800), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03880), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03900), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03980), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03A00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03A80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03B00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03B80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03C00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03C80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03D00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03D80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03E00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03E80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03F00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x03F80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04000), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04080), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04100), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04180), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04200), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04280), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04300), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04380), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04400), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04480), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04500), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04580), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04600), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04680), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04700), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04780), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04800), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04880), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04900), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04980), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04A00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04A80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04B00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04B80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04C00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04C80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04D00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04D80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04E00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04E80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04F00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x04F80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05000), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05080), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05100), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05180), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05200), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05280), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05300), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05380), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05400), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05480), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05500), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05580), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05600), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05680), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05700), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05780), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05800), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05880), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05900), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05980), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05A00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05A80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05B00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05B80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05C00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05C80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05D00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05D80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05E00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05E80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05F00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x05F80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06000), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06080), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06100), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06180), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06200), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06280), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06300), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06380), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06400), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06480), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06500), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06580), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06600), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06680), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06700), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06780), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06800), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06880), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06900), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06980), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06A00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06A80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06B00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06B80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06C00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06C80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06D00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06D80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06E00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06E80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06F00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x06F80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07000), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07080), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07100), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07180), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07200), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07280), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07300), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07380), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07400), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07480), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07500), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07580), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07600), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07680), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07700), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07780), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07800), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07880), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07900), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07980), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07A00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07A80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07B00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07B80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07C00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07C80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07D00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07D80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07E00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07E80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07F00), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) },
        { VDP2_SCRN_PND_CONFIG_3(0, VDP2_VRAM_ADDR(0, 0x07F80), VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)) }
};

static const vdp2_scrn_cell_format_t _dbgio_cell_format = {
        .scroll_screen = VDP2_SCRN_NBG0,
        .ccc           = VDP2_SCRN_CCC_PALETTE_16,
        .char_size     = VDP2_SCRN_CHAR_SIZE_2X2,
        .pnd_size      = 1,
        .aux_mode      = VDP2_SCRN_AUX_MODE_1,
        .plane_size    = VDP2_SCRN_PLANE_SIZE_1X1,
        .cpd_base      = (uint32_t)VDP2_VRAM_ADDR(0, 0x00000),
        .palette_base  = (uint32_t)VDP2_CRAM_MODE_0_OFFSET(0, 0, 0)
};

static const vdp2_scrn_normal_map_t _dbgio_normal_map = {
        .plane_a = (vdp2_vram_t)VDP2_VRAM_ADDR(0, 0x08000),
        .plane_b = (vdp2_vram_t)VDP2_VRAM_ADDR(0, 0x08000),
        .plane_c = (vdp2_vram_t)VDP2_VRAM_ADDR(0, 0x08000),
        .plane_d = (vdp2_vram_t)VDP2_VRAM_ADDR(0, 0x08000)
};

static const dbgio_vdp2_t _dbgio_params = {
        .font         = &_font,
        .font_charmap = _font_charmap,
        .cell_format  = &_dbgio_cell_format,
        .normal_map   = &_dbgio_normal_map
};

int
main(void)
{
        dbgio_init();
        dbgio_dev_init(DBGIO_DEV_VDP2_ASYNC, &_dbgio_params);
        dbgio_dev_font_load();

        vdp2_vram_cycp_t * const vram_cycp = vdp2_vram_cycp_get();

        vram_cycp->pt[0].t0 = VDP2_VRAM_CYCP_PNDR_NBG0;
        vram_cycp->pt[0].t4 = VDP2_VRAM_CYCP_CHPNDR_NBG0;

        dbgio_puts("[7;1H\x04 16X16 FONT TEST! \x04\n");
        dbgio_flush();
        vdp2_sync();
        vdp2_sync_wait();

        while (true) {
        }
}

void
user_init(void)
{
        smpc_peripheral_init();

        vdp2_tvmd_display_res_set(VDP2_TVMD_INTERLACE_NONE, VDP2_TVMD_HORZ_NORMAL_A,
            VDP2_TVMD_VERT_224);

        vdp2_scrn_back_color_set(VDP2_VRAM_ADDR(3, 0x01FFFE),
            RGB1555(1, 0, 3, 15));

        vdp2_tvmd_display_set();
}
