{"Source Block": ["hdl/library/axi_ad9963/axi_ad9963_if.v@166:197@HdlStmFor", "      );\n\n  // receive data interface, ibuf -> idelay -> iddr\n\n  generate\n  for (l_inst = 0; l_inst <= 11; l_inst = l_inst + 1) begin: g_rx_data\n  ad_data_in #(\n    .SINGLE_ENDED (1),\n    .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n    .IODELAY_ENABLE (ADC_IODELAY_ENABLE),\n    .IODELAY_CTRL (0),\n    .IODELAY_GROUP (IO_DELAY_GROUP),\n    .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY))\n  i_rx_data (\n    .rx_clk (adc_clk),\n    .rx_data_in_p (trx_data[l_inst]),\n    .rx_data_in_n (1'b0),\n    .rx_data_p (rx_data_p_s[l_inst]),\n    .rx_data_n (rx_data_n_s[l_inst]),\n    .up_clk (up_clk),\n    .up_dld (up_adc_dld[l_inst]),\n    .up_dwdata (up_adc_dwdata[((l_inst*5)+4):(l_inst*5)]),\n    .up_drdata (up_adc_drdata[((l_inst*5)+4):(l_inst*5)]),\n    .delay_clk (delay_clk),\n    .delay_rst (delay_rst),\n    .delay_locked ());\n  end\n  endgenerate\n\n  // receive iq interface, ibuf -> idelay -> iddr\n\n  ad_data_in #(\n"], "Clone Blocks": [["hdl/library/axi_ad9265/axi_ad9265_if.v@95:124", "  end\n\n  // data interface\n\n  generate\n  for (l_inst = 0; l_inst <= 7; l_inst = l_inst + 1) begin : g_adc_if\n  ad_data_in #(\n    .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n    .IODELAY_CTRL (0),\n    .IODELAY_GROUP (IO_DELAY_GROUP),\n    .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY))\n  i_adc_data (\n    .rx_clk (adc_clk),\n    .rx_data_in_p (adc_data_in_p[l_inst]),\n    .rx_data_in_n (adc_data_in_n[l_inst]),\n    .rx_data_p (adc_data_p_s[l_inst]),\n    .rx_data_n (adc_data_n_s[l_inst]),\n    .up_clk (up_clk),\n    .up_dld (up_dld[l_inst]),\n    .up_dwdata (up_dwdata[((l_inst*5)+4):(l_inst*5)]),\n    .up_drdata (up_drdata[((l_inst*5)+4):(l_inst*5)]),\n    .delay_clk (delay_clk),\n    .delay_rst (delay_rst),\n    .delay_locked ());\n  end\n  endgenerate\n\n  // over-range interface\n\n  ad_data_in #(\n"], ["hdl/library/axi_ad9467/axi_ad9467_if.v@125:154", "  end\n\n  // data interface\n\n  generate\n  for (l_inst = 0; l_inst <= 7; l_inst = l_inst + 1) begin : g_adc_if\n  ad_data_in #(\n    .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n    .IODELAY_CTRL (0),\n    .IODELAY_GROUP (IO_DELAY_GROUP),\n    .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY))\n  i_adc_data (\n    .rx_clk (adc_clk),\n    .rx_data_in_p (adc_data_in_p[l_inst]),\n    .rx_data_in_n (adc_data_in_n[l_inst]),\n    .rx_data_p (adc_data_p_s[l_inst]),\n    .rx_data_n (adc_data_n_s[l_inst]),\n    .up_clk (up_clk),\n    .up_dld (up_dld[l_inst]),\n    .up_dwdata (up_dwdata[((l_inst*5)+4):(l_inst*5)]),\n    .up_drdata (up_drdata[((l_inst*5)+4):(l_inst*5)]),\n    .delay_clk (delay_clk),\n    .delay_rst (delay_rst),\n    .delay_locked ());\n  end\n  endgenerate\n\n  // over-range interface\n\n  ad_data_in #(\n"]], "Diff Content": {"Delete": [[178, "    .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY))\n"], [179, "  i_rx_data (\n"]], "Add": [[179, "    .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY)\n"], [179, "  ) i_rx_data (\n"]]}}