<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1052</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1052-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1052.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">24-6&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">VIRTUAL MACHINE CONTROL STRUCTURES</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft08">‚Äî&#160;1:&#160;<b>HLT</b>.&#160;The&#160;logical&#160;processor&#160;is inactive because&#160;it executed&#160;the&#160;HLT instruction.<br/>‚Äî&#160;2:&#160;<b>Shutdown</b>. The&#160;logical&#160;processor&#160;is inactive because&#160;it incurred a&#160;<b>triple fault</b></p>
<p style="position:absolute;top:122px;left:665px;white-space:nowrap" class="ft04">1</p>
<p style="position:absolute;top:124px;left:672px;white-space:nowrap" class="ft02">&#160;or some&#160;other serious&#160;</p>
<p style="position:absolute;top:141px;left:119px;white-space:nowrap" class="ft02">error.</p>
<p style="position:absolute;top:165px;left:93px;white-space:nowrap" class="ft010">‚Äî&#160;3:&#160;<b>Wait-for-SIPI</b>. The logical processor is&#160;inactive&#160;because it&#160;is waiting&#160;for&#160;a startup-IPI (SIPI).<br/>Future&#160;processors&#160;may include support for other&#160;activity&#160;states. Software&#160;should&#160;read&#160;the VMX capability MSR&#160;<br/>IA32_VMX_MISC&#160;(see<a href="o_fe12b1e2a880e0ce-1947.html">&#160;Appendix&#160;A.6) to&#160;</a>determine&#160;what&#160;activity states&#160;are&#160;supported.</p>
<p style="position:absolute;top:226px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:226px;left:93px;white-space:nowrap" class="ft010"><b>Interruptibility state</b>&#160;(32&#160;bits). The&#160;IA-32&#160;architecture&#160;includes&#160;features that&#160;permit&#160;certain events to&#160;be&#160;<br/>blocked for&#160;a period&#160;of&#160;time. This&#160;field contains information about&#160;such blocking. Details&#160;and&#160;the format of&#160;this&#160;<br/>field&#160;are&#160;give<a href="o_fe12b1e2a880e0ce-1052.html">n in Table&#160;24-3.</a></p>
<p style="position:absolute;top:931px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:931px;left:93px;white-space:nowrap" class="ft010"><b>Pending debug&#160;exceptions</b>&#160;(64 bits; 32 bits&#160;on processors that&#160;do&#160;not support Intel 64&#160;architecture). IA-32&#160;<br/>processors&#160;may recognize one&#160;or more&#160;debug exceptions without immediately&#160;delivering&#160;them.</p>
<p style="position:absolute;top:945px;left:734px;white-space:nowrap" class="ft04">2</p>
<p style="position:absolute;top:948px;left:741px;white-space:nowrap" class="ft02">&#160;This&#160;field&#160;</p>
<p style="position:absolute;top:964px;left:93px;white-space:nowrap" class="ft02">contains&#160;information about&#160;such exceptions. This&#160;field&#160;is described in&#160;<a href="o_fe12b1e2a880e0ce-1053.html">Table&#160;24-4.</a></p>
<p style="position:absolute;top:1017px;left:68px;white-space:nowrap" class="ft02">2.&#160;Execution of&#160;the MWAIT&#160;instruction&#160;may put a&#160;logical processor&#160;into&#160;an inactive&#160;state. However,&#160;this VMCS field never reflects this&#160;</p>
<p style="position:absolute;top:1033px;left:89px;white-space:nowrap" class="ft02">state.&#160;Se<a href="o_fe12b1e2a880e0ce-1119.html">e Section 27.1</a>.</p>
<p style="position:absolute;top:1054px;left:68px;white-space:nowrap" class="ft02">1.&#160;A triple fault&#160;occurs when a logical processor encounters&#160;an exception while attempting to&#160;deliver a&#160;double&#160;fault.</p>
<p style="position:absolute;top:290px;left:305px;white-space:nowrap" class="ft06">Table&#160;24-3. &#160;Format&#160;of&#160;Interruptibility&#160;State</p>
<p style="position:absolute;top:324px;left:79px;white-space:nowrap" class="ft02">Bit&#160;</p>
<p style="position:absolute;top:339px;left:79px;white-space:nowrap" class="ft02">Position(s)</p>
<p style="position:absolute;top:324px;left:180px;white-space:nowrap" class="ft02">Bit Name</p>
<p style="position:absolute;top:324px;left:288px;white-space:nowrap" class="ft02">Notes</p>
<p style="position:absolute;top:367px;left:79px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:367px;left:180px;white-space:nowrap" class="ft02">Blocking by STI</p>
<p style="position:absolute;top:367px;left:288px;white-space:nowrap" class="ft02">See the ‚ÄúSTI‚ÄîSet&#160;Interrupt Flag‚Äù section in<a href="˛ˇ">&#160;Chapter 4</a>&#160;of&#160;the<a href="˛ˇ">&#160;<i>Intel¬Æ 64&#160;and&#160;IA-32 Architectures&#160;</i></a></p>
<p style="position:absolute;top:384px;left:288px;white-space:nowrap" class="ft011"><a href="˛ˇ"><i>Software&#160;Developer‚Äôs Manual, Volume 2B</i>.<br/></a>Execution&#160;of&#160;STI with RFLAGS.IF&#160;=&#160;0 blocks&#160;interrupts (and, optionally, other events) for one&#160;</p>
<p style="position:absolute;top:421px;left:288px;white-space:nowrap" class="ft02">instruction&#160;after&#160;its execution.&#160;Setting this bit&#160;indicates that&#160;this blocking&#160;is&#160;in&#160;effect.</p>
<p style="position:absolute;top:450px;left:79px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:450px;left:180px;white-space:nowrap" class="ft02">Blocking&#160;&#160;by&#160;</p>
<p style="position:absolute;top:466px;left:180px;white-space:nowrap" class="ft02">MOV&#160;SS</p>
<p style="position:absolute;top:450px;left:288px;white-space:nowrap" class="ft02">See the ‚ÄúMOV‚ÄîMove a&#160;Value&#160;from&#160;the Stack‚Äù&#160;from<a href="˛ˇ">&#160;Chapter 4&#160;o</a>f&#160;the<a href="˛ˇ">&#160;<i>Intel¬Æ 64&#160;and IA-32&#160;</i></a></p>
<p style="position:absolute;top:466px;left:288px;white-space:nowrap" class="ft07"><a href="˛ˇ"><i>Architectures Software&#160;Developer‚Äôs&#160;Manual, Volume 2B</i></a>,&#160;and ‚ÄúPOP‚ÄîPop&#160;a Value from&#160;the&#160;</p>
<p style="position:absolute;top:483px;left:288px;white-space:nowrap" class="ft02">Stack‚Äù from<a href="˛ˇ">&#160;Chapter 4&#160;o</a>f&#160;th<a href="˛ˇ">e&#160;<i>Intel¬Æ&#160;64 and IA-32 Architectures&#160;Software&#160;Developer‚Äôs Manual,&#160;</i></a></p>
<p style="position:absolute;top:499px;left:288px;white-space:nowrap" class="ft07"><a href="˛ˇ"><i>Volume&#160;2B</i>, an</a><a href="o_fe12b1e2a880e0ce-193.html">d Section 6.8.3 i</a>n&#160;the&#160;<a href="˛ˇ"><i>Intel¬Æ&#160;64 and IA-32&#160;Architectures&#160;Software&#160;Developer‚Äôs&#160;</i></a></p>
<p style="position:absolute;top:516px;left:288px;white-space:nowrap" class="ft011"><a href="˛ˇ"><i>Manual,&#160;Volume 3A</i>.<br/></a>Execution of&#160;a MOV to&#160;SS or a POP to&#160;SS blocks interrupts for&#160;one instruction&#160;after its&#160;</p>
<p style="position:absolute;top:553px;left:288px;white-space:nowrap" class="ft02">execution.&#160;In&#160;addition, certain&#160;debug&#160;exceptions&#160;are&#160;inhibited&#160;between&#160;a&#160;MOV&#160;to&#160;SS&#160;or a&#160;POP&#160;to&#160;</p>
<p style="position:absolute;top:570px;left:288px;white-space:nowrap" class="ft02">SS&#160;and&#160;a subsequent&#160;instruction.&#160;Setting this&#160;bit&#160;indicates that&#160;the blocking of&#160;all&#160;these events&#160;</p>
<p style="position:absolute;top:586px;left:288px;white-space:nowrap" class="ft02">is in&#160;effect. This document&#160;uses&#160;the term ‚Äúblocking&#160;by MOV&#160;SS,‚Äù but it&#160;applies equally to&#160;POP&#160;SS.</p>
<p style="position:absolute;top:615px;left:79px;white-space:nowrap" class="ft02">2</p>
<p style="position:absolute;top:615px;left:180px;white-space:nowrap" class="ft02">Blocking&#160;by SMI</p>
<p style="position:absolute;top:615px;left:288px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-1252.html">&#160;Section 34.2.</a>&#160;System-management interrupts (SMIs) are&#160;disabled&#160;while&#160;the processor is in&#160;</p>
<p style="position:absolute;top:631px;left:288px;white-space:nowrap" class="ft02">system-management mode&#160;(SMM). Setting this bit indicates that&#160;blocking of&#160;SMIs is&#160;in effect.</p>
<p style="position:absolute;top:660px;left:79px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:660px;left:180px;white-space:nowrap" class="ft02">Blocking by&#160;NMI</p>
<p style="position:absolute;top:660px;left:288px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-192.html">&#160;Section&#160;6.7.1 i</a>n&#160;the<a href="˛ˇ">&#160;<i>Intel¬Æ 64 and IA-32&#160;Architectures Software&#160;Developer‚Äôs Manual,&#160;</i></a></p>
<p style="position:absolute;top:676px;left:288px;white-space:nowrap" class="ft011"><a href="˛ˇ"><i>Volume&#160;3A</i>&#160;an</a><a href="o_fe12b1e2a880e0ce-1263.html">d Section 34.8</a>.<br/>Delivery&#160;of&#160;a&#160;non-maskable&#160;interrupt (NMI)&#160;or&#160;a system-management interrupt&#160;(SMI) blocks&#160;</p>
<p style="position:absolute;top:714px;left:288px;white-space:nowrap" class="ft02">subsequent&#160;NMIs&#160;until the&#160;next execution of&#160;IRET.&#160;Se<a href="o_fe12b1e2a880e0ce-1080.html">e Section 25.3</a>&#160;for&#160;how this behavior&#160;of&#160;</p>
<p style="position:absolute;top:730px;left:288px;white-space:nowrap" class="ft02">IRET&#160;may change&#160;in&#160;VMX non-root&#160;operation.&#160;Setting this bit&#160;indicates that&#160;blocking&#160;of&#160;NMIs is&#160;</p>
<p style="position:absolute;top:747px;left:288px;white-space:nowrap" class="ft02">in effect. Clearing this bit does not imply that&#160;NMIs are not (temporarily) blocked for&#160;other&#160;</p>
<p style="position:absolute;top:763px;left:288px;white-space:nowrap" class="ft011">reasons.<br/>If the ‚Äúvirtual NMIs‚Äù VM-execution control (see&#160;<a href="o_fe12b1e2a880e0ce-1054.html">Section&#160;24.6.1) i</a>s&#160;1,&#160;this&#160;bit&#160;does&#160;not&#160;control the&#160;</p>
<p style="position:absolute;top:801px;left:288px;white-space:nowrap" class="ft02">blocking&#160;of&#160;NMIs.&#160;Instead,&#160;it&#160;refers&#160;to&#160;‚Äúvirtual-NMI&#160;blocking‚Äù&#160;(the&#160;fact&#160;that&#160;guest&#160;software&#160;is&#160;not&#160;</p>
<p style="position:absolute;top:817px;left:288px;white-space:nowrap" class="ft02">ready&#160;for&#160;an&#160;NMI).</p>
<p style="position:absolute;top:846px;left:79px;white-space:nowrap" class="ft02">4</p>
<p style="position:absolute;top:846px;left:180px;white-space:nowrap" class="ft02">Enclave&#160;</p>
<p style="position:absolute;top:862px;left:180px;white-space:nowrap" class="ft02">interruption</p>
<p style="position:absolute;top:846px;left:288px;white-space:nowrap" class="ft02">A VM&#160;exit&#160;saves this bit as 1 to&#160;indicate that&#160;the VM&#160;exit&#160;was incident&#160;to&#160;enclave mode.</p>
<p style="position:absolute;top:891px;left:79px;white-space:nowrap" class="ft02">31:5</p>
<p style="position:absolute;top:891px;left:180px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:891px;left:288px;white-space:nowrap" class="ft02">VM&#160;entry will fail if&#160;these&#160;bits are not 0.&#160;See<a href="o_fe12b1e2a880e0ce-1104.html">&#160;Section 26.3.1.5.</a></p>
</div>
</body>
</html>
