# # File gsaved with Nlview version 6.3.8  2013-12-19 bk=1.2992 VDI=34 GEI=35
# 
preplace inst NiosII_Controlled_Section.Channel3_Analog -pg 1 -lvl 7 -y 230
preplace inst NiosII_Controlled_Section -pg 1 -lvl 1 -y 40 -regy -20
preplace inst NiosII_Controlled_Section.Character_Buffer -pg 1 -lvl 4 -y 960
preplace inst NiosII_Controlled_Section.VGA_Controller -pg 1 -lvl 7 -y 1290
preplace inst NiosII_Controlled_Section.NiosII.clock_bridge -pg 1
preplace inst NiosII_Controlled_Section.VGA_PLL -pg 1 -lvl 3 -y 1140
preplace inst NiosII_Controlled_Section.Read_Address -pg 1 -lvl 4 -y 630
preplace inst NiosII_Controlled_Section.RGB_Resampler -pg 1 -lvl 4 -y 1130
preplace inst NiosII_Controlled_Section.JTAG -pg 1 -lvl 7 -y 830
preplace inst NiosII_Controlled_Section.Channel4_Analog -pg 1 -lvl 7 -y 330
preplace inst NiosII_Controlled_Section.clk_0 -pg 1 -lvl 1 -y 1120
preplace inst NiosII_Controlled_Section.Channel6_Analog -pg 1 -lvl 7 -y 570
preplace inst NiosII_Controlled_Section.Alpha_Blender -pg 1 -lvl 5 -y 1070
preplace inst NiosII_Controlled_Section.Writing_Finish_Flag -pg 1 -lvl 4 -y 490
preplace inst NiosII_Controlled_Section.NiosII.cpu -pg 1
preplace inst NiosII_Controlled_Section.System_ID -pg 1 -lvl 7 -y 1110
preplace inst NiosII_Controlled_Section.Channel5_Analog -pg 1 -lvl 7 -y 450
preplace inst NiosII_Controlled_Section.VGA_PLL.video_pll -pg 1
preplace inst NiosII_Controlled_Section.Timer -pg 1 -lvl 7 -y 930
preplace inst NiosII_Controlled_Section.NiosII.reset_bridge -pg 1
preplace inst NiosII_Controlled_Section.Channel2_Analog -pg 1 -lvl 7 -y 130
preplace inst NiosII_Controlled_Section.SRAM -pg 1 -lvl 7 -y 1190
preplace inst NiosII_Controlled_Section.Channel1_Analog -pg 1 -lvl 7 -y 30
preplace inst NiosII_Controlled_Section.VGA_PLL.reset_from_locked -pg 1
preplace inst NiosII_Controlled_Section.Read_New_Sample -pg 1 -lvl 4 -y 370
preplace inst NiosII_Controlled_Section.Pixel_Buffer -pg 1 -lvl 2 -y 1020
preplace inst NiosII_Controlled_Section.OnChip_Memory -pg 1 -lvl 7 -y 1030
preplace inst NiosII_Controlled_Section.NiosII -pg 1 -lvl 3 -y 920
preplace inst NiosII_Controlled_Section.FIFO -pg 1 -lvl 6 -y 1110
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)NiosII_Controlled_Section.sram,(SLAVE)SRAM.external_interface) 1 0 7 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)NiosII_Controlled_Section.writing_finish_flag,(SLAVE)Writing_Finish_Flag.external_connection) 1 0 4 NJ 520 NJ 520 NJ 520 NJ
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)NiosII_Controlled_Section.clk,(SLAVE)clk_0.clk_in) 1 0 1 NJ
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)Channel6_Analog.external_connection,(SLAVE)NiosII_Controlled_Section.channel6_analog) 1 0 7 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ
preplace netloc POINT_TO_POINT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)Alpha_Blender.avalon_background_sink,(MASTER)RGB_Resampler.avalon_rgb_source) 1 4 1 1620
preplace netloc POINT_TO_POINT<net_container>NiosII_Controlled_Section</net_container>(MASTER)FIFO.avalon_dc_buffer_source,(SLAVE)VGA_Controller.avalon_vga_sink) 1 6 1 2430
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)clk_0.clk_in_reset,(SLAVE)NiosII_Controlled_Section.reset) 1 0 1 NJ
preplace netloc FAN_OUT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)Timer.irq,(SLAVE)JTAG.irq,(MASTER)NiosII.irq) 1 3 4 NJ 950 NJ 950 NJ 950 2390
preplace netloc INTERCONNECT<net_container>NiosII_Controlled_Section</net_container>(MASTER)NiosII.instruction_master,(SLAVE)Character_Buffer.avalon_char_buffer_slave,(SLAVE)Timer.s1,(SLAVE)Channel6_Analog.s1,(SLAVE)Character_Buffer.avalon_char_control_slave,(SLAVE)Read_New_Sample.s1,(SLAVE)Channel1_Analog.s1,(SLAVE)Channel2_Analog.s1,(MASTER)Pixel_Buffer.avalon_pixel_dma_master,(SLAVE)Channel5_Analog.s1,(SLAVE)Read_Address.s1,(SLAVE)Writing_Finish_Flag.s1,(MASTER)NiosII.data_master,(SLAVE)System_ID.control_slave,(SLAVE)JTAG.avalon_jtag_slave,(SLAVE)Pixel_Buffer.avalon_control_slave,(SLAVE)OnChip_Memory.s1,(SLAVE)SRAM.avalon_sram_slave,(SLAVE)NiosII.debug_mem_slave,(SLAVE)Channel4_Analog.s1,(SLAVE)Channel3_Analog.s1) 1 1 6 340 1010 720 880 1180 620 NJ 620 NJ 620 2370
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)NiosII_Controlled_Section.read_address,(SLAVE)Read_Address.external_connection) 1 0 4 NJ 660 NJ 660 NJ 660 NJ
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)NiosII_Controlled_Section.channel1_analog,(SLAVE)Channel1_Analog.external_connection) 1 0 7 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ
preplace netloc POINT_TO_POINT<net_container>NiosII_Controlled_Section</net_container>(MASTER)Character_Buffer.avalon_char_source,(SLAVE)Alpha_Blender.avalon_foreground_sink) 1 4 1 1640
preplace netloc POINT_TO_POINT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)FIFO.avalon_dc_buffer_sink,(MASTER)Alpha_Blender.avalon_blended_source) 1 5 1 2040
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)Channel4_Analog.external_connection,(SLAVE)NiosII_Controlled_Section.channel4_analog) 1 0 7 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ
preplace netloc POINT_TO_POINT<net_container>NiosII_Controlled_Section</net_container>(MASTER)Pixel_Buffer.avalon_pixel_source,(SLAVE)RGB_Resampler.avalon_rgb_sink) 1 2 2 720 1220 NJ
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)Channel2_Analog.external_connection,(SLAVE)NiosII_Controlled_Section.channel2_analog) 1 0 7 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc INTERCONNECT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)Timer.reset,(SLAVE)FIFO.reset_stream_out,(SLAVE)FIFO.reset_stream_in,(SLAVE)Channel2_Analog.reset,(SLAVE)Character_Buffer.reset,(SLAVE)Read_New_Sample.reset,(MASTER)clk_0.clk_reset,(SLAVE)Channel4_Analog.reset,(SLAVE)Channel5_Analog.reset,(MASTER)NiosII.debug_reset_request,(SLAVE)JTAG.reset,(SLAVE)Writing_Finish_Flag.reset,(SLAVE)VGA_PLL.ref_reset,(SLAVE)Pixel_Buffer.reset,(SLAVE)OnChip_Memory.reset1,(SLAVE)Read_Address.reset,(SLAVE)RGB_Resampler.reset,(SLAVE)NiosII.reset,(MASTER)VGA_PLL.reset_source,(SLAVE)VGA_Controller.reset,(SLAVE)Channel6_Analog.reset,(SLAVE)SRAM.reset,(SLAVE)Channel3_Analog.reset,(SLAVE)Alpha_Blender.reset,(SLAVE)Channel1_Analog.reset,(SLAVE)System_ID.reset) 1 1 6 360 1130 760 1260 1160 1260 1660 1060 2020 1300 2450
preplace netloc FAN_OUT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)System_ID.clk,(SLAVE)Character_Buffer.clk,(SLAVE)Channel6_Analog.clk,(SLAVE)Timer.clk,(SLAVE)Pixel_Buffer.clk,(SLAVE)RGB_Resampler.clk,(SLAVE)Channel5_Analog.clk,(SLAVE)FIFO.clock_stream_in,(SLAVE)VGA_PLL.ref_clk,(SLAVE)Read_New_Sample.clk,(SLAVE)Channel4_Analog.clk,(MASTER)clk_0.clk,(SLAVE)Alpha_Blender.clk,(SLAVE)Writing_Finish_Flag.clk,(SLAVE)Channel2_Analog.clk,(SLAVE)Read_Address.clk,(SLAVE)JTAG.clk,(SLAVE)NiosII.clk,(SLAVE)Channel1_Analog.clk,(SLAVE)Channel3_Analog.clk,(SLAVE)OnChip_Memory.clk1,(SLAVE)SRAM.clk) 1 1 6 340 1110 740 1240 1220 1240 1600 1040 2060 1240 2410
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)NiosII_Controlled_Section.channel5_analog,(SLAVE)Channel5_Analog.external_connection) 1 0 7 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)Channel3_Analog.external_connection,(SLAVE)NiosII_Controlled_Section.channel3_analog) 1 0 7 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)NiosII_Controlled_Section.read_new_sample,(SLAVE)Read_New_Sample.external_connection) 1 0 4 NJ 400 NJ 400 NJ 400 NJ
preplace netloc EXPORT<net_container>NiosII_Controlled_Section</net_container>(SLAVE)NiosII_Controlled_Section.vga,(SLAVE)VGA_Controller.external_interface) 1 0 7 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ
preplace netloc FAN_OUT<net_container>NiosII_Controlled_Section</net_container>(MASTER)VGA_PLL.vga_clk,(SLAVE)VGA_Controller.clk,(SLAVE)FIFO.clock_stream_out) 1 3 4 1140 1120 NJ 1180 2000 1320 NJ
levelinfo -pg 1 0 130 2670
levelinfo -hier NiosII_Controlled_Section 140 170 410 900 1270 1690 2090 2510 2660
