icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
============== rep = 1 ==============
---------- ij ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- ji ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 3) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=3 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 6) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=6 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 7) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=7 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 9) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=9 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 10) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=10 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 12) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=12 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 13) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=13 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 14) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=14 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 15) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=15 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 17) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=17 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 18) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=18 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 19) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=19 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 20) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=20 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 21) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=21 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 22) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=22 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 24) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=24 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 25) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=25 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 26) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=26 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 27) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=27 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 28) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=28 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 29) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=29 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 30) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=30 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 31) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=31 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 33) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=33 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 34) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=34 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 35) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=35 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 36) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=36 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 37) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=37 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 38) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=38 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 39) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=39 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 40) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=40 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 41) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=41 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 42) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=42 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 43) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=43 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 44) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=44 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 45) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=45 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 47) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=47 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 48) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=48 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 49) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=49 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 50) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=50 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 51) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=51 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 52) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=52 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 53) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=53 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 54) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=54 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 55) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=55 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 56) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=56 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 57) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=57 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 58) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=58 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 59) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=59 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 60) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=60 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 61) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=61 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 62) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=62 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 63) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=63 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 64) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=64 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 66) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=66 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 67) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=67 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 68) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=68 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 69) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=69 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 70) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=70 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 71) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=71 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 72) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=72 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 73) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=73 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 74) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=74 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 75) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=75 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 76) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=76 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 77) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=77 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 78) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=78 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 79) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=79 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 80) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=80 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 81) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=81 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 82) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=82 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 83) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=83 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 84) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=84 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 85) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=85 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 86) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=86 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 87) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=87 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 88) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=88 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 89) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=89 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 90) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=90 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 91) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=91 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 93) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=93 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 94) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=94 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 95) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=95 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 96) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=96 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 97) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=97 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 98) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=98 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 99) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=99 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 100) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=100 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 101) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=101 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 102) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=102 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 103) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=103 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 104) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=104 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 105) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=105 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 106) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=106 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 107) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=107 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 108) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=108 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 109) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=109 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 110) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=110 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 111) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=111 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 112) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=112 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 113) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=113 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 114) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=114 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 115) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=115 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 116) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=116 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 117) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=117 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 118) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=118 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 119) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=119 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 120) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=120 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 121) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=121 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 122) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=122 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 123) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=123 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 124) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=124 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 125) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=125 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 126) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=126 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 127) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=127 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 128) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=128 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 129) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=129 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 130) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=130 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 132) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=132 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 133) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=133 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 134) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=134 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 135) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=135 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 136) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=136 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 137) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=137 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 138) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=138 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 139) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=139 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 140) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=140 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 141) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=141 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 142) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=142 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 143) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=143 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 145) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=145 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 146) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=146 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 147) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=147 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 148) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=148 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 149) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=149 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 150) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=150 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 151) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=151 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 152) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=152 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 153) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=153 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 154) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=154 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 155) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=155 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 156) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=156 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 157) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=157 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 158) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=158 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 159) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=159 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 160) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=160 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 161) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=161 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 162) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=162 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 163) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=163 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 164) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=164 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 165) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=165 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 166) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=166 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 167) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=167 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 168) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=168 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 169) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=169 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 171) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=171 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 172) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=172 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 173) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=173 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 174) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=174 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 175) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=175 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 176) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=176 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 177) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=177 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 178) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=178 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 179) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=179 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 180) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=180 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 181) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=181 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 182) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=182 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 183) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=183 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 184) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=184 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 186) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=186 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 187) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=187 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 188) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=188 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 189) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=189 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 190) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=190 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 191) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=191 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 193) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=193 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 194) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=194 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 195) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=195 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 196) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=196 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 197) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=197 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 198) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=198 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 199) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=199 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 200) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=200 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 201) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=201 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 202) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=202 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 203) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=203 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 204) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=204 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 205) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=205 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 206) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=206 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 207) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=207 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 208) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=208 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 209) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=209 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 210) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=210 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 211) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=211 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 212) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=212 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 213) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=213 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 214) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=214 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 215) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=215 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 216) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=216 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 217) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=217 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 218) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=218 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 219) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=219 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 220) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=220 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 221) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=221 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 222) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=222 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 223) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=223 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 224) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=224 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 225) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=225 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 226) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=226 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 227) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=227 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 228) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=228 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 229) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=229 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 230) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=230 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 231) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=231 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 232) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=232 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 233) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=233 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 234) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=234 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 235) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=235 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 236) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=236 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 237) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=237 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 238) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=238 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 239) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=239 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 240) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=240 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 241) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=241 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 242) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=242 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 243) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=243 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 244) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=244 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 245) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=245 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 246) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=246 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 247) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=247 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 248) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=248 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 249) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=249 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 250) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=250 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 251) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=251 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 252) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=252 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 253) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=253 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 254) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=254 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 255) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=255 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 256) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=256 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 257) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=257 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 258) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=258 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 259) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=259 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 260) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=260 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 261) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=261 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 263) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=263 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 264) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=264 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 265) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=265 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 266) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=266 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 267) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=267 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 268) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=268 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 269) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=269 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 270) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=270 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 271) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=271 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 272) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=272 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 273) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=273 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 274) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=274 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 275) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=275 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 276) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=276 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 277) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=277 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 278) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=278 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 279) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=279 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 280) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=280 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 281) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=281 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 282) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=282 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 283) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=283 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 284) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=284 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 285) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=285 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 286) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=286 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 287) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=287 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 289) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=289 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 290) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=290 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 291) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=291 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 292) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=292 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 293) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=293 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 294) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=294 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 295) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=295 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 296) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=296 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 297) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=297 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 298) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=298 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 299) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=299 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 300) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=300 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 362) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=362 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 512) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=512 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 724) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=724 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1024) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1024 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1448) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1448 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2048) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2048 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2896) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2896 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4096) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4096 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5793) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5793 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11585) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11585 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16384) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16384 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32768) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32768 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46341) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46341 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65536) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65536 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92682) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92682 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131072) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131072 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185364) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185364 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 370728) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=370728 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 524288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=524288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 741455) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=741455 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
============== rep = 2 ==============
---------- ij ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- ji ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 3) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=3 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 6) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=6 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 7) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=7 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 9) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=9 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 10) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=10 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 12) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=12 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 13) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=13 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 14) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=14 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 15) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=15 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 17) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=17 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 18) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=18 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 19) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=19 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 20) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=20 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 21) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=21 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 22) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=22 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 24) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=24 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 25) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=25 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 26) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=26 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 27) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=27 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 28) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=28 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 29) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=29 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 30) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=30 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 31) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=31 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 33) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=33 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 34) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=34 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 35) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=35 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 36) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=36 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 37) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=37 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 38) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=38 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 39) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=39 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 40) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=40 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 41) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=41 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 42) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=42 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 43) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=43 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 44) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=44 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 45) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=45 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 47) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=47 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 48) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=48 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 49) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=49 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 50) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=50 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 51) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=51 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 52) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=52 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 53) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=53 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 54) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=54 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 55) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=55 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 56) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=56 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 57) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=57 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 58) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=58 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 59) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=59 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 60) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=60 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 61) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=61 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 62) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=62 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 63) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=63 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 64) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=64 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 66) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=66 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 67) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=67 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 68) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=68 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 69) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=69 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 70) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=70 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 71) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=71 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 72) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=72 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 73) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=73 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 74) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=74 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 75) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=75 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 76) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=76 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 77) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=77 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 78) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=78 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 79) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=79 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 80) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=80 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 81) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=81 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 82) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=82 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 83) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=83 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 84) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=84 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 85) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=85 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 86) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=86 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 87) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=87 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 88) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=88 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 89) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=89 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 90) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=90 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 91) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=91 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 93) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=93 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 94) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=94 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 95) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=95 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 96) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=96 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 97) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=97 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 98) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=98 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 99) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=99 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 100) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=100 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 101) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=101 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 102) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=102 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 103) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=103 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 104) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=104 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 105) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=105 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 106) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=106 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 107) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=107 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 108) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=108 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 109) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=109 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 110) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=110 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 111) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=111 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 112) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=112 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 113) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=113 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 114) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=114 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 115) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=115 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 116) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=116 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 117) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=117 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 118) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=118 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 119) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=119 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 120) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=120 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 121) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=121 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 122) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=122 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 123) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=123 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 124) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=124 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 125) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=125 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 126) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=126 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 127) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=127 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 128) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=128 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 129) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=129 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 130) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=130 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 132) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=132 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 133) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=133 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 134) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=134 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 135) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=135 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 136) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=136 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 137) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=137 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 138) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=138 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 139) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=139 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 140) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=140 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 141) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=141 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 142) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=142 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 143) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=143 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 145) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=145 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 146) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=146 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 147) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=147 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 148) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=148 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 149) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=149 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 150) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=150 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 151) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=151 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 152) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=152 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 153) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=153 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 154) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=154 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 155) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=155 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 156) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=156 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 157) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=157 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 158) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=158 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 159) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=159 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 160) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=160 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 161) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=161 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 162) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=162 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 163) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=163 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 164) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=164 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 165) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=165 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 166) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=166 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 167) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=167 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 168) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=168 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 169) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=169 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 171) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=171 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 172) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=172 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 173) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=173 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 174) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=174 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 175) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=175 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 176) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=176 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 177) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=177 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 178) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=178 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 179) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=179 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 180) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=180 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 181) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=181 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 182) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=182 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 183) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=183 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 184) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=184 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 186) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=186 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 187) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=187 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 188) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=188 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 189) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=189 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 190) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=190 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 191) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=191 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 193) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=193 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 194) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=194 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 195) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=195 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 196) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=196 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 197) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=197 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 198) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=198 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 199) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=199 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 200) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=200 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 201) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=201 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 202) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=202 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 203) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=203 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 204) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=204 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 205) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=205 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 206) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=206 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 207) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=207 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 208) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=208 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 209) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=209 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 210) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=210 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 211) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=211 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 212) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=212 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 213) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=213 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 214) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=214 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 215) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=215 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 216) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=216 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 217) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=217 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 218) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=218 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 219) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=219 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 220) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=220 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 221) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=221 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 222) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=222 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 223) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=223 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 224) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=224 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 225) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=225 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 226) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=226 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 227) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=227 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 228) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=228 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 229) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=229 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 230) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=230 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 231) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=231 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 232) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=232 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 233) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=233 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 234) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=234 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 235) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=235 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 236) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=236 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 237) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=237 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 238) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=238 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 239) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=239 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 240) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=240 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 241) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=241 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 242) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=242 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 243) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=243 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 244) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=244 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 245) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=245 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 246) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=246 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 247) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=247 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 248) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=248 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 249) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=249 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 250) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=250 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 251) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=251 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 252) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=252 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 253) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=253 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 254) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=254 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 255) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=255 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 256) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=256 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 257) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=257 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 258) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=258 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 259) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=259 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 260) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=260 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 261) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=261 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 263) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=263 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 264) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=264 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 265) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=265 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 266) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=266 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 267) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=267 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 268) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=268 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 269) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=269 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 270) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=270 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 271) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=271 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 272) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=272 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 273) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=273 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 274) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=274 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 275) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=275 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 276) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=276 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 277) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=277 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 278) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=278 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 279) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=279 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 280) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=280 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 281) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=281 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 282) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=282 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 283) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=283 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 284) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=284 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 285) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=285 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 286) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=286 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 287) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=287 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 289) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=289 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 290) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=290 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 291) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=291 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 292) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=292 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 293) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=293 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 294) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=294 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 295) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=295 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 296) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=296 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 297) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=297 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 298) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=298 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 299) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=299 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 300) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=300 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 362) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=362 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 512) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=512 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 724) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=724 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1024) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1024 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1448) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1448 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2048) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2048 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2896) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2896 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4096) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4096 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5793) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5793 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11585) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11585 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16384) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16384 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32768) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32768 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46341) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46341 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65536) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65536 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92682) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92682 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131072) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131072 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185364) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185364 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 370728) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=370728 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 524288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=524288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 741455) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=741455 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
============== rep = 3 ==============
---------- ij ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- ji ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 3) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=3 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 6) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=6 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 7) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=7 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 9) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=9 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 10) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=10 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 12) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=12 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 13) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=13 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 14) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=14 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 15) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=15 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 17) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=17 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 18) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=18 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 19) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=19 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 20) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=20 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 21) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=21 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 22) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=22 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 24) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=24 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 25) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=25 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 26) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=26 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 27) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=27 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 28) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=28 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 29) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=29 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 30) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=30 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 31) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=31 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 33) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=33 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 34) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=34 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 35) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=35 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 36) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=36 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 37) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=37 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 38) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=38 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 39) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=39 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 40) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=40 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 41) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=41 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 42) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=42 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 43) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=43 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 44) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=44 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 45) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=45 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 47) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=47 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 48) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=48 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 49) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=49 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 50) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=50 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 51) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=51 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 52) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=52 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 53) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=53 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 54) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=54 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 55) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=55 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 56) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=56 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 57) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=57 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 58) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=58 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 59) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=59 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 60) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=60 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 61) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=61 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 62) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=62 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 63) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=63 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 64) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=64 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 66) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=66 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 67) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=67 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 68) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=68 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 69) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=69 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 70) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=70 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 71) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=71 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 72) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=72 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 73) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=73 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 74) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=74 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 75) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=75 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 76) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=76 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 77) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=77 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 78) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=78 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 79) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=79 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 80) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=80 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 81) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=81 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 82) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=82 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 83) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=83 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 84) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=84 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 85) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=85 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 86) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=86 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 87) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=87 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 88) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=88 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 89) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=89 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 90) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=90 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 91) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=91 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 93) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=93 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 94) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=94 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 95) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=95 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 96) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=96 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 97) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=97 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 98) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=98 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 99) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=99 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 100) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=100 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 101) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=101 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 102) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=102 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 103) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=103 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 104) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=104 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 105) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=105 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 106) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=106 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 107) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=107 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 108) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=108 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 109) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=109 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 110) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=110 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 111) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=111 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 112) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=112 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 113) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=113 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 114) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=114 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 115) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=115 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 116) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=116 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 117) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=117 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 118) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=118 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 119) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=119 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 120) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=120 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 121) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=121 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 122) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=122 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 123) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=123 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 124) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=124 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 125) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=125 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 126) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=126 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 127) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=127 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 128) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=128 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 129) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=129 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 130) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=130 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 132) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=132 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 133) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=133 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 134) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=134 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 135) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=135 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 136) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=136 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 137) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=137 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 138) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=138 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 139) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=139 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 140) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=140 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 141) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=141 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 142) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=142 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 143) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=143 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 145) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=145 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 146) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=146 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 147) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=147 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 148) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=148 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 149) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=149 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 150) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=150 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 151) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=151 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 152) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=152 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 153) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=153 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 154) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=154 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 155) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=155 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 156) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=156 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 157) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=157 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 158) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=158 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 159) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=159 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 160) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=160 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 161) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=161 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 162) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=162 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 163) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=163 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 164) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=164 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 165) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=165 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 166) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=166 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 167) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=167 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 168) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=168 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 169) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=169 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 171) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=171 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 172) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=172 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 173) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=173 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 174) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=174 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 175) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=175 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 176) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=176 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 177) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=177 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 178) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=178 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 179) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=179 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 180) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=180 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 181) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=181 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 182) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=182 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 183) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=183 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 184) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=184 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 186) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=186 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 187) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=187 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 188) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=188 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 189) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=189 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 190) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=190 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 191) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=191 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 193) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=193 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 194) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=194 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 195) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=195 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 196) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=196 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 197) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=197 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 198) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=198 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 199) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=199 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 200) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=200 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 201) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=201 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 202) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=202 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 203) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=203 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 204) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=204 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 205) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=205 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 206) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=206 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 207) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=207 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 208) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=208 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 209) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=209 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 210) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=210 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 211) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=211 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 212) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=212 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 213) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=213 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 214) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=214 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 215) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=215 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 216) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=216 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 217) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=217 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 218) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=218 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 219) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=219 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 220) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=220 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 221) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=221 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 222) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=222 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 223) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=223 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 224) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=224 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 225) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=225 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 226) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=226 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 227) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=227 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 228) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=228 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 229) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=229 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 230) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=230 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 231) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=231 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 232) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=232 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 233) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=233 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 234) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=234 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 235) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=235 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 236) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=236 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 237) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=237 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 238) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=238 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 239) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=239 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 240) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=240 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 241) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=241 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 242) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=242 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 243) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=243 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 244) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=244 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 245) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=245 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 246) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=246 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 247) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=247 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 248) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=248 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 249) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=249 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 250) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=250 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 251) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=251 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 252) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=252 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 253) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=253 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 254) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=254 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 255) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=255 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 256) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=256 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 257) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=257 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 258) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=258 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 259) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=259 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 260) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=260 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 261) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=261 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 263) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=263 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 264) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=264 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 265) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=265 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 266) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=266 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 267) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=267 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 268) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=268 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 269) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=269 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 270) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=270 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 271) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=271 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 272) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=272 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 273) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=273 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 274) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=274 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 275) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=275 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 276) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=276 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 277) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=277 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 278) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=278 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 279) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=279 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 280) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=280 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 281) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=281 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 282) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=282 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 283) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=283 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 284) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=284 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 285) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=285 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 286) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=286 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 287) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=287 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 289) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=289 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 290) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=290 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 291) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=291 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 292) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=292 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 293) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=293 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 294) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=294 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 295) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=295 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 296) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=296 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 297) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=297 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 298) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=298 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 299) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=299 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 300) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=300 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 362) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=362 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 512) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=512 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 724) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=724 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1024) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1024 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1448) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1448 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2048) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2048 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2896) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2896 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4096) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4096 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5793) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5793 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11585) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11585 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16384) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16384 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32768) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32768 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46341) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46341 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65536) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65536 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92682) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92682 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131072) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131072 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185364) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185364 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 370728) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=370728 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 524288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=524288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 741455) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=741455 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
============== rep = 4 ==============
---------- ij ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- ji ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 3) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=3 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 6) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=6 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 7) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=7 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 9) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=9 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 10) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=10 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 12) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=12 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 13) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=13 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 14) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=14 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 15) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=15 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 17) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=17 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 18) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=18 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 19) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=19 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 20) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=20 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 21) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=21 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 22) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=22 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 24) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=24 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 25) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=25 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 26) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=26 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 27) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=27 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 28) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=28 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 29) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=29 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 30) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=30 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 31) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=31 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 33) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=33 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 34) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=34 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 35) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=35 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 36) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=36 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 37) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=37 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 38) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=38 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 39) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=39 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 40) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=40 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 41) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=41 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 42) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=42 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 43) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=43 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 44) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=44 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 45) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=45 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 47) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=47 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 48) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=48 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 49) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=49 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 50) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=50 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 51) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=51 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 52) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=52 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 53) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=53 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 54) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=54 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 55) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=55 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 56) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=56 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 57) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=57 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 58) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=58 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 59) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=59 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 60) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=60 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 61) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=61 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 62) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=62 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 63) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=63 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 64) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=64 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 66) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=66 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 67) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=67 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 68) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=68 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 69) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=69 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 70) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=70 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 71) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=71 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 72) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=72 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 73) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=73 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 74) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=74 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 75) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=75 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 76) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=76 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 77) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=77 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 78) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=78 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 79) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=79 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 80) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=80 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 81) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=81 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 82) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=82 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 83) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=83 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 84) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=84 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 85) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=85 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 86) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=86 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 87) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=87 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 88) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=88 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 89) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=89 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 90) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=90 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 91) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=91 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 93) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=93 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 94) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=94 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 95) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=95 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 96) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=96 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 97) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=97 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 98) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=98 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 99) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=99 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 100) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=100 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 101) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=101 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 102) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=102 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 103) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=103 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 104) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=104 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 105) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=105 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 106) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=106 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 107) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=107 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 108) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=108 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 109) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=109 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 110) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=110 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 111) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=111 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 112) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=112 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 113) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=113 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 114) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=114 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 115) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=115 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 116) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=116 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 117) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=117 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 118) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=118 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 119) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=119 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 120) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=120 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 121) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=121 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 122) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=122 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 123) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=123 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 124) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=124 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 125) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=125 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 126) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=126 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 127) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=127 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 128) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=128 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 129) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=129 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 130) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=130 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 132) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=132 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 133) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=133 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 134) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=134 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 135) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=135 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 136) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=136 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 137) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=137 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 138) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=138 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 139) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=139 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 140) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=140 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 141) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=141 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 142) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=142 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 143) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=143 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 145) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=145 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 146) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=146 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 147) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=147 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 148) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=148 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 149) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=149 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 150) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=150 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 151) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=151 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 152) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=152 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 153) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=153 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 154) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=154 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 155) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=155 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 156) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=156 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 157) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=157 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 158) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=158 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 159) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=159 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 160) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=160 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 161) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=161 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 162) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=162 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 163) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=163 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 164) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=164 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 165) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=165 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 166) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=166 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 167) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=167 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 168) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=168 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 169) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=169 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 171) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=171 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 172) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=172 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 173) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=173 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 174) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=174 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 175) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=175 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 176) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=176 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 177) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=177 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 178) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=178 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 179) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=179 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 180) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=180 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 181) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=181 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 182) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=182 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 183) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=183 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 184) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=184 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 186) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=186 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 187) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=187 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 188) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=188 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 189) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=189 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 190) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=190 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 191) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=191 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 193) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=193 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 194) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=194 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 195) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=195 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 196) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=196 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 197) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=197 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 198) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=198 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 199) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=199 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 200) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=200 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 201) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=201 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 202) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=202 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 203) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=203 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 204) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=204 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 205) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=205 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 206) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=206 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 207) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=207 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 208) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=208 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 209) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=209 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 210) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=210 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 211) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=211 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 212) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=212 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 213) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=213 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 214) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=214 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 215) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=215 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 216) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=216 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 217) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=217 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 218) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=218 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 219) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=219 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 220) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=220 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 221) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=221 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 222) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=222 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 223) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=223 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 224) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=224 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 225) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=225 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 226) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=226 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 227) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=227 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 228) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=228 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 229) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=229 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 230) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=230 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 231) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=231 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 232) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=232 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 233) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=233 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 234) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=234 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 235) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=235 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 236) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=236 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 237) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=237 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 238) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=238 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 239) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=239 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 240) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=240 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 241) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=241 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 242) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=242 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 243) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=243 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 244) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=244 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 245) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=245 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 246) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=246 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 247) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=247 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 248) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=248 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 249) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=249 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 250) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=250 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 251) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=251 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 252) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=252 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 253) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=253 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 254) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=254 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 255) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=255 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 256) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=256 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 257) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=257 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 258) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=258 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 259) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=259 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 260) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=260 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 261) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=261 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 263) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=263 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 264) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=264 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 265) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=265 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 266) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=266 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 267) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=267 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 268) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=268 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 269) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=269 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 270) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=270 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 271) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=271 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 272) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=272 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 273) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=273 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 274) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=274 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 275) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=275 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 276) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=276 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 277) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=277 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 278) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=278 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 279) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=279 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 280) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=280 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 281) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=281 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 282) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=282 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 283) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=283 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 284) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=284 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 285) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=285 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 286) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=286 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 287) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=287 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 289) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=289 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 290) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=290 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 291) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=291 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 292) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=292 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 293) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=293 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 294) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=294 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 295) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=295 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 296) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=296 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 297) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=297 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 298) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=298 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 299) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=299 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 300) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=300 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 362) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=362 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 512) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=512 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 724) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=724 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1024) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1024 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1448) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1448 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2048) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2048 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2896) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2896 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4096) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4096 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5793) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5793 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11585) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11585 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16384) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16384 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32768) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32768 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46341) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46341 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65536) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65536 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92682) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92682 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131072) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131072 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185364) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185364 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 370728) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=370728 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 524288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=524288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 741455) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=741455 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
============== rep = 5 ==============
---------- ij ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- ji ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 3) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=3 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 6) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=6 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 7) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=7 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 9) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=9 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 10) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=10 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 12) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=12 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 13) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=13 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 14) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=14 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 15) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=15 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 17) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=17 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 18) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=18 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 19) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=19 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 20) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=20 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 21) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=21 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 22) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=22 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 24) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=24 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 25) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=25 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 26) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=26 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 27) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=27 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 28) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=28 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 29) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=29 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 30) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=30 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 31) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=31 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 33) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=33 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 34) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=34 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 35) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=35 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 36) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=36 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 37) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=37 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 38) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=38 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 39) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=39 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 40) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=40 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 41) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=41 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 42) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=42 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 43) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=43 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 44) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=44 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 45) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=45 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 47) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=47 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 48) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=48 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 49) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=49 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 50) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=50 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 51) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=51 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 52) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=52 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 53) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=53 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 54) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=54 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 55) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=55 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 56) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=56 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 57) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=57 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 58) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=58 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 59) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=59 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 60) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=60 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 61) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=61 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 62) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=62 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 63) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=63 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 64) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=64 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 66) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=66 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 67) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=67 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 68) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=68 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 69) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=69 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 70) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=70 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 71) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=71 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 72) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=72 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 73) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=73 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 74) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=74 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 75) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=75 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 76) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=76 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 77) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=77 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 78) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=78 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 79) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=79 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 80) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=80 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 81) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=81 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 82) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=82 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 83) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=83 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 84) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=84 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 85) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=85 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 86) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=86 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 87) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=87 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 88) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=88 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 89) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=89 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 90) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=90 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 91) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=91 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 93) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=93 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 94) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=94 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 95) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=95 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 96) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=96 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 97) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=97 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 98) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=98 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 99) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=99 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 100) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=100 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 101) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=101 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 102) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=102 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 103) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=103 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 104) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=104 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 105) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=105 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 106) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=106 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 107) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=107 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 108) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=108 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 109) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=109 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 110) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=110 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 111) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=111 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 112) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=112 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 113) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=113 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 114) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=114 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 115) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=115 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 116) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=116 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 117) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=117 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 118) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=118 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 119) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=119 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 120) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=120 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 121) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=121 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 122) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=122 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 123) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=123 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 124) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=124 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 125) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=125 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 126) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=126 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 127) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=127 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 128) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=128 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 129) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=129 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 130) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=130 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 132) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=132 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 133) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=133 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 134) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=134 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 135) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=135 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 136) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=136 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 137) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=137 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 138) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=138 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 139) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=139 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 140) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=140 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 141) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=141 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 142) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=142 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 143) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=143 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 145) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=145 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 146) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=146 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 147) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=147 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 148) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=148 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 149) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=149 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 150) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=150 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 151) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=151 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 152) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=152 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 153) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=153 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 154) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=154 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 155) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=155 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 156) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=156 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 157) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=157 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 158) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=158 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 159) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=159 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 160) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=160 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 161) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=161 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 162) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=162 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 163) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=163 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 164) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=164 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 165) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=165 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 166) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=166 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 167) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=167 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 168) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=168 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 169) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=169 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 171) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=171 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 172) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=172 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 173) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=173 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 174) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=174 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 175) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=175 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 176) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=176 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 177) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=177 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 178) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=178 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 179) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=179 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 180) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=180 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 181) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=181 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 182) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=182 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 183) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=183 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 184) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=184 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 186) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=186 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 187) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=187 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 188) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=188 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 189) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=189 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 190) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=190 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 191) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=191 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 193) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=193 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 194) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=194 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 195) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=195 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 196) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=196 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 197) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=197 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 198) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=198 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 199) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=199 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 200) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=200 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 201) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=201 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 202) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=202 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 203) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=203 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 204) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=204 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 205) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=205 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 206) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=206 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 207) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=207 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 208) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=208 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 209) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=209 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 210) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=210 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 211) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=211 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 212) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=212 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 213) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=213 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 214) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=214 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 215) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=215 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 216) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=216 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 217) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=217 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 218) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=218 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 219) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=219 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 220) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=220 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 221) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=221 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 222) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=222 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 223) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=223 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 224) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=224 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 225) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=225 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 226) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=226 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 227) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=227 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 228) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=228 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 229) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=229 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 230) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=230 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 231) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=231 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 232) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=232 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 233) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=233 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 234) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=234 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 235) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=235 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 236) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=236 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 237) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=237 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 238) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=238 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 239) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=239 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 240) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=240 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 241) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=241 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 242) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=242 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 243) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=243 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 244) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=244 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 245) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=245 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 246) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=246 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 247) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=247 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 248) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=248 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 249) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=249 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 250) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=250 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 251) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=251 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 252) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=252 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 253) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=253 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 254) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=254 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 255) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=255 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 256) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=256 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 257) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=257 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 258) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=258 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 259) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=259 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 260) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=260 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 261) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=261 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 263) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=263 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 264) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=264 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 265) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=265 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 266) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=266 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 267) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=267 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 268) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=268 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 269) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=269 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 270) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=270 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 271) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=271 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 272) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=272 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 273) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=273 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 274) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=274 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 275) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=275 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 276) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=276 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 277) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=277 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 278) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=278 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 279) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=279 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 280) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=280 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 281) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=281 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 282) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=282 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 283) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=283 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 284) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=284 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 285) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=285 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 286) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=286 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 287) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=287 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 289) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=289 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 290) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=290 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 291) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=291 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 292) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=292 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 293) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=293 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 294) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=294 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 295) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=295 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 296) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=296 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 297) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=297 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 298) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=298 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 299) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=299 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 300) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=300 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 362) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=362 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 512) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=512 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 724) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=724 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1024) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1024 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1448) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1448 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2048) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2048 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2896) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2896 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4096) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4096 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5793) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5793 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11585) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11585 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16384) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16384 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32768) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32768 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46341) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46341 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65536) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65536 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92682) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92682 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131072) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131072 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185364) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185364 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 370728) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=370728 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 524288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=524288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 741455) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=741455 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
============== rep = 6 ==============
---------- ij ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- ji ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 3) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=3 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 6) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=6 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 7) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=7 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 9) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=9 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 10) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=10 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 12) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=12 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 13) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=13 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 14) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=14 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 15) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=15 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 17) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=17 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 18) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=18 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 19) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=19 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 20) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=20 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 21) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=21 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 22) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=22 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 24) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=24 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 25) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=25 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 26) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=26 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 27) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=27 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 28) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=28 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 29) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=29 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 30) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=30 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 31) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=31 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 33) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=33 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 34) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=34 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 35) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=35 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 36) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=36 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 37) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=37 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 38) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=38 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 39) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=39 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 40) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=40 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 41) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=41 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 42) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=42 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 43) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=43 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 44) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=44 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 45) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=45 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 47) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=47 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 48) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=48 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 49) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=49 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 50) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=50 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 51) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=51 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 52) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=52 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 53) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=53 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 54) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=54 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 55) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=55 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 56) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=56 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 57) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=57 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 58) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=58 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 59) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=59 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 60) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=60 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 61) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=61 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 62) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=62 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 63) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=63 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 64) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=64 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 66) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=66 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 67) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=67 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 68) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=68 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 69) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=69 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 70) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=70 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 71) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=71 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 72) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=72 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 73) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=73 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 74) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=74 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 75) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=75 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 76) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=76 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 77) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=77 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 78) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=78 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 79) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=79 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 80) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=80 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 81) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=81 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 82) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=82 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 83) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=83 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 84) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=84 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 85) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=85 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 86) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=86 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 87) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=87 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 88) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=88 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 89) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=89 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 90) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=90 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 91) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=91 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 93) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=93 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 94) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=94 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 95) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=95 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 96) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=96 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 97) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=97 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 98) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=98 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 99) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=99 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 100) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=100 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 101) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=101 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 102) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=102 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 103) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=103 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 104) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=104 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 105) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=105 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 106) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=106 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 107) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=107 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 108) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=108 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 109) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=109 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 110) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=110 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 111) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=111 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 112) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=112 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 113) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=113 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 114) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=114 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 115) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=115 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 116) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=116 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 117) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=117 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 118) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=118 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 119) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=119 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 120) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=120 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 121) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=121 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 122) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=122 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 123) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=123 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 124) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=124 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 125) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=125 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 126) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=126 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 127) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=127 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 128) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=128 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 129) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=129 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 130) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=130 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 132) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=132 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 133) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=133 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 134) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=134 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 135) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=135 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 136) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=136 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 137) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=137 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 138) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=138 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 139) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=139 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 140) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=140 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 141) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=141 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 142) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=142 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 143) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=143 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 145) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=145 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 146) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=146 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 147) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=147 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 148) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=148 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 149) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=149 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 150) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=150 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 151) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=151 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 152) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=152 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 153) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=153 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 154) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=154 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 155) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=155 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 156) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=156 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 157) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=157 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 158) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=158 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 159) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=159 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 160) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=160 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 161) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=161 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 162) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=162 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 163) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=163 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 164) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=164 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 165) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=165 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 166) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=166 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 167) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=167 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 168) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=168 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 169) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=169 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 171) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=171 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 172) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=172 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 173) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=173 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 174) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=174 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 175) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=175 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 176) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=176 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 177) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=177 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 178) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=178 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 179) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=179 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 180) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=180 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 181) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=181 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 182) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=182 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 183) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=183 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 184) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=184 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 186) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=186 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 187) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=187 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 188) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=188 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 189) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=189 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 190) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=190 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 191) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=191 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 193) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=193 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 194) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=194 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 195) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=195 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 196) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=196 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 197) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=197 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 198) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=198 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 199) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=199 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 200) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=200 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 201) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=201 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 202) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=202 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 203) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=203 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 204) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=204 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 205) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=205 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 206) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=206 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 207) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=207 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 208) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=208 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 209) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=209 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 210) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=210 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 211) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=211 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 212) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=212 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 213) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=213 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 214) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=214 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 215) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=215 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 216) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=216 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 217) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=217 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 218) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=218 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 219) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=219 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 220) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=220 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 221) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=221 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 222) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=222 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 223) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=223 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 224) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=224 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 225) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=225 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 226) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=226 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 227) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=227 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 228) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=228 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 229) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=229 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 230) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=230 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 231) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=231 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 232) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=232 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 233) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=233 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 234) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=234 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 235) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=235 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 236) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=236 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 237) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=237 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 238) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=238 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 239) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=239 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 240) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=240 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 241) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=241 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 242) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=242 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 243) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=243 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 244) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=244 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 245) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=245 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 246) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=246 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 247) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=247 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 248) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=248 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 249) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=249 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 250) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=250 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 251) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=251 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 252) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=252 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 253) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=253 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 254) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=254 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 255) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=255 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 256) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=256 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 257) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=257 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 258) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=258 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 259) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=259 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 260) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=260 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 261) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=261 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 263) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=263 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 264) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=264 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 265) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=265 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 266) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=266 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 267) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=267 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 268) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=268 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 269) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=269 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 270) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=270 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 271) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=271 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 272) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=272 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 273) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=273 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 274) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=274 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 275) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=275 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 276) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=276 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 277) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=277 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 278) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=278 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 279) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=279 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 280) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=280 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 281) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=281 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 282) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=282 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 283) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=283 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 284) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=284 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 285) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=285 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 286) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=286 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 287) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=287 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 289) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=289 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 290) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=290 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 291) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=291 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 292) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=292 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 293) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=293 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 294) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=294 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 295) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=295 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 296) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=296 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 297) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=297 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 298) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=298 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 299) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=299 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 300) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=300 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 362) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=362 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 512) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=512 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 724) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=724 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1024) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1024 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1448) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1448 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2048) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2048 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2896) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2896 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4096) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4096 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5793) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5793 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11585) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11585 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16384) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16384 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32768) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32768 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46341) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46341 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65536) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65536 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92682) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92682 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131072) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131072 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185364) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185364 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 370728) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=370728 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 524288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=524288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 741455) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=741455 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
============== rep = 7 ==============
---------- ij ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- ji ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 3) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=3 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 6) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=6 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 7) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=7 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 9) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=9 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 10) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=10 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 12) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=12 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 13) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=13 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 14) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=14 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 15) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=15 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 17) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=17 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 18) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=18 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 19) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=19 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 20) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=20 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 21) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=21 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 22) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=22 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 24) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=24 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 25) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=25 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 26) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=26 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 27) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=27 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 28) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=28 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 29) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=29 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 30) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=30 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 31) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=31 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 33) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=33 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 34) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=34 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 35) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=35 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 36) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=36 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 37) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=37 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 38) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=38 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 39) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=39 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 40) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=40 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 41) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=41 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 42) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=42 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 43) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=43 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 44) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=44 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 45) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=45 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 47) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=47 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 48) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=48 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 49) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=49 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 50) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=50 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 51) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=51 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 52) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=52 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 53) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=53 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 54) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=54 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 55) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=55 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 56) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=56 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 57) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=57 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 58) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=58 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 59) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=59 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 60) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=60 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 61) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=61 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 62) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=62 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 63) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=63 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 64) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=64 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 66) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=66 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 67) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=67 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 68) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=68 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 69) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=69 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 70) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=70 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 71) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=71 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 72) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=72 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 73) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=73 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 74) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=74 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 75) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=75 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 76) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=76 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 77) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=77 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 78) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=78 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 79) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=79 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 80) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=80 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 81) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=81 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 82) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=82 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 83) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=83 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 84) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=84 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 85) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=85 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 86) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=86 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 87) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=87 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 88) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=88 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 89) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=89 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 90) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=90 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 91) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=91 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 93) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=93 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 94) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=94 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 95) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=95 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 96) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=96 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 97) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=97 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 98) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=98 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 99) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=99 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 100) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=100 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 101) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=101 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 102) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=102 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 103) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=103 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 104) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=104 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 105) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=105 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 106) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=106 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 107) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=107 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 108) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=108 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 109) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=109 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 110) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=110 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 111) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=111 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 112) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=112 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 113) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=113 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 114) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=114 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 115) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=115 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 116) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=116 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 117) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=117 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 118) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=118 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 119) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=119 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 120) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=120 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 121) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=121 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 122) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=122 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 123) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=123 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 124) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=124 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 125) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=125 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 126) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=126 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 127) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=127 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 128) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=128 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 129) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=129 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 130) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=130 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 132) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=132 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 133) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=133 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 134) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=134 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 135) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=135 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 136) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=136 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 137) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=137 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 138) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=138 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 139) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=139 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 140) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=140 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 141) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=141 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 142) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=142 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 143) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=143 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 145) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=145 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 146) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=146 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 147) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=147 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 148) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=148 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 149) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=149 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 150) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=150 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 151) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=151 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 152) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=152 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 153) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=153 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 154) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=154 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 155) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=155 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 156) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=156 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 157) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=157 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 158) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=158 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 159) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=159 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 160) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=160 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 161) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=161 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 162) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=162 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 163) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=163 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 164) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=164 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 165) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=165 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 166) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=166 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 167) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=167 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 168) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=168 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 169) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=169 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 171) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=171 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 172) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=172 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 173) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=173 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 174) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=174 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 175) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=175 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 176) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=176 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 177) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=177 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 178) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=178 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 179) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=179 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 180) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=180 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 181) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=181 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 182) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=182 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 183) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=183 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 184) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=184 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 186) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=186 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 187) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=187 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 188) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=188 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 189) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=189 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 190) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=190 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 191) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=191 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 193) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=193 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 194) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=194 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 195) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=195 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 196) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=196 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 197) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=197 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 198) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=198 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 199) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=199 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 200) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=200 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 201) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=201 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 202) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=202 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 203) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=203 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 204) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=204 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 205) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=205 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 206) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=206 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 207) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=207 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 208) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=208 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 209) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=209 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 210) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=210 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 211) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=211 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 212) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=212 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 213) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=213 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 214) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=214 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 215) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=215 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 216) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=216 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 217) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=217 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 218) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=218 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 219) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=219 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 220) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=220 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 221) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=221 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 222) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=222 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 223) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=223 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 224) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=224 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 225) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=225 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 226) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=226 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 227) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=227 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 228) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=228 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 229) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=229 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 230) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=230 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 231) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=231 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 232) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=232 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 233) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=233 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 234) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=234 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 235) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=235 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 236) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=236 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 237) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=237 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 238) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=238 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 239) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=239 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 240) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=240 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 241) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=241 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 242) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=242 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 243) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=243 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 244) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=244 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 245) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=245 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 246) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=246 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 247) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=247 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 248) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=248 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 249) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=249 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 250) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=250 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 251) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=251 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 252) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=252 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 253) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=253 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 254) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=254 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 255) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=255 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 256) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=256 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 257) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=257 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 258) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=258 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 259) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=259 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 260) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=260 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 261) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=261 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 263) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=263 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 264) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=264 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 265) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=265 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 266) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=266 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 267) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=267 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 268) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=268 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 269) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=269 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 270) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=270 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 271) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=271 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 272) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=272 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 273) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=273 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 274) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=274 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 275) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=275 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 276) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=276 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 277) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=277 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 278) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=278 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 279) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=279 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 280) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=280 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 281) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=281 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 282) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=282 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 283) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=283 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 284) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=284 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 285) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=285 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 286) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=286 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 287) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=287 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 289) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=289 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 290) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=290 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 291) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=291 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 292) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=292 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 293) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=293 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 294) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=294 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 295) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=295 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 296) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=296 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 297) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=297 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 298) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=298 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 299) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=299 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 300) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=300 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 362) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=362 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 512) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=512 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 724) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=724 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1024) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1024 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1448) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1448 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2048) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2048 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2896) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2896 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4096) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4096 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5793) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5793 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11585) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11585 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16384) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16384 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32768) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32768 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46341) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46341 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65536) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65536 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92682) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92682 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131072) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131072 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185364) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185364 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 370728) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=370728 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 524288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=524288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 741455) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=741455 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
============== rep = 8 ==============
---------- ij ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- ji ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 3) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=3 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 6) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=6 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 7) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=7 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 9) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=9 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 10) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=10 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 12) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=12 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 13) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=13 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 14) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=14 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 15) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=15 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 17) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=17 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 18) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=18 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 19) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=19 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 20) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=20 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 21) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=21 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 22) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=22 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 24) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=24 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 25) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=25 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 26) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=26 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 27) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=27 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 28) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=28 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 29) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=29 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 30) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=30 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 31) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=31 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 33) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=33 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 34) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=34 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 35) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=35 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 36) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=36 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 37) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=37 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 38) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=38 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 39) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=39 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 40) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=40 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 41) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=41 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 42) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=42 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 43) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=43 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 44) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=44 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 45) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=45 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 47) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=47 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 48) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=48 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 49) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=49 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 50) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=50 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 51) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=51 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 52) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=52 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 53) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=53 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 54) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=54 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 55) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=55 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 56) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=56 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 57) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=57 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 58) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=58 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 59) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=59 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 60) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=60 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 61) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=61 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 62) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=62 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 63) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=63 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 64) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=64 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 66) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=66 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 67) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=67 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 68) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=68 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 69) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=69 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 70) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=70 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 71) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=71 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 72) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=72 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 73) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=73 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 74) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=74 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 75) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=75 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 76) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=76 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 77) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=77 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 78) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=78 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 79) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=79 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 80) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=80 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 81) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=81 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 82) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=82 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 83) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=83 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 84) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=84 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 85) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=85 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 86) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=86 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 87) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=87 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 88) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=88 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 89) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=89 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 90) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=90 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 91) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=91 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 93) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=93 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 94) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=94 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 95) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=95 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 96) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=96 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 97) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=97 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 98) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=98 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 99) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=99 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 100) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=100 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 101) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=101 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 102) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=102 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 103) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=103 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 104) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=104 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 105) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=105 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 106) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=106 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 107) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=107 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 108) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=108 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 109) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=109 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 110) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=110 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 111) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=111 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 112) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=112 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 113) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=113 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 114) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=114 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 115) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=115 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 116) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=116 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 117) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=117 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 118) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=118 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 119) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=119 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 120) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=120 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 121) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=121 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 122) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=122 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 123) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=123 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 124) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=124 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 125) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=125 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 126) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=126 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 127) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=127 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 128) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=128 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 129) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=129 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 130) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=130 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 132) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=132 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 133) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=133 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 134) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=134 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 135) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=135 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 136) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=136 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 137) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=137 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 138) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=138 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 139) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=139 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 140) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=140 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 141) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=141 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 142) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=142 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 143) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=143 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 145) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=145 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 146) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=146 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 147) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=147 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 148) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=148 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 149) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=149 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 150) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=150 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 151) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=151 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 152) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=152 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 153) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=153 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 154) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=154 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 155) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=155 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 156) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=156 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 157) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=157 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 158) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=158 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 159) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=159 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 160) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=160 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 161) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=161 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 162) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=162 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 163) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=163 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 164) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=164 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 165) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=165 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 166) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=166 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 167) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=167 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 168) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=168 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 169) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=169 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 171) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=171 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 172) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=172 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 173) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=173 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 174) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=174 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 175) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=175 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 176) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=176 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 177) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=177 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 178) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=178 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 179) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=179 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 180) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=180 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 181) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=181 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 182) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=182 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 183) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=183 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 184) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=184 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 186) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=186 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 187) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=187 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 188) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=188 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 189) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=189 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 190) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=190 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 191) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=191 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 193) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=193 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 194) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=194 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 195) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=195 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 196) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=196 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 197) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=197 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 198) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=198 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 199) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=199 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 200) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=200 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 201) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=201 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 202) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=202 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 203) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=203 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 204) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=204 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 205) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=205 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 206) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=206 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 207) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=207 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 208) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=208 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 209) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=209 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 210) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=210 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 211) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=211 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 212) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=212 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 213) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=213 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 214) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=214 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 215) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=215 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 216) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=216 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 217) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=217 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 218) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=218 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 219) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=219 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 220) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=220 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 221) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=221 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 222) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=222 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 223) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=223 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 224) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=224 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 225) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=225 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 226) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=226 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 227) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=227 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 228) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=228 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 229) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=229 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 230) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=230 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 231) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=231 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 232) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=232 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 233) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=233 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 234) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=234 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 235) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=235 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 236) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=236 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 237) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=237 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 238) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=238 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 239) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=239 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 240) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=240 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 241) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=241 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 242) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=242 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 243) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=243 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 244) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=244 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 245) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=245 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 246) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=246 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 247) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=247 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 248) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=248 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 249) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=249 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 250) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=250 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 251) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=251 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 252) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=252 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 253) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=253 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 254) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=254 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 255) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=255 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 256) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=256 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 257) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=257 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 258) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=258 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 259) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=259 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 260) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=260 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 261) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=261 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 263) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=263 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 264) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=264 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 265) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=265 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 266) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=266 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 267) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=267 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 268) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=268 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 269) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=269 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 270) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=270 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 271) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=271 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 272) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=272 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 273) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=273 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 274) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=274 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 275) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=275 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 276) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=276 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 277) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=277 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 278) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=278 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 279) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=279 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 280) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=280 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 281) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=281 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 282) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=282 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 283) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=283 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 284) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=284 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 285) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=285 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 286) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=286 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 287) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=287 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 289) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=289 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 290) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=290 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 291) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=291 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 292) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=292 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 293) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=293 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 294) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=294 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 295) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=295 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 296) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=296 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 297) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=297 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 298) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=298 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 299) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=299 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 300) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=300 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 362) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=362 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 512) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=512 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 724) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=724 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1024) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1024 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1448) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1448 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2048) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2048 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2896) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2896 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4096) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4096 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5793) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5793 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11585) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11585 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16384) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16384 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32768) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32768 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46341) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46341 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65536) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65536 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92682) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92682 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131072) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131072 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185364) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185364 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 370728) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=370728 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 524288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=524288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 741455) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=741455 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
============== rep = 9 ==============
---------- ij ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- ji ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 3) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=3 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 6) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=6 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 7) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=7 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 9) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=9 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 10) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=10 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 12) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=12 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 13) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=13 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 14) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=14 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 15) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=15 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 17) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=17 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 18) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=18 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 19) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=19 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 20) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=20 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 21) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=21 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 22) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=22 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 24) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=24 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 25) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=25 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 26) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=26 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 27) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=27 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 28) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=28 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 29) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=29 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 30) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=30 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 31) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=31 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 33) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=33 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 34) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=34 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 35) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=35 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 36) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=36 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 37) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=37 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 38) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=38 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 39) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=39 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 40) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=40 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 41) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=41 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 42) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=42 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 43) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=43 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 44) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=44 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 45) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=45 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 47) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=47 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 48) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=48 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 49) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=49 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 50) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=50 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 51) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=51 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 52) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=52 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 53) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=53 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 54) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=54 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 55) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=55 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 56) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=56 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 57) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=57 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 58) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=58 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 59) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=59 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 60) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=60 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 61) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=61 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 62) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=62 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 63) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=63 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 64) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=64 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 66) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=66 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 67) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=67 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 68) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=68 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 69) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=69 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 70) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=70 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 71) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=71 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 72) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=72 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 73) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=73 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 74) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=74 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 75) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=75 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 76) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=76 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 77) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=77 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 78) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=78 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 79) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=79 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 80) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=80 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 81) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=81 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 82) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=82 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 83) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=83 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 84) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=84 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 85) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=85 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 86) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=86 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 87) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=87 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 88) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=88 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 89) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=89 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 90) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=90 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 91) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=91 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 93) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=93 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 94) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=94 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 95) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=95 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 96) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=96 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 97) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=97 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 98) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=98 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 99) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=99 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 100) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=100 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 101) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=101 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 102) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=102 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 103) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=103 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 104) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=104 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 105) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=105 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 106) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=106 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 107) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=107 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 108) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=108 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 109) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=109 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 110) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=110 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 111) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=111 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 112) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=112 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 113) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=113 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 114) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=114 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 115) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=115 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 116) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=116 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 117) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=117 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 118) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=118 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 119) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=119 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 120) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=120 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 121) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=121 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 122) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=122 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 123) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=123 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 124) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=124 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 125) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=125 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 126) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=126 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 127) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=127 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 128) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=128 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 129) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=129 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 130) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=130 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 132) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=132 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 133) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=133 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 134) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=134 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 135) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=135 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 136) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=136 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 137) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=137 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 138) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=138 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 139) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=139 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 140) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=140 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 141) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=141 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 142) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=142 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 143) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=143 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 145) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=145 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 146) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=146 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 147) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=147 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 148) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=148 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 149) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=149 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 150) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=150 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 151) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=151 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 152) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=152 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 153) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=153 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 154) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=154 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 155) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=155 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 156) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=156 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 157) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=157 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 158) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=158 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 159) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=159 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 160) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=160 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 161) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=161 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 162) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=162 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 163) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=163 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 164) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=164 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 165) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=165 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 166) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=166 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 167) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=167 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 168) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=168 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 169) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=169 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 171) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=171 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 172) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=172 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 173) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=173 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 174) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=174 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 175) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=175 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 176) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=176 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 177) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=177 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 178) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=178 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 179) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=179 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 180) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=180 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 181) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=181 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 182) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=182 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 183) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=183 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 184) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=184 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 186) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=186 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 187) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=187 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 188) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=188 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 189) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=189 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 190) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=190 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 191) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=191 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 193) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=193 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 194) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=194 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 195) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=195 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 196) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=196 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 197) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=197 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 198) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=198 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 199) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=199 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 200) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=200 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 201) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=201 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 202) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=202 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 203) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=203 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 204) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=204 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 205) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=205 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 206) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=206 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 207) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=207 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 208) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=208 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 209) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=209 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 210) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=210 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 211) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=211 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 212) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=212 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 213) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=213 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 214) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=214 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 215) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=215 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 216) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=216 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 217) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=217 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 218) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=218 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 219) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=219 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 220) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=220 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 221) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=221 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 222) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=222 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 223) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=223 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 224) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=224 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 225) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=225 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 226) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=226 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 227) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=227 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 228) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=228 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 229) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=229 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 230) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=230 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 231) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=231 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 232) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=232 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 233) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=233 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 234) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=234 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 235) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=235 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 236) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=236 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 237) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=237 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 238) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=238 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 239) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=239 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 240) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=240 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 241) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=241 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 242) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=242 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 243) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=243 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 244) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=244 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 245) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=245 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 246) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=246 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 247) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=247 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 248) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=248 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 249) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=249 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 250) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=250 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 251) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=251 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 252) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=252 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 253) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=253 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 254) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=254 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 255) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=255 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 256) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=256 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 257) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=257 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 258) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=258 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 259) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=259 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 260) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=260 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 261) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=261 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 263) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=263 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 264) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=264 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 265) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=265 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 266) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=266 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 267) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=267 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 268) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=268 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 269) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=269 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 270) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=270 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 271) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=271 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 272) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=272 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 273) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=273 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 274) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=274 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 275) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=275 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 276) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=276 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 277) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=277 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 278) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=278 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 279) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=279 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 280) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=280 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 281) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=281 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 282) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=282 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 283) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=283 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 284) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=284 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 285) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=285 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 286) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=286 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 287) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=287 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 289) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=289 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 290) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=290 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 291) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=291 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 292) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=292 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 293) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=293 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 294) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=294 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 295) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=295 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 296) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=296 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 297) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=297 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 298) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=298 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 299) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=299 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 300) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=300 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 362) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=362 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 512) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=512 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 724) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=724 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1024) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1024 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1448) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1448 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2048) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2048 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2896) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2896 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4096) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4096 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5793) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5793 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11585) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11585 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16384) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16384 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32768) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32768 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46341) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46341 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65536) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65536 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92682) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92682 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131072) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131072 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185364) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185364 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 370728) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=370728 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 524288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=524288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 741455) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=741455 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
============== rep = 10 ==============
---------- ij ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=0 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- ji ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=1 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 3) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=3 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 6) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=6 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 7) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=7 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 9) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=9 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 10) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=10 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 12) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=12 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 13) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=13 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 14) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=14 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 15) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=15 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 17) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=17 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 18) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=18 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 19) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=19 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 20) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=20 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 21) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=21 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 22) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=22 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 24) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=24 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 25) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=25 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 26) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=26 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 27) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=27 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 28) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=28 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 29) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=29 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 30) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=30 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 31) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=31 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 33) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=33 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 34) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=34 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 35) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=35 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 36) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=36 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 37) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=37 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 38) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=38 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 39) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=39 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 40) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=40 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 41) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=41 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 42) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=42 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 43) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=43 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 44) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=44 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 45) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=45 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 47) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=47 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 48) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=48 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 49) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=49 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 50) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=50 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 51) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=51 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 52) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=52 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 53) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=53 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 54) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=54 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 55) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=55 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 56) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=56 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 57) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=57 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 58) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=58 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 59) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=59 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 60) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=60 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 61) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=61 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 62) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=62 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 63) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=63 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 64) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=64 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 66) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=66 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 67) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=67 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 68) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=68 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 69) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=69 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 70) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=70 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 71) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=71 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 72) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=72 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 73) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=73 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 74) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=74 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 75) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=75 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 76) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=76 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 77) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=77 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 78) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=78 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 79) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=79 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 80) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=80 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 81) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=81 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 82) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=82 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 83) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=83 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 84) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=84 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 85) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=85 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 86) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=86 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 87) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=87 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 88) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=88 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 89) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=89 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 90) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=90 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 91) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=91 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 93) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=93 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 94) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=94 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 95) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=95 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 96) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=96 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 97) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=97 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 98) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=98 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 99) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=99 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 100) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=100 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 101) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=101 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 102) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=102 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 103) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=103 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 104) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=104 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 105) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=105 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 106) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=106 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 107) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=107 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 108) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=108 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 109) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=109 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 110) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=110 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 111) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=111 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 112) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=112 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 113) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=113 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 114) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=114 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 115) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=115 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 116) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=116 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 117) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=117 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 118) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=118 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 119) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=119 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 120) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=120 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 121) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=121 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 122) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=122 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 123) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=123 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 124) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=124 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 125) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=125 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 126) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=126 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 127) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=127 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 128) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=128 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 129) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=129 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 130) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=130 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 132) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=132 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 133) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=133 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 134) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=134 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 135) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=135 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 136) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=136 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 137) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=137 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 138) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=138 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 139) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=139 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 140) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=140 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 141) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=141 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 142) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=142 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 143) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=143 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 145) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=145 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 146) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=146 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 147) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=147 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 148) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=148 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 149) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=149 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 150) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=150 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 151) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=151 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 152) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=152 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 153) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=153 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 154) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=154 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 155) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=155 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 156) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=156 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 157) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=157 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 158) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=158 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 159) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=159 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 160) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=160 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 161) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=161 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 162) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=162 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 163) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=163 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 164) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=164 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 165) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=165 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 166) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=166 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 167) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=167 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 168) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=168 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 169) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=169 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 171) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=171 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 172) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=172 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 173) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=173 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 174) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=174 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 175) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=175 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 176) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=176 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 177) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=177 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 178) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=178 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 179) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=179 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 180) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=180 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 181) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=181 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 182) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=182 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 183) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=183 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 184) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=184 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 186) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=186 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 187) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=187 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 188) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=188 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 189) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=189 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 190) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=190 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 191) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=191 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 193) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=193 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 194) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=194 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 195) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=195 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 196) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=196 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 197) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=197 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 198) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=198 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 199) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=199 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 200) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=200 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 201) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=201 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 202) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=202 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 203) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=203 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 204) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=204 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 205) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=205 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 206) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=206 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 207) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=207 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 208) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=208 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 209) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=209 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 210) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=210 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 211) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=211 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 212) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=212 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 213) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=213 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 214) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=214 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 215) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=215 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 216) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=216 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 217) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=217 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 218) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=218 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 219) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=219 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 220) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=220 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 221) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=221 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 222) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=222 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 223) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=223 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 224) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=224 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 225) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=225 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 226) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=226 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 227) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=227 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 228) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=228 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 229) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=229 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 230) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=230 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 231) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=231 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 232) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=232 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 233) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=233 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 234) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=234 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 235) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=235 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 236) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=236 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 237) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=237 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 238) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=238 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 239) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=239 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 240) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=240 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 241) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=241 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 242) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=242 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 243) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=243 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 244) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=244 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 245) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=245 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 246) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=246 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 247) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=247 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 248) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=248 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 249) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=249 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 250) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=250 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 251) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=251 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 252) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=252 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 253) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=253 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 254) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=254 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 255) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=255 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 256) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=256 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 257) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=257 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 258) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=258 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 259) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=259 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 260) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=260 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 261) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=261 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 263) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=263 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 264) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=264 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 265) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=265 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 266) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=266 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 267) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=267 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 268) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=268 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 269) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=269 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 270) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=270 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 271) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=271 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 272) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=272 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 273) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=273 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 274) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=274 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 275) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=275 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 276) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=276 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 277) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=277 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 278) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=278 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 279) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=279 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 280) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=280 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 281) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=281 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 282) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=282 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 283) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=283 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 284) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=284 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 285) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=285 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 286) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=286 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 287) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=287 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 289) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=289 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 290) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=290 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 291) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=291 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 292) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=292 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 293) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=293 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 294) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=294 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 295) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=295 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 296) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=296 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 297) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=297 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 298) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=298 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 299) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=299 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 300) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=300 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 362) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=362 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 512) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=512 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 724) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=724 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1024) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1024 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 1448) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=1448 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2048) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2048 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 2896) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=2896 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 4096) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=4096 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 5793) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=5793 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 8192) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=8192 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 11585) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=11585 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 16384) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=16384 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 23170) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=23170 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 32768) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=32768 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 46341) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=46341 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 65536) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=65536 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 92682) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=92682 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 131072) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=131072 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 185364) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=185364 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 262144) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=262144 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 370728) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=370728 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 524288) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=524288 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
---------- tiled (bs = 741455) ----------
icc ./main.c -O3 -o main -DN=18000 -DBS=741455 -DALGO=2 -mcmodel=medium
Stdout: b''
Stderr: b''
perf stat -e L1-dcache-load-misses -e LLC-load-misses ./main
