$date
	Wed Apr 29 22:02:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_johnson $end
$var wire 4 ! Count_out [3:0] $end
$var reg 1 " clock $end
$var reg 1 # r $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ w $end
$var wire 4 % q [3:0] $end
$scope module f1 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var wire 1 # reset $end
$var reg 1 & q $end
$upscope $end
$scope module f2 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # reset $end
$var reg 1 ( q $end
$upscope $end
$scope module f3 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # reset $end
$var reg 1 * q $end
$upscope $end
$scope module f4 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 # reset $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
b0 %
1$
1#
0"
b0 !
$end
#30000
1"
#60000
0"
#90000
1"
#120000
0"
#150000
1"
#180000
0"
#210000
1"
#240000
0"
#270000
1"
#300000
0"
#330000
1"
#360000
0"
#390000
1"
#420000
0"
#450000
1"
#480000
0"
#500000
1'
b1 !
b1 %
1&
0#
#510000
1)
b11 !
b11 %
1(
1"
#540000
0"
#570000
1+
b111 !
b111 %
1*
1"
#600000
0"
#630000
0$
b1111 !
b1111 %
1,
1"
#660000
0"
#690000
0'
b1110 !
b1110 %
0&
1"
#720000
0"
#750000
0)
b1100 !
b1100 %
0(
1"
#780000
0"
#810000
0+
b1000 !
b1000 %
0*
1"
#840000
0"
#870000
1$
b0 !
b0 %
0,
1"
#900000
0"
#930000
1'
b1 !
b1 %
1&
1"
#960000
0"
#990000
1)
b11 !
b11 %
1(
1"
#1020000
0"
#1050000
1+
b111 !
b111 %
1*
1"
#1080000
0"
#1110000
0$
b1111 !
b1111 %
1,
1"
#1140000
0"
#1170000
0'
b1110 !
b1110 %
0&
1"
#1200000
0"
#1230000
0)
b1100 !
b1100 %
0(
1"
#1260000
0"
#1290000
0+
b1000 !
b1000 %
0*
1"
#1320000
0"
#1350000
1$
b0 !
b0 %
0,
1"
#1380000
0"
#1410000
1'
b1 !
b1 %
1&
1"
#1440000
0"
#1470000
1)
b11 !
b11 %
1(
1"
