# pwm_shift
Implementing a 8 bit shift register compatible with PWM Outputs using Verilog HDL


The "pwm_shift_register.v" contains the verilog code for the shift register module. 
The "pwm_generator.v" contains the verilog code for the main project, i.e the pwm shifting module. 
The "pwm_test.v" contains the verilog testbench code to simulate the project on Xilinx ISE.
