<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>srsRAN Docs: srsran::dci_1_1_configuration Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">srsRAN Docs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d9/def/namespacesrsran.html">srsran</a></li><li class="navelem"><a class="el" href="../../d5/d23/structsrsran_1_1dci__1__1__configuration.html">dci_1_1_configuration</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="../../d6/d6a/structsrsran_1_1dci__1__1__configuration-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">srsran::dci_1_1_configuration Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Required parameters for packing a DCI format 1_1 scrambled by C-RNTI, CS-RNTI, SP-CSI-RNTI or MCS-C-RNTI.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../de/d27/dci__packing_8h_source.html">dci_packing.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for srsran::dci_1_1_configuration:</div>
<div class="dyncontent">
<div class="center"><img src="../../d4/d7b/structsrsran_1_1dci__1__1__configuration__coll__graph.png" border="0" usemap="#asrsran_1_1dci__1__1__configuration_coll__map" alt="Collaboration graph"/></div>
<map name="asrsran_1_1dci__1__1__configuration_coll__map" id="asrsran_1_1dci__1__1__configuration_coll__map">
<area shape="rect" title="Required parameters for packing a DCI format 1_1 scrambled by C&#45;RNTI, CS&#45;RNTI, SP&#45;CSI&#45;RNTI or MCS&#45;C&#45;R..." alt="" coords="339,1805,541,1951"/>
<area shape="rect" href="../../de/db8/structsrsran_1_1dci__1__1__size.html" title="DCI format 1_1 payload size parameters." alt="" coords="26,1267,214,1527"/>
<area shape="poly" title=" " alt="" coords="122,1527,129,1591,144,1658,169,1722,186,1752,206,1780,231,1804,260,1823,324,1851,321,1856,257,1828,227,1808,202,1783,181,1755,164,1725,139,1660,124,1592,116,1528"/>
<area shape="rect" href="../../d6/d45/classsrsran_1_1units_1_1bits.html" title="Abstraction of bit as a unit of digital information." alt="" coords="39,809,201,934"/>
<area shape="poly" title=" " alt="" coords="123,934,123,1250,117,1250,117,934"/>
<area shape="rect" href="../../de/dcf/classsrsran_1_1strong__type.html" title=" " alt="" coords="13,451,227,689"/>
<area shape="poly" title=" " alt="" coords="123,703,123,809,117,809,117,703"/>
<area shape="rect" title=" " alt="" coords="5,185,192,294"/>
<area shape="poly" title=" " alt="" coords="106,307,115,450,110,451,100,308"/>
<area shape="rect" href="../../de/dcf/classsrsran_1_1strong__type.html" title="Template class for strong typing arithmetic types." alt="" coords="217,149,373,329"/>
<area shape="poly" title=" " alt="" coords="243,343,185,452,181,449,239,340"/>
<area shape="rect" title=" " alt="" coords="185,5,404,100"/>
<area shape="poly" title=" " alt="" coords="297,114,297,149,292,149,292,114"/>
<area shape="rect" href="../../d1/d57/classsrsran_1_1optional.html" title=" " alt="" coords="238,1265,442,1530"/>
<area shape="poly" title=" " alt="" coords="318,1531,314,1591,316,1655,325,1719,344,1780,349,1790,344,1792,339,1782,319,1720,310,1655,309,1591,313,1530"/>
<area shape="rect" href="../../d1/d57/classsrsran_1_1optional.html" title="Optional objects." alt="" coords="373,739,526,1004"/>
<area shape="poly" title=" " alt="" coords="418,1018,416,1029,368,1265,363,1264,411,1027,413,1017"/>
<area shape="rect" href="../../d1/d57/classsrsran_1_1optional.html" title=" " alt="" coords="467,1257,653,1537"/>
<area shape="poly" title=" " alt="" coords="506,1017,509,1027,533,1144,549,1257,544,1257,528,1145,504,1029,501,1018"/>
<area shape="poly" title=" " alt="" coords="546,1538,527,1695,513,1782,509,1792,504,1790,508,1781,522,1694,541,1537"/>
<area shape="rect" href="../../d0/d1d/classunsigned.html" title=" " alt="" coords="678,1365,751,1430"/>
<area shape="poly" title=" " alt="" coords="725,1430,737,1500,742,1592,739,1642,729,1692,713,1740,687,1783,661,1811,629,1833,594,1849,558,1861,557,1856,592,1844,626,1828,657,1807,683,1780,708,1737,724,1691,733,1642,737,1592,732,1500,720,1431"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a6cba2dcac229500ea3adf7d6839e9d32" id="r_a6cba2dcac229500ea3adf7d6839e9d32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/db8/structsrsran_1_1dci__1__1__size.html">dci_1_1_size</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cba2dcac229500ea3adf7d6839e9d32">payload_size</a></td></tr>
<tr class="memdesc:a6cba2dcac229500ea3adf7d6839e9d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCI format 1_1 payload size parameters.  <br /></td></tr>
<tr class="separator:a6cba2dcac229500ea3adf7d6839e9d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0100ad54e8b989c237894a6755d224" id="r_a6b0100ad54e8b989c237894a6755d224"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b0100ad54e8b989c237894a6755d224">carrier_indicator</a></td></tr>
<tr class="memdesc:a6b0100ad54e8b989c237894a6755d224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Carrier indicator - 3 bits if present, as per TS38.213 Section 10.1.  <br /></td></tr>
<tr class="separator:a6b0100ad54e8b989c237894a6755d224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7aeca8356b882c7ba2ae110fec2eb80" id="r_ae7aeca8356b882c7ba2ae110fec2eb80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7aeca8356b882c7ba2ae110fec2eb80">bwp_indicator</a></td></tr>
<tr class="separator:ae7aeca8356b882c7ba2ae110fec2eb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96846a3486e81f5d5446764d2b964756" id="r_a96846a3486e81f5d5446764d2b964756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d9/def/namespacesrsran.html#a1578093914d32b2cd2f9d8be4de57789">dynamic_resource_allocation</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96846a3486e81f5d5446764d2b964756">dynamic_pdsch_res_allocation_type</a></td></tr>
<tr class="memdesc:a96846a3486e81f5d5446764d2b964756"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDSCH resource allocation type selector for dynamic PDSCH resource allocations.  <br /></td></tr>
<tr class="separator:a96846a3486e81f5d5446764d2b964756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894e0cf75b51491e0bd8f7de742773dd" id="r_a894e0cf75b51491e0bd8f7de742773dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a894e0cf75b51491e0bd8f7de742773dd">frequency_resource</a></td></tr>
<tr class="memdesc:a894e0cf75b51491e0bd8f7de742773dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency domain resource assignment - number of bits as per TS38.212 Section 7.3.1.2.2.  <br /></td></tr>
<tr class="separator:a894e0cf75b51491e0bd8f7de742773dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac30080e37dfd2889b650ef52139226" id="r_a3ac30080e37dfd2889b650ef52139226"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ac30080e37dfd2889b650ef52139226">time_resource</a></td></tr>
<tr class="memdesc:a3ac30080e37dfd2889b650ef52139226"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time domain resource assignment - 0, 1, 2, 3 or 4 bit, as per TS38.214 Section 5.1.2.1.  <br /></td></tr>
<tr class="separator:a3ac30080e37dfd2889b650ef52139226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dcf06c5843e8af01bd49482c6415469" id="r_a2dcf06c5843e8af01bd49482c6415469"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2dcf06c5843e8af01bd49482c6415469">vrb_prb_mapping</a></td></tr>
<tr class="memdesc:a2dcf06c5843e8af01bd49482c6415469"><td class="mdescLeft">&#160;</td><td class="mdescRight">VRB-to-PRB mapping - 1 bit if present.  <br /></td></tr>
<tr class="separator:a2dcf06c5843e8af01bd49482c6415469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd6048f2bc68dc0d2c0c3ddd6738900" id="r_a3fd6048f2bc68dc0d2c0c3ddd6738900"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fd6048f2bc68dc0d2c0c3ddd6738900">prb_bundling_size_indicator</a></td></tr>
<tr class="memdesc:a3fd6048f2bc68dc0d2c0c3ddd6738900"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRB bundling size indicator - 1 bit if present.  <br /></td></tr>
<tr class="separator:a3fd6048f2bc68dc0d2c0c3ddd6738900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a31c729bacb5040cd15691221306aeb" id="r_a4a31c729bacb5040cd15691221306aeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a31c729bacb5040cd15691221306aeb">rate_matching_indicator</a></td></tr>
<tr class="memdesc:a4a31c729bacb5040cd15691221306aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rate matching indicator - 0, 1 or 2 bits.  <br /></td></tr>
<tr class="separator:a4a31c729bacb5040cd15691221306aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4733e6a5bb0afdbbfcd4853c26ccb16e" id="r_a4733e6a5bb0afdbbfcd4853c26ccb16e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4733e6a5bb0afdbbfcd4853c26ccb16e">zp_csi_rs_trigger</a></td></tr>
<tr class="memdesc:a4733e6a5bb0afdbbfcd4853c26ccb16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ZP CSI-RS trigger - 0, 1 or 2 bits.  <br /></td></tr>
<tr class="separator:a4733e6a5bb0afdbbfcd4853c26ccb16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17936c5c0b3d8cd369d703f833cef863" id="r_a17936c5c0b3d8cd369d703f833cef863"><td class="memItemLeft" align="right" valign="top"><a id="a17936c5c0b3d8cd369d703f833cef863" name="a17936c5c0b3d8cd369d703f833cef863"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>tb1_modulation_coding_scheme</b></td></tr>
<tr class="memdesc:a17936c5c0b3d8cd369d703f833cef863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulation and coding scheme for TB 1 - 5 bits as per TS38.214 Section 5.1.3.1. <br /></td></tr>
<tr class="separator:a17936c5c0b3d8cd369d703f833cef863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0593e09f194d57ad39b5d3914d0c4ec1" id="r_a0593e09f194d57ad39b5d3914d0c4ec1"><td class="memItemLeft" align="right" valign="top"><a id="a0593e09f194d57ad39b5d3914d0c4ec1" name="a0593e09f194d57ad39b5d3914d0c4ec1"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>tb1_new_data_indicator</b></td></tr>
<tr class="memdesc:a0593e09f194d57ad39b5d3914d0c4ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">New data indicator for TB 1 - 1 bit. <br /></td></tr>
<tr class="separator:a0593e09f194d57ad39b5d3914d0c4ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b43628588ed60bf799291b6be7382c" id="r_a90b43628588ed60bf799291b6be7382c"><td class="memItemLeft" align="right" valign="top"><a id="a90b43628588ed60bf799291b6be7382c" name="a90b43628588ed60bf799291b6be7382c"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>tb1_redundancy_version</b></td></tr>
<tr class="memdesc:a90b43628588ed60bf799291b6be7382c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Redundancy version for TB 1 - 2 bits as per TS38.212 Table 7.3.1.1.1-2. <br /></td></tr>
<tr class="separator:a90b43628588ed60bf799291b6be7382c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243c8b028868eba51cc7643616f6dbc7" id="r_a243c8b028868eba51cc7643616f6dbc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a243c8b028868eba51cc7643616f6dbc7">tb2_modulation_coding_scheme</a></td></tr>
<tr class="memdesc:a243c8b028868eba51cc7643616f6dbc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulation and coding scheme for TB 2 - 5 bits if present.  <br /></td></tr>
<tr class="separator:a243c8b028868eba51cc7643616f6dbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe4bc93a9148137aee1f1d3e3bf2270" id="r_a0fe4bc93a9148137aee1f1d3e3bf2270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0fe4bc93a9148137aee1f1d3e3bf2270">tb2_new_data_indicator</a></td></tr>
<tr class="memdesc:a0fe4bc93a9148137aee1f1d3e3bf2270"><td class="mdescLeft">&#160;</td><td class="mdescRight">New data indicator for TB 2 - 1 bit if present.  <br /></td></tr>
<tr class="separator:a0fe4bc93a9148137aee1f1d3e3bf2270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e0797f8f97650fa4da544a377ae9d7" id="r_ab1e0797f8f97650fa4da544a377ae9d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1e0797f8f97650fa4da544a377ae9d7">tb2_redundancy_version</a></td></tr>
<tr class="memdesc:ab1e0797f8f97650fa4da544a377ae9d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Redundancy version for TB 2 - 2 bits if present.  <br /></td></tr>
<tr class="separator:ab1e0797f8f97650fa4da544a377ae9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb4abd6e1c935a681659acbbd832a6c" id="r_adcb4abd6e1c935a681659acbbd832a6c"><td class="memItemLeft" align="right" valign="top"><a id="adcb4abd6e1c935a681659acbbd832a6c" name="adcb4abd6e1c935a681659acbbd832a6c"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>harq_process_number</b></td></tr>
<tr class="memdesc:adcb4abd6e1c935a681659acbbd832a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">HARQ process number - 4 bits. <br /></td></tr>
<tr class="separator:adcb4abd6e1c935a681659acbbd832a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7394b71d73fe0d6bd1ece6b51d8dd4a2" id="r_a7394b71d73fe0d6bd1ece6b51d8dd4a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7394b71d73fe0d6bd1ece6b51d8dd4a2">downlink_assignment_index</a></td></tr>
<tr class="memdesc:a7394b71d73fe0d6bd1ece6b51d8dd4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Downlink Assignment Index (DAI) - 0, 2 or 4 bits.  <br /></td></tr>
<tr class="separator:a7394b71d73fe0d6bd1ece6b51d8dd4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b2c96b2fa5979bfb7dfe357117aa06" id="r_a47b2c96b2fa5979bfb7dfe357117aa06"><td class="memItemLeft" align="right" valign="top"><a id="a47b2c96b2fa5979bfb7dfe357117aa06" name="a47b2c96b2fa5979bfb7dfe357117aa06"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>tpc_command</b></td></tr>
<tr class="memdesc:a47b2c96b2fa5979bfb7dfe357117aa06"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPC command for scheduled PUCCH - 2 bits as per TS38.213 Section 7.2.1. <br /></td></tr>
<tr class="separator:a47b2c96b2fa5979bfb7dfe357117aa06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf2d0f50304d89aab0416951a5bf198" id="r_a9cf2d0f50304d89aab0416951a5bf198"><td class="memItemLeft" align="right" valign="top"><a id="a9cf2d0f50304d89aab0416951a5bf198" name="a9cf2d0f50304d89aab0416951a5bf198"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>pucch_resource_indicator</b></td></tr>
<tr class="memdesc:a9cf2d0f50304d89aab0416951a5bf198"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUCCH resource indicator - 3 bits as per TS38.213 Section 9.2.3. <br /></td></tr>
<tr class="separator:a9cf2d0f50304d89aab0416951a5bf198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cf22f8b6fdb9da9a8983a4f8545da3" id="r_a50cf22f8b6fdb9da9a8983a4f8545da3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50cf22f8b6fdb9da9a8983a4f8545da3">pdsch_harq_fb_timing_indicator</a></td></tr>
<tr class="memdesc:a50cf22f8b6fdb9da9a8983a4f8545da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDSCH to HARQ feedback timing indicator - 0, 1, 2 or 3 bits.  <br /></td></tr>
<tr class="separator:a50cf22f8b6fdb9da9a8983a4f8545da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf64859eb93a58201d1ed289f8abfca" id="r_addf64859eb93a58201d1ed289f8abfca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#addf64859eb93a58201d1ed289f8abfca">antenna_ports</a></td></tr>
<tr class="memdesc:addf64859eb93a58201d1ed289f8abfca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Antenna ports for PDSCH transmission - 4, 5 or 6 bits.  <br /></td></tr>
<tr class="separator:addf64859eb93a58201d1ed289f8abfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48156ac1fd65baa6562cb46f586c56b0" id="r_a48156ac1fd65baa6562cb46f586c56b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48156ac1fd65baa6562cb46f586c56b0">tx_config_indication</a></td></tr>
<tr class="memdesc:a48156ac1fd65baa6562cb46f586c56b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission configuration indication - 3 bits if present.  <br /></td></tr>
<tr class="separator:a48156ac1fd65baa6562cb46f586c56b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4305072d29a86b7e887ae3976cc3d244" id="r_a4305072d29a86b7e887ae3976cc3d244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4305072d29a86b7e887ae3976cc3d244">srs_request</a></td></tr>
<tr class="memdesc:a4305072d29a86b7e887ae3976cc3d244"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRS request - 2 or 3 bits.  <br /></td></tr>
<tr class="separator:a4305072d29a86b7e887ae3976cc3d244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add31b0143ecf8750fe790275dc1a0f5e" id="r_add31b0143ecf8750fe790275dc1a0f5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add31b0143ecf8750fe790275dc1a0f5e">cbg_transmission_info</a></td></tr>
<tr class="memdesc:add31b0143ecf8750fe790275dc1a0f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CBG Transmission Information (CBGTI) - 0, 2, 4, 6 or 8 bits.  <br /></td></tr>
<tr class="separator:add31b0143ecf8750fe790275dc1a0f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7975fb3dc6b42a69be30dc960b1e924d" id="r_a7975fb3dc6b42a69be30dc960b1e924d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7975fb3dc6b42a69be30dc960b1e924d">cbg_flushing_info</a></td></tr>
<tr class="memdesc:a7975fb3dc6b42a69be30dc960b1e924d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CBG Flushing Information (CBGFI) - 1 bit if present.  <br /></td></tr>
<tr class="separator:a7975fb3dc6b42a69be30dc960b1e924d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace9124abead9bbea1d8e4b9f4906558" id="r_aace9124abead9bbea1d8e4b9f4906558"><td class="memItemLeft" align="right" valign="top"><a id="aace9124abead9bbea1d8e4b9f4906558" name="aace9124abead9bbea1d8e4b9f4906558"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>dmrs_seq_initialization</b></td></tr>
<tr class="memdesc:aace9124abead9bbea1d8e4b9f4906558"><td class="mdescLeft">&#160;</td><td class="mdescRight">DM-RS sequence initialization - 1 bit. <br /></td></tr>
<tr class="separator:aace9124abead9bbea1d8e4b9f4906558"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Required parameters for packing a DCI format 1_1 scrambled by C-RNTI, CS-RNTI, SP-CSI-RNTI or MCS-C-RNTI. </p>
<dl class="section remark"><dt>Remarks</dt><dd>Defined in TS38.212 Section 7.3.1.2.2. </dd></dl>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="addf64859eb93a58201d1ed289f8abfca" name="addf64859eb93a58201d1ed289f8abfca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf64859eb93a58201d1ed289f8abfca">&#9670;&#160;</a></span>antenna_ports</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_1_1_configuration::antenna_ports</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Antenna ports for PDSCH transmission - 4, 5 or 6 bits. </p>
<p>Indicates the antenna ports used to transmit the PDSCH and the corresponding DM-RS, as per TS38.212 Section 7.3.1.2.2 and Tables 7.3.1.2.2-1/2/3/4, according to the DM-RS type (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a986ccfdf3f1368662697e97dfb900e51" title="DM-RS type for PDSCH DM-RS mapping type A.">dci_size_config::pdsch_dmrs_A_type</a> and <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a78c0e62c0665d40f332f2c0969b795ab" title="DM-RS type for PDSCH DM-RS mapping type B.">dci_size_config::pdsch_dmrs_B_type</a>) and the maximum DM-RS length (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a77f42def348c7bf090d5c7af6961b728" title="Maximum number of OFDM symbols occupied by the front-loaded DL DM-RS for DM-RS mapping type A.">dci_size_config::pdsch_dmrs_A_max_len</a> and <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#ad4a3ae77f0d71025ac9d79dc6604ef6b" title="Maximum number of OFDM symbols occupied by the front-loaded DL DM-RS for DM-RS mapping type B.">dci_size_config::pdsch_dmrs_B_max_len</a>). If both DM-RS mapping type A and B are configured, this field occupies the number of bits required to pack either DM-RS port allocation. </p>

</div>
</div>
<a id="ae7aeca8356b882c7ba2ae110fec2eb80" name="ae7aeca8356b882c7ba2ae110fec2eb80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7aeca8356b882c7ba2ae110fec2eb80">&#9670;&#160;</a></span>bwp_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::bwp_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bandwidth part indicator - 0, 1 or 2 bits.</p>
<p>Identifies the BWP for the frequency domain allocation. The number of bits is determined by the number of DL BWP configured by higher layers, <picture><source srcset="../../form_132_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$n_{\textup{BWP,RRC}}$" src="../../form_132.png"/></picture> (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#ac2c1c34ff3856977b241bf36677832c8" title="parameter  for DCI format 1_1, in TS38.212 Section 7.3.1.2.2.">dci_size_config::nof_dl_bwp_rrc</a>). It can be either:</p><ul>
<li><picture><source srcset="../../form_133_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$\bigl \lceil \log_2(n_{\textup{BWP,RRC}} + 1)\bigr \rceil$" src="../../form_133.png"/></picture> bits if <picture><source srcset="../../form_134_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$n_{\textup{BWP,RRC}} \leq 3$" src="../../form_134.png"/></picture>, set according to the higher layer parameter <em>BWP-Id</em> (see TS38.331 Section 6.3.2, Information Element <em>BWP-Id</em>).</li>
<li><picture><source srcset="../../form_135_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$\bigl \lceil \log_2(n_{\textup{BWP,RRC}})\bigr \rceil$" src="../../form_135.png"/></picture> bits otherwise, as per TS38.212 Table 7.3.1.1.2-1.</li>
</ul>
<p>It is required if any BWP besides the initial DL BWP is configured by higher layers, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#ac2c1c34ff3856977b241bf36677832c8">dci_size_config::nof_dl_bwp_rrc</a> is not 0. </p>

</div>
</div>
<a id="a6b0100ad54e8b989c237894a6755d224" name="a6b0100ad54e8b989c237894a6755d224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0100ad54e8b989c237894a6755d224">&#9670;&#160;</a></span>carrier_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::carrier_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Carrier indicator - 3 bits if present, as per TS38.213 Section 10.1. </p>
<p>Set to the value indicated by the higher layer parameter <em>CrossCarrierSchedulingConfig</em> (see TS38.331 Section 6.3.2, Information Element <em>ServingCellConfig</em>) if configured, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a866eb130581395806c5171b6c22a8282">dci_size_config::cross_carrier_configured</a> is set to <code>true</code> when computing the DCI sizes. Otherwise, leave it unset. </p>

</div>
</div>
<a id="a7975fb3dc6b42a69be30dc960b1e924d" name="a7975fb3dc6b42a69be30dc960b1e924d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7975fb3dc6b42a69be30dc960b1e924d">&#9670;&#160;</a></span>cbg_flushing_info</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::cbg_flushing_info</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CBG Flushing Information (CBGFI) - 1 bit if present. </p>
<p>Indicates whether the set of CBGs being transmitted can be combined with previous transmissions. Required if the higher layer parameter <em>codeBlockGroupFlushIndicator</em> is set to <code>true</code>, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a5da46abb34194bcd355b39a74bd10f52">dci_size_config::cbg_flush_indicator</a> is set to <code>true</code> when computing the DCI sizes. </p>

</div>
</div>
<a id="add31b0143ecf8750fe790275dc1a0f5e" name="add31b0143ecf8750fe790275dc1a0f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add31b0143ecf8750fe790275dc1a0f5e">&#9670;&#160;</a></span>cbg_transmission_info</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::cbg_transmission_info</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CBG Transmission Information (CBGTI) - 0, 2, 4, 6 or 8 bits. </p>
<p>Number of bits determined by the higher layer parameters <em>maxCodeBlockGroupsPerTransportBlock</em> (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#af16f95a82818914ab23d17ecae7e0510">dci_size_config::max_cbg_tb_pdsch</a>) and <em>maxNrofCodeWordsScheduledByDCI</em> (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a57ba6965f117ce3c506ce3bb40e85a05">dci_size_config::pdsch_two_codewords</a>). Set as per TS38.214 Section 5.1.7 if the UE is configured to use CBGs, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#af16f95a82818914ab23d17ecae7e0510">dci_size_config::max_cbg_tb_pdsch</a> is set when computing the DCI sizes. </p>

</div>
</div>
<a id="a7394b71d73fe0d6bd1ece6b51d8dd4a2" name="a7394b71d73fe0d6bd1ece6b51d8dd4a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7394b71d73fe0d6bd1ece6b51d8dd4a2">&#9670;&#160;</a></span>downlink_assignment_index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::downlink_assignment_index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Downlink Assignment Index (DAI) - 0, 2 or 4 bits. </p>
<p>This parameter occupies:</p><ul>
<li>4 bits if more than one serving cell is configured in the DL and PDSCH uses dynamic HARQ-ACK codebook, where the 2 MSB bits are the counter DAI and the 2 LSB bits are the total DAI.</li>
<li>2 bits if one serving cell is configured in the DL and PDSCH uses dynamic HARQ-ACK codebook, where the 2 bits are the counter DAI.</li>
</ul>
<p>It is required if dynamic HARQ-ACK codebook is used in the PDSCH (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#acf0d38745e44d3361bdc49c2a27fd936">dci_size_config::pdsch_harq_ack_cb</a>). </p>

</div>
</div>
<a id="a96846a3486e81f5d5446764d2b964756" name="a96846a3486e81f5d5446764d2b964756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96846a3486e81f5d5446764d2b964756">&#9670;&#160;</a></span>dynamic_pdsch_res_allocation_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d9/def/namespacesrsran.html#a1578093914d32b2cd2f9d8be4de57789">dynamic_resource_allocation</a>&gt; srsran::dci_1_1_configuration::dynamic_pdsch_res_allocation_type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDSCH resource allocation type selector for dynamic PDSCH resource allocations. </p>
<p>Set this parameter for UEs configured with dynamic PDSCH resource allocation, as indicated by the higher layer parameter <em>resourceAllocation</em> (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#abbfecbd203abd5b43adfa224346f9f91">dci_size_config::pdsch_res_allocation_type</a>). Otherwise, leave it unset. </p>

</div>
</div>
<a id="a894e0cf75b51491e0bd8f7de742773dd" name="a894e0cf75b51491e0bd8f7de742773dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a894e0cf75b51491e0bd8f7de742773dd">&#9670;&#160;</a></span>frequency_resource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_1_1_configuration::frequency_resource</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency domain resource assignment - number of bits as per TS38.212 Section 7.3.1.2.2. </p>
<p>For resource allocation type 0, this field occupies <picture><source srcset="../../form_123_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$N_{RBG}$" src="../../form_123.png"/></picture> bits, providing the resource allocation as per TS38.214 Section 5.1.2.2.1 (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a3238c27cfdebd5b81701a7466597e908">dci_size_config::nof_dl_rb_groups</a>). For resource allocation type 1, this field takes <picture><source srcset="../../form_139_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$\Bigl \lceil \log_2(N_{RB}^{DL,BWP}(N_{RB}^{DL,BWP}+1)/2) \Bigr \rceil$" src="../../form_139.png"/></picture> bits as per TS38.214 Section 5.1.2.2.2. If the resource allocation type is dynamically selected, this field occupies 1 bit more than the resource allocation type with the largest field size. In this case, the MSB bit is used to indicate the resource allocation type (see <a class="el" href="#a96846a3486e81f5d5446764d2b964756">dynamic_pdsch_res_allocation_type</a>). </p>

</div>
</div>
<a id="a6cba2dcac229500ea3adf7d6839e9d32" name="a6cba2dcac229500ea3adf7d6839e9d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cba2dcac229500ea3adf7d6839e9d32">&#9670;&#160;</a></span>payload_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/db8/structsrsran_1_1dci__1__1__size.html">dci_1_1_size</a> srsran::dci_1_1_configuration::payload_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCI format 1_1 payload size parameters. </p>
<p>The DCI payload size is determined by the DCI size alignment procedure specified in TS38.212 Section 7.3.1.0. See <a class="el" href="../../d9/def/namespacesrsran.html#adc65c573a9ccab6d6ab556990ea6154f">get_dci_sizes</a> for more information. </p>

</div>
</div>
<a id="a50cf22f8b6fdb9da9a8983a4f8545da3" name="a50cf22f8b6fdb9da9a8983a4f8545da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cf22f8b6fdb9da9a8983a4f8545da3">&#9670;&#160;</a></span>pdsch_harq_fb_timing_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::pdsch_harq_fb_timing_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDSCH to HARQ feedback timing indicator - 0, 1, 2 or 3 bits. </p>
<p>Number of slots between reception of PDSCH and transmission of the HARQ-ACK. It occupies <picture><source srcset="../../form_140_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$\log_2(I)$" src="../../form_140.png"/></picture> bits, where <picture><source srcset="../../form_122_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$I$" src="../../form_122.png"/></picture> is the the number of entries of the higher layer parameter <em>dl-DataToUL-ACK</em> (see TS38.331 Section 6.3.2, Information Element <em>PUCCH-Config</em>). Set as per TS38.213 Section 9.2.3 if The higher layer parameter <em>dl-DataToUL-ACK</em> is configured with more than a single value, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a9a25a613ba491d3c57f1bee2bb57f8fd">dci_size_config::nof_pdsch_ack_timings</a> is greater than 1 when computing the DCI sizes. </p>

</div>
</div>
<a id="a3fd6048f2bc68dc0d2c0c3ddd6738900" name="a3fd6048f2bc68dc0d2c0c3ddd6738900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd6048f2bc68dc0d2c0c3ddd6738900">&#9670;&#160;</a></span>prb_bundling_size_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::prb_bundling_size_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRB bundling size indicator - 1 bit if present. </p>
<p>Dynamically selects between the configured PRB bundling size sets 1 and 2. Set as per TS38.214 Section 5.1.2.3 if dynamic PRB bundling is used, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#afc87014e2613bae33f1fe399e93fbdcb">dci_size_config::dynamic_prb_bundling</a> is set to <code>true</code> for the DCI size alignment procedure. Otherwise, leave it unset. </p>

</div>
</div>
<a id="a4a31c729bacb5040cd15691221306aeb" name="a4a31c729bacb5040cd15691221306aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a31c729bacb5040cd15691221306aeb">&#9670;&#160;</a></span>rate_matching_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::rate_matching_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rate matching indicator - 0, 1 or 2 bits. </p>
<p>Indicates which pattern of reserved resources with RB / OFDM symbol granularity, if any, is applicable to the PDSCH transmission. Set as per TS38.212 Section 7.3.1.2.2, if any <em>RateMatchPattern</em> is configured (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#af9e7b93c3f0139c8bc7f557a7c2e28f0" title="Rate matching pattern group 1 flag.">dci_size_config::rm_pattern_group1</a> and <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a0c3d59a831589db515adfa6ea7c90738" title="Rate matching pattern group 2 flag.">dci_size_config::rm_pattern_group2</a>). Otherwise, leave it unset. </p>

</div>
</div>
<a id="a4305072d29a86b7e887ae3976cc3d244" name="a4305072d29a86b7e887ae3976cc3d244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4305072d29a86b7e887ae3976cc3d244">&#9670;&#160;</a></span>srs_request</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_1_1_configuration::srs_request</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRS request - 2 or 3 bits. </p>
<p>This parameter occupies:</p><ul>
<li>2 bits for a UE in a cell not configured with the higher layer parameter <em>supplementaryUplink</em> (see TS38.331 Section 6.3.2, Information Element <em>ServingCellConfig</em>), filled as per TS38.212 Table 7.3.1.1.2-24.</li>
<li>3 bits for a UE in a cell configured with <em>supplementaryUplink</em>. The first bit is the UL/SUL indicator in TS38.212 Table 7.3.1.1.1-1 and the remaining bits are filled as per TS38.212 Table 7.3.1.1.2-24.</li>
</ul>
<p>This field may also indicate the associated CSI-RS according to TS38.214 Section 6.1.1.2. </p>

</div>
</div>
<a id="a243c8b028868eba51cc7643616f6dbc7" name="a243c8b028868eba51cc7643616f6dbc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a243c8b028868eba51cc7643616f6dbc7">&#9670;&#160;</a></span>tb2_modulation_coding_scheme</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::tb2_modulation_coding_scheme</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modulation and coding scheme for TB 2 - 5 bits if present. </p>
<p>Set as per TS38.214 Section 5.1.3.1 if DCI is configured to schedule two codewords, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a57ba6965f117ce3c506ce3bb40e85a05">dci_size_config::pdsch_two_codewords</a> is set to <code>true</code> when computing the DCI sizes. </p>

</div>
</div>
<a id="a0fe4bc93a9148137aee1f1d3e3bf2270" name="a0fe4bc93a9148137aee1f1d3e3bf2270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe4bc93a9148137aee1f1d3e3bf2270">&#9670;&#160;</a></span>tb2_new_data_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::tb2_new_data_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>New data indicator for TB 2 - 1 bit if present. </p>
<p>Set if DCI is configured to schedule two codewords, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a57ba6965f117ce3c506ce3bb40e85a05">dci_size_config::pdsch_two_codewords</a> is set to <code>true</code> when computing the DCI sizes. </p>

</div>
</div>
<a id="ab1e0797f8f97650fa4da544a377ae9d7" name="ab1e0797f8f97650fa4da544a377ae9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e0797f8f97650fa4da544a377ae9d7">&#9670;&#160;</a></span>tb2_redundancy_version</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::tb2_redundancy_version</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Redundancy version for TB 2 - 2 bits if present. </p>
<p>Set as per TS38.212 Table 7.3.1.1.1-2 if DCI is configured to schedule two codewords, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a57ba6965f117ce3c506ce3bb40e85a05">dci_size_config::pdsch_two_codewords</a> is set to <code>true</code> when computing the DCI sizes. </p>

</div>
</div>
<a id="a3ac30080e37dfd2889b650ef52139226" name="a3ac30080e37dfd2889b650ef52139226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac30080e37dfd2889b650ef52139226">&#9670;&#160;</a></span>time_resource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_1_1_configuration::time_resource</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Time domain resource assignment - 0, 1, 2, 3 or 4 bit, as per TS38.214 Section 5.1.2.1. </p>
<p>The number of bits is determined as <picture><source srcset="../../form_137_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$\Bigl \lceil \log_2(I) \Bigr \rceil$" src="../../form_137.png"/></picture>, where <picture><source srcset="../../form_122_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$I$" src="../../form_122.png"/></picture> is either:</p><ul>
<li>The number of entries in the higher layer parameter <em>pdsch-TimeDomainAllocationList</em> (see TS38.331 Section 6.3.2, Information Elements <em>PDSCH-Config</em>), if configured.</li>
<li>Otherwise, the number of entries in the default table (see TS38.214 Table 5.1.2.1.1-2). </li>
</ul>

</div>
</div>
<a id="a48156ac1fd65baa6562cb46f586c56b0" name="a48156ac1fd65baa6562cb46f586c56b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48156ac1fd65baa6562cb46f586c56b0">&#9670;&#160;</a></span>tx_config_indication</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::tx_config_indication</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmission configuration indication - 3 bits if present. </p>
<p>Set as per TS38.214 Section 5.1.5 if the higher layer parameter <em>tci-PresentInDCI</em> (see TS38.331 Section 6.3.2, Information Element <em>ControlResourceSet</em>) is enabled, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a7d91405831b76e41b7b8037c472bdaa0">dci_size_config::pdsch_tci</a> is set to <code>true</code> when computing the DCI sizes. </p>

</div>
</div>
<a id="a2dcf06c5843e8af01bd49482c6415469" name="a2dcf06c5843e8af01bd49482c6415469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dcf06c5843e8af01bd49482c6415469">&#9670;&#160;</a></span>vrb_prb_mapping</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::vrb_prb_mapping</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VRB-to-PRB mapping - 1 bit if present. </p>
<p>Indicates if non-interleaved or interleaved VRB to PRB mapping is used. Set as per TS38.212 Table 7.3.1.2.2-5 if resource allocation type 1 and interleaved VRB-to-PRB mapping are configured (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#abbfecbd203abd5b43adfa224346f9f91">dci_size_config::pdsch_res_allocation_type</a> and <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a5b3e1b3fe69deac0476dd749739a44db">dci_size_config::interleaved_vrb_prb_mapping</a>). Otherwise, leave it unset. </p>

</div>
</div>
<a id="a4733e6a5bb0afdbbfcd4853c26ccb16e" name="a4733e6a5bb0afdbbfcd4853c26ccb16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4733e6a5bb0afdbbfcd4853c26ccb16e">&#9670;&#160;</a></span>zp_csi_rs_trigger</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_1_1_configuration::zp_csi_rs_trigger</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ZP CSI-RS trigger - 0, 1 or 2 bits. </p>
<p>Indicates which set of aperiodic ZP CSI-RS reserved resources, if any, is applicable to the PDSCH transmission. Set as per TS38.214 Section 5.1.4.2 if any aperiodic ZP CSI-RS resource sets are configured, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#ae23dff1f7287ae12e38349644975ebbb">dci_size_config::nof_aperiodic_zp_csi</a> is not set to 0 when computing the DCI sizes. Otherwise, leave it unset. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/srsran/ran/pdcch/<a class="el" href="../../de/d27/dci__packing_8h_source.html">dci_packing.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
