0.7
2020.2
Oct 13 2023
20:47:58
D:/DVCON/VHDL/RTL/projects/N_bit_Full_Adder/N_bit_Full_Adder.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
D:/DVCON/VHDL/RTL/src/full_adder.sv,1716018136,systemVerilog,,D:/DVCON/VHDL/RTL/src/n_adder.sv,,full_adder,,uvm,,,,,,
D:/DVCON/VHDL/RTL/src/n_adder.sv,1716018126,systemVerilog,,D:/DVCON/VHDL/RTL/src/n_adder_tb.sv,,n_adder,,uvm,,,,,,
D:/DVCON/VHDL/RTL/src/n_adder_tb.sv,1717402799,systemVerilog,,,,n_adder_tb,,uvm,,,,,,
