<html><head><meta charset="UTF-8"><title>Documentation for project rvh1</title><style type="text/css">html {
  width: 100%;
}

h1 {
  font-size: 2.3em;
}
h2 {
  font-size: 2em;
}
h3 {
  font-size: 1.7em;
}
h4 {
  font-size: 1.4em;
  margin-top: 1em;
  margin-bottom: 1em;
}
h5 {
  font-size: 1.1em;
  margin-top: 0.8em;
  margin-bottom: 0.8em;
}

table {
  border-collapse: collapse;
  border-spacing: 0;
}

table,
th,
td {
  border: solid 1px black;
}

table thead,
table tfoot,
.vertical-table > tbody th {
  background: rgb(230, 230, 230);
  font-weight: bold;
}

table tr th,
table tr td {
  padding: 0.5625em 0.625em;
  font-size: inherit;
  color: black;
}

tr td,
.vertical-table tr th {
  vertical-align: top;
}
tr th {
  text-align: left;
}

span.unspecified-value {
  font-style: italic;
}

/* prevent margin around comments */

tr td p:first-of-type {
  margin-top: 0;
}
tr td p:last-of-type {
  margin-bottom: 0;
}

/* center images */

svg,
img,
iframe {
  display: block;
  margin-left: auto;
  margin-right: auto;
}

svg,
img {
  max-width: 100%;
  height: auto;
}

iframe {
  width: 100%;
  height: 100%;
}

.navbar-footer {
  display: flex;
  padding-top: 15px;
}

.navbar-header {
  display: flex;
  padding-bottom: 15px;
}

.navbar-item {
  flex: 1;
  text-align: center;
}

.navbar-item:first-child {
  text-align: left;
}

.navbar-item:last-child {
  text-align: right;
}
table { margin: 0 auto; }</style><script>function resizeIframe(obj) {    obj.style.height = obj.contentWindow.document.body.scrollHeight + 15 + 'px';}</script></head><body><h1 class="title">Documentation for project rvh1</h1><p class="sub">Generated by Sigasi 4.17.0.202209151526</p><p id="revision">Revision 2022-10-07</p><h2 id="toc">Table of Contents</h2><ul><li><a href="#dependencies">Project files overview</a></li><li><a href="#design_units">Design Units</a></li><ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq">rvh&#8203;_l1d</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.initial-blocks">Initial Blocks</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlutilpriority_encoder.svid1-3b">priority&#8203;_encoder</a></li><ul><li><a href="#platform:resourcervh1rtlutilpriority_encoder.svid1-3b.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlutilpriority_encoder.svid1-3b.ports">Ports</a></li><li id="li-platform:resourcervh1rtlutilpriority_encoder.svid1-3b.blockDiagram"><a href="#platform:resourcervh1rtlutilpriority_encoder.svid1-3b.blockDiagram">Block Diagram</a></li></ul><li>Package <a href="#platform:resourcervh1rtlriscv_pkg.svid1-2qv">riscv&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz">rvh&#8203;_l1d&#8203;_bank</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb">rvh&#8203;_l1d&#8203;_bank&#8203;_axi&#8203;_arb</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz">rvh&#8203;_l1d&#8203;_bank&#8203;_input&#8203;_arb</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz.blockDiagram">Block Diagram</a></li></ul><li>Package <a href="#platform:resourcervh1rtlrvh_l1dincludervh_l1d_pkg.svid1-12v">rvh&#8203;_l1d&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5">rvh&#8203;_l1d&#8203;_ptw&#8203;_replay&#8203;_buffer</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5.instantiations">Instantiations</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5">rvh&#8203;_l1d&#8203;_stb</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.blockDiagram">Block Diagram</a></li></ul><li>Package <a href="#platform:resourcervh1rtlrvh_pkg.svid1-jl">rvh&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h">select&#8203;_two&#8203;_from&#8203;_n&#8203;_valid</a></li><ul><li><a href="#platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h.instantiations">Instantiations</a></li><li id="li-platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h.blockDiagram"><a href="#platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s">std&#8203;_dffr</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20">std&#8203;_dffrve</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20.blockDiagram">Block Diagram</a></li></ul><li>Package <a href="#platform:resourcervh1rtluop_encoding_pkg.svid1-6i">uop&#8203;_encoding&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlutilcommoncellsrcQueuehwAgeMatrixSelector.vid1-o3">AgeMatrixSelector</a></li><ul><li><a href="#platform:resourcervh1rtlutilcommoncellsrcQueuehwAgeMatrixSelector.vid1-o3.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlutilcommoncellsrcQueuehwAgeMatrixSelector.vid1-o3.blockDiagram"><a href="#platform:resourcervh1rtlutilcommoncellsrcQueuehwAgeMatrixSelector.vid1-o3.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d">generic&#8203;_spram</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d.description">Description</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d.instantiations">Instantiations</a></li><li id="li-platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlutilone_counter.svid1-43">one&#8203;_counter</a></li><ul><li><a href="#platform:resourcervh1rtlutilone_counter.svid1-43.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlutilone_counter.svid1-43.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlutilone_counter.svid1-43.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlutilone_counter.svid1-43.blockDiagram"><a href="#platform:resourcervh1rtlutilone_counter.svid1-43.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax">one&#8203;_hot&#8203;_rr&#8203;_arb</a></li><ul><li><a href="#platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.blockDiagram"><a href="#platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e">rrv2rvh&#8203;_ruby&#8203;_ldmask&#8203;_trans</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e.description">Description</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e.instantiations">Instantiations</a></li><li id="li-platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s">rrv2rvh&#8203;_ruby&#8203;_stmask&#8203;_trans</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s.description">Description</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s.instantiations">Instantiations</a></li><li id="li-platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf">rvh&#8203;_l1d&#8203;_dec</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf.ports">Ports</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk">rvh&#8203;_l1d&#8203;_ewrq</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr">rvh&#8203;_l1d&#8203;_lst</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr">rvh&#8203;_l1d&#8203;_lsu&#8203;_hit&#8203;_resp</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc">rvh&#8203;_l1d&#8203;_mlfb</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc.instantiations">Instantiations</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq">rvh&#8203;_l1d&#8203;_mshr</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c">rvh&#8203;_l1d&#8203;_mshr&#8203;_alloc</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c.instantiations">Instantiations</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w">rvh&#8203;_l1d&#8203;_plru</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w.instantiations">Instantiations</a></li><li id="li-platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a">lru&#8203;_get&#8203;_new&#8203;_line</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.description">Description</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w">lru&#8203;_update&#8203;_on&#8203;_hit</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.description">Description</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlutilmp_fifo.svid1-9d">mp&#8203;_fifo</a></li><ul><li><a href="#platform:resourcervh1rtlutilmp_fifo.svid1-9d.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlutilmp_fifo.svid1-9d.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlutilmp_fifo.svid1-9d.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlutilmp_fifo.svid1-9d.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlutilmp_fifo.svid1-9d.blockDiagram"><a href="#platform:resourcervh1rtlutilmp_fifo.svid1-9d.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab">mp&#8203;_fifo&#8203;_ptr&#8203;_output</a></li><ul><li><a href="#platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.blockDiagram"><a href="#platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlutilcommoncellsrcBasichwMuxOH.vid1-2n">MuxOH</a></li><ul><li id="li-platform:resourcervh1rtlutilcommoncellsrcBasichwMuxOH.vid1-2n.blockDiagram"><a href="#platform:resourcervh1rtlutilcommoncellsrcBasichwMuxOH.vid1-2n.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j">one&#8203;_hot&#8203;_priority&#8203;_encoder</a></li><ul><li><a href="#platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j.ports">Ports</a></li><li id="li-platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j.blockDiagram"><a href="#platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlutilonehot_mux.svid1-3n">onehot&#8203;_mux</a></li><ul><li><a href="#platform:resourcervh1rtlutilonehot_mux.svid1-3n.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlutilonehot_mux.svid1-3n.ports">Ports</a></li><li id="li-platform:resourcervh1rtlutilonehot_mux.svid1-3n.blockDiagram"><a href="#platform:resourcervh1rtlutilonehot_mux.svid1-3n.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f">rrv64&#8203;_cell&#8203;_clkgate</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f.blockDiagram">Block Diagram</a></li></ul><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_core_param_pkg.svid1-14t">rrv64&#8203;_core&#8203;_param&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r">rrv64&#8203;_generic&#8203;_ram</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r.blockDiagram"><a href="#platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r.blockDiagram">Block Diagram</a></li></ul><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderuby_pkg.svid1-15">ruby&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao">sp&#8203;_fifo&#8203;_dat&#8203;_vld&#8203;_output</a></li><ul><li><a href="#platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.blockDiagram"><a href="#platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.blockDiagram">Block Diagram</a></li></ul><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_core_typedef_pkg.svid1-43r">rrv64&#8203;_core&#8203;_typedef&#8203;_pkg</a></li><ul><li><a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_core_typedef_pkg.svid1-43r.functions">Functions</a></li></ul><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_top_macro_pkg.svid1">rrv64&#8203;_top&#8203;_macro&#8203;_pkg</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_top_param_pkg.svid1-7z">rrv64&#8203;_top&#8203;_param&#8203;_pkg</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_top_typedef_pkg.svid1-12c">rrv64&#8203;_top&#8203;_typedef&#8203;_pkg</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_uncore_param_pkg.svid1-ja">rrv64&#8203;_uncore&#8203;_param&#8203;_pkg</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_uncore_typedef_pkg.svid1-3iw">rrv64&#8203;_uncore&#8203;_typedef&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru">usage&#8203;_manager</a></li><ul><li><a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru.parameters">Parameters</a></li><li><a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru.ports">Ports</a></li><li><a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru.instantiations">Instantiations</a></li><li><a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru.functions">Functions</a></li><li><a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru.always-blocks">Always Blocks</a></li><li id="li-platform:resourcervh1rtlutilusage_manager.svid1-ru.blockDiagram"><a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru.blockDiagram">Block Diagram</a></li></ul></ul></ul><div id="dependencies"><h3>Project files overview</h3><img src="_resource_rvh1_rtl_rvh_l1d_rvh_l1d.sv.svg"></div><div id="design_units"><h2>Design Units</h2><p>Project rvh1 has 49 design units.</p><ul><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq">rvh&#8203;_l1d</a></li><li>Module <a href="#platform:resourcervh1rtlutilpriority_encoder.svid1-3b">priority&#8203;_encoder</a></li><li>Package <a href="#platform:resourcervh1rtlriscv_pkg.svid1-2qv">riscv&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz">rvh&#8203;_l1d&#8203;_bank</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb">rvh&#8203;_l1d&#8203;_bank&#8203;_axi&#8203;_arb</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz">rvh&#8203;_l1d&#8203;_bank&#8203;_input&#8203;_arb</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1dincludervh_l1d_pkg.svid1-12v">rvh&#8203;_l1d&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5">rvh&#8203;_l1d&#8203;_ptw&#8203;_replay&#8203;_buffer</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5">rvh&#8203;_l1d&#8203;_stb</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_pkg.svid1-jl">rvh&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h">select&#8203;_two&#8203;_from&#8203;_n&#8203;_valid</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s">std&#8203;_dffr</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20">std&#8203;_dffrve</a></li><li>Package <a href="#platform:resourcervh1rtluop_encoding_pkg.svid1-6i">uop&#8203;_encoding&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlutilcommoncellsrcQueuehwAgeMatrixSelector.vid1-o3">AgeMatrixSelector</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d">generic&#8203;_spram</a></li><li>Module <a href="#platform:resourcervh1rtlutilone_counter.svid1-43">one&#8203;_counter</a></li><li>Module <a href="#platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax">one&#8203;_hot&#8203;_rr&#8203;_arb</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e">rrv2rvh&#8203;_ruby&#8203;_ldmask&#8203;_trans</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s">rrv2rvh&#8203;_ruby&#8203;_stmask&#8203;_trans</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf">rvh&#8203;_l1d&#8203;_dec</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk">rvh&#8203;_l1d&#8203;_ewrq</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr">rvh&#8203;_l1d&#8203;_lst</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr">rvh&#8203;_l1d&#8203;_lsu&#8203;_hit&#8203;_resp</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc">rvh&#8203;_l1d&#8203;_mlfb</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq">rvh&#8203;_l1d&#8203;_mshr</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c">rvh&#8203;_l1d&#8203;_mshr&#8203;_alloc</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w">rvh&#8203;_l1d&#8203;_plru</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a">lru&#8203;_get&#8203;_new&#8203;_line</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w">lru&#8203;_update&#8203;_on&#8203;_hit</a></li><li>Module <a href="#platform:resourcervh1rtlutilmp_fifo.svid1-9d">mp&#8203;_fifo</a></li><li>Module <a href="#platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab">mp&#8203;_fifo&#8203;_ptr&#8203;_output</a></li><li>Module <a href="#platform:resourcervh1rtlutilcommoncellsrcBasichwMuxOH.vid1-2n">MuxOH</a></li><li>Module <a href="#platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j">one&#8203;_hot&#8203;_priority&#8203;_encoder</a></li><li>Module <a href="#platform:resourcervh1rtlutilonehot_mux.svid1-3n">onehot&#8203;_mux</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f">rrv64&#8203;_cell&#8203;_clkgate</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_core_param_pkg.svid1-14t">rrv64&#8203;_core&#8203;_param&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r">rrv64&#8203;_generic&#8203;_ram</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderuby_pkg.svid1-15">ruby&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao">sp&#8203;_fifo&#8203;_dat&#8203;_vld&#8203;_output</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_core_typedef_pkg.svid1-43r">rrv64&#8203;_core&#8203;_typedef&#8203;_pkg</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_top_macro_pkg.svid1">rrv64&#8203;_top&#8203;_macro&#8203;_pkg</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_top_param_pkg.svid1-7z">rrv64&#8203;_top&#8203;_param&#8203;_pkg</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_top_typedef_pkg.svid1-12c">rrv64&#8203;_top&#8203;_typedef&#8203;_pkg</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_uncore_param_pkg.svid1-ja">rrv64&#8203;_uncore&#8203;_param&#8203;_pkg</a></li><li>Package <a href="#platform:resourcervh1rtlrvh_l1drubyincluderrv64_uncore_typedef_pkg.svid1-3iw">rrv64&#8203;_uncore&#8203;_typedef&#8203;_pkg</a></li><li>Module <a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru">usage&#8203;_manager</a></li></ul></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq"><h2>Module rvh&#8203;_l1d</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d.sv</code></p><p>This file depends on: <code>priority_encoder.sv</code>, <code>rvh_pkg.sv</code>, <code>riscv_pkg.sv</code>, <code>rvh_l1d_bank.sv</code>, <code>uop_encoding_pkg.sv</code>, <code>std_dffr.sv</code>, <code>rvh_l1d_stb.sv</code>, <code>std_dffrve.sv</code>, <code>std_dffre.sv</code>, <code>rvh_l1d_bank_axi_arb.sv</code>, <code>rvh_l1d_pkg.sv</code>, <code>rvh_l1d_bank_input_arb.sv</code>, <code>select_two_from_n_valid.sv</code>, <code>rvh_l1d_ptw_replay_buffer.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] logic</td><td><p>LS Pipe -&gt; D$ : Load request</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_io&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_rob&#8203;_tag&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_prd&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] [LDU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_index&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] [L1D_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_offset&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] [L1D_OFFSET_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_vtag&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] [L1D_TAG_WIDTH-1:0] logic</td><td><p>vtag</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>[LSU_ADDR_PIPE_COUNT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_dtlb&#8203;_resp&#8203;_vld&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] logic</td><td><p>LS Pipe -&gt; D$ : DTLB response</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_dtlb&#8203;_resp&#8203;_ppn&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] [PPN_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_dtlb&#8203;_resp&#8203;_excp&#8203;_vld&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_dtlb&#8203;_resp&#8203;_hit&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_dtlb&#8203;_resp&#8203;_miss&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire [LSU_DATA_PIPE_COUNT-1:0] logic</td><td><p>LS Pipe -&gt; D$ : Store request</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_io&#8203;_i</td><td>in</td><td>wire [LSU_DATA_PIPE_COUNT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_is&#8203;_fence&#8203;_i</td><td>in</td><td>wire [LSU_DATA_PIPE_COUNT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_rob&#8203;_tag&#8203;_i</td><td>in</td><td>wire [LSU_DATA_PIPE_COUNT-1:0] [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_prd&#8203;_i</td><td>in</td><td>wire [LSU_DATA_PIPE_COUNT-1:0] [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [LSU_DATA_PIPE_COUNT-1:0] [STU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_paddr&#8203;_i</td><td>in</td><td>wire [LSU_DATA_PIPE_COUNT-1:0] [PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_data&#8203;_i</td><td>in</td><td>wire [LSU_DATA_PIPE_COUNT-1:0] [XLEN-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>[LSU_DATA_PIPE_COUNT-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_ls&#8203;_pipe&#8203;_ld&#8203;_replay&#8203;_valid&#8203;_o</td><td>out</td><td>[LSU_ADDR_PIPE_COUNT-1:0] logic</td><td><p>L1D -&gt; LS Pipe ld replay: 1. mshr full or 2. stb partial hit</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_kill&#8203;_resp&#8203;_i</td><td>in</td><td>wire [LSU_ADDR_PIPE_COUNT-1:0] logic</td><td><p>LS Pipe -&gt; L1D : Kill D-Cache Response</p></td></tr><tr><td>l1d&#8203;_rob&#8203;_wb&#8203;_vld&#8203;_o</td><td>out</td><td>[LSU_ADDR_PIPE_COUNT+LSU_DATA_PIPE_COUNT-1:0] logic</td><td><p>D$ -&gt; ROB : Write Back</p></td></tr><tr><td>l1d&#8203;_rob&#8203;_wb&#8203;_rob&#8203;_tag&#8203;_o</td><td>out</td><td>[LSU_ADDR_PIPE_COUNT+LSU_DATA_PIPE_COUNT-1:0] [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_vld&#8203;_o</td><td>out</td><td>[LSU_ADDR_PIPE_COUNT-1:0] logic</td><td><p>D$ -&gt; Int PRF : Write Back</p></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_tag&#8203;_o</td><td>out</td><td>[LSU_ADDR_PIPE_COUNT-1:0] [INT_PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_data&#8203;_o</td><td>out</td><td>[LSU_ADDR_PIPE_COUNT-1:0] [XLEN-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td><p>ptw walk request port</p></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_id&#8203;_i</td><td>in</td><td>wire [PTW_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_addr&#8203;_i</td><td>in</td><td>wire [PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_resp&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td><p>ptw walk response port</p></td></tr><tr><td>ptw&#8203;_walk&#8203;_resp&#8203;_id&#8203;_o</td><td>out</td><td>[PTW_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_resp&#8203;_pte&#8203;_o</td><td>out</td><td>[PTE_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_resp&#8203;_rdy&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_req&#8203;_arvalid&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_req&#8203;_arready&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_req&#8203;_ar&#8203;_o</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_ar_t</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_req&#8203;_awvalid&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_req&#8203;_awready&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_req&#8203;_aw&#8203;_o</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_aw_t</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_req&#8203;_wvalid&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_req&#8203;_wready&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_req&#8203;_w&#8203;_o</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_w_t</td><td></td></tr><tr><td>l2&#8203;_l1d&#8203;_resp&#8203;_bvalid&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_l1d&#8203;_resp&#8203;_bready&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>l2&#8203;_l1d&#8203;_resp&#8203;_b&#8203;_i</td><td>in</td><td>wire rvh_l1d_pkg::cache_mem_if_b_t</td><td></td></tr><tr><td>l2&#8203;_l1d&#8203;_resp&#8203;_rvalid&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_l1d&#8203;_resp&#8203;_rready&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>l2&#8203;_l1d&#8203;_resp&#8203;_r&#8203;_i</td><td>in</td><td>wire rvh_l1d_pkg::cache_mem_if_r_t</td><td></td></tr><tr><td>rob&#8203;_flush&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>fencei&#8203;_flush&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>fencei&#8203;_flush&#8203;_grant&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.instantiations"><h3>Instantiations</h3><ul><li>U&#8203;_FENCEI&#8203;_STATE&#8203;_REG : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20">std&#8203;_dffrve</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>L1D&#8203;_CACHE&#8203;_BANK&#8203;_INPUT&#8203;_ARB : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz">rvh&#8203;_l1d&#8203;_bank&#8203;_input&#8203;_arb</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>get&#8203;_wb&#8203;_bank&#8203;_id&#8203;_u : <a href="#platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h">select&#8203;_two&#8203;_from&#8203;_n&#8203;_valid</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mlfb&#8203;_wb&#8203;_vld&#8203;_sel : <a href="#platform:resourcervh1rtlutilpriority_encoder.svid1-3b">priority&#8203;_encoder</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>STB&#8203;_U : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5">rvh&#8203;_l1d&#8203;_stb</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>L1D&#8203;_CACHE&#8203;_BANK&#8203;_AXI&#8203;_ARB&#8203;_U : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb">rvh&#8203;_l1d&#8203;_bank&#8203;_axi&#8203;_arb</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>L1D&#8203;_PTW&#8203;_REPLAY&#8203;_BUFFER&#8203;_U : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5">rvh&#8203;_l1d&#8203;_ptw&#8203;_replay&#8203;_buffer</a></li><ul style="list-style-type:none"><li><p>replay buffer for ptw req
replay when the ptw req partial hit in the stb, and the stb needs to evict that stb entry to cache</p></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d.svg"></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.initial-blocks"><h3>Initial Blocks</h3><div class="initial-blocks"><ul><li>unnamed : initial</li></ul></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>case&#8203;_l1d&#8203;_fencei&#8203;_state&#8203;_d : always_comb<ul style="list-style-type:none"><li><div id="platform:resourcervh1rtlrvh_l1drvh_l1d.svid1-3dq.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/rvh_l1d_l1d_fencei_state_q.svg"></div></li></ul></li></ul></div><div class="always-blocks"><ul><li>comb&#8203;_stb&#8203;_l1d&#8203;_arb&#8203;_bank&#8203;_id&#8203;_mask : always_comb<ul style="list-style-type:none"><li><p>stb load bypass -&gt; l1d bank</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>stb store req -&gt; l1d bank</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>ptw walk req -&gt; l1d bank</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>l1d bank resp -&gt; ptw walk</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>And 1 more</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>comb&#8203;_l1d&#8203;_arb&#8203;_bank&#8203;_ld&#8203;_kill&#8203;_resp&#8203;_mid : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_ff<ul style="list-style-type:none"><li><p>And 2 more</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlutilpriority_encoder.svid1-3b"><h2>Module priority&#8203;_encoder</h2><p>This design unit is implemented in <code>priority&#8203;_encoder.sv</code></p><p>This file depends on: <code>one_counter.sv</code></p><div id="platform:resourcervh1rtlutilpriority_encoder.svid1-3b.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlutilpriority_encoder.svid1-3b.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>SEL&#8203;_WIDTH</td><td>unsigned int</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilpriority_encoder.svid1-3b.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>sel&#8203;_i</td><td>in</td><td>wire [SEL_WIDTH-1:0] logic</td><td></td></tr><tr><td>id&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>id&#8203;_o</td><td>out</td><td>[SEL_ID_WIDHT-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlutilpriority_encoder.svid1-3b.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.priority_encoder.svg"></div></div><div class="package" id="platform:resourcervh1rtlriscv_pkg.svid1-2qv"><h2>Package riscv&#8203;_pkg</h2><p>This design unit is implemented in <code>riscv&#8203;_pkg.sv</code></p><p>This file depends on: <code>rvh_pkg.sv</code></p></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz"><h2>Module rvh&#8203;_l1d&#8203;_bank</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_bank.sv</code></p><p>This file depends on: <code>rvh_l1d_lsu_hit_resp.sv</code>, <code>rvh_l1d_lst.sv</code>, <code>rvh_pkg.sv</code>, <code>std_dffe.sv</code>, <code>riscv_pkg.sv</code>, <code>generic_spram.v</code>, <code>rvh_l1d_dec.sv</code>, <code>uop_encoding_pkg.sv</code>, <code>rvh_l1d_ewrq.sv</code>, <code>std_dffr.sv</code>, <code>std_dffrve.sv</code>, <code>std_dffre.sv</code>, <code>rvh_l1d_pkg.sv</code>, <code>rvh_l1d_mlfb.sv</code>, <code>rvh_l1d_plru.sv</code>, <code>rvh_l1d_mshr_alloc.sv</code>, <code>rvh_l1d_mshr.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>BANK&#8203;_ID</td><td>unknown</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td><p>LS_PIPE -&gt; D$ : LD Request</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_rob&#8203;_tag&#8203;_i</td><td>in</td><td>wire [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_prd&#8203;_i</td><td>in</td><td>wire [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [LDU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_idx&#8203;_i</td><td>in</td><td>wire [L1D_BANK_SET_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_offset&#8203;_i</td><td>in</td><td>wire [L1D_BANK_OFFSET_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_vtag&#8203;_i</td><td>in</td><td>wire [L1D_BANK_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_ld&#8203;_rdy&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_kill&#8203;_i</td><td>in</td><td>wire logic</td><td><p>LS_PIPE -&gt; D$ : Kill LD Response</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_rar&#8203;_fail&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td><p>LS_PIPE -&gt; D$ : ST Request</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_io&#8203;_region&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_rob&#8203;_tag&#8203;_i</td><td>in</td><td>wire [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_prd&#8203;_i</td><td>in</td><td>wire [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [STU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_paddr&#8203;_i</td><td>in</td><td>wire [PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_data&#8203;_i</td><td>in</td><td>wire [L1D_STB_DATA_WIDTH -1:0] logic</td><td><p>data from stb</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_data&#8203;_byte&#8203;_mask&#8203;_i</td><td>in</td><td>wire [L1D_STB_DATA_WIDTH/8-1:0] logic</td><td><p>data byte mask from stb</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_raw&#8203;_fail&#8203;_i</td><td>in</td><td>wire logic</td><td><p>LS_PIPE -&gt; D$ : Kill ST Response</p></td></tr><tr><td>dtlb&#8203;_l1d&#8203;_resp&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td><p>DTLB -&gt; D$</p></td></tr><tr><td>dtlb&#8203;_l1d&#8203;_resp&#8203;_excp&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td><p>s1 kill</p></td></tr><tr><td>dtlb&#8203;_l1d&#8203;_resp&#8203;_hit&#8203;_i</td><td>in</td><td>wire logic</td><td><p>s1 kill</p></td></tr><tr><td>dtlb&#8203;_l1d&#8203;_resp&#8203;_ppn&#8203;_i</td><td>in</td><td>wire [PPN_WIDTH-1:0] logic</td><td><p>VIPT, get at s1 if tlb hit</p></td></tr><tr><td>dtlb&#8203;_l1d&#8203;_resp&#8203;_rdy&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_bank&#8203;_ld&#8203;_bypass&#8203;_valid&#8203;_i</td><td>in</td><td>wire logic</td><td><p>STB -&gt; D$ : store buffer load bypass</p></td></tr><tr><td>stb&#8203;_l1d&#8203;_bank&#8203;_ld&#8203;_bypass&#8203;_data&#8203;_i</td><td>in</td><td>wire [XLEN-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_l1d&#8203;_s2&#8203;_kill&#8203;_valid&#8203;_i</td><td>in</td><td>wire logic</td><td><p>s2 kill</p><ol><li><p>kill load miss new mshr and load hit resp at s2</p></li><li><p>stb part hit, replay the load and kill the load in l1d bank</p></li></ol></td></tr><tr><td>l1d&#8203;_ls&#8203;_pipe&#8203;_replay&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td><p>D$ -&gt; LSQ, mshr full replay</p></td></tr><tr><td>l1d&#8203;_ls&#8203;_pipe&#8203;_mshr&#8203;_full&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>l1d&#8203;_rob&#8203;_wb&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td><p>D$ -&gt; ROB : Write Back</p></td></tr><tr><td>l1d&#8203;_rob&#8203;_wb&#8203;_rob&#8203;_tag&#8203;_o</td><td>out</td><td>[ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td><p>D$ -&gt; Int PRF : Write Back</p></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_tag&#8203;_o</td><td>out</td><td>[PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_data&#8203;_o</td><td>out</td><td>[XLEN-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_vld&#8203;_from&#8203;_mlfb&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_rdy&#8203;_from&#8203;_mlfb&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td><p>PTW -&gt; D$ : Request</p></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_id&#8203;_i</td><td>in</td><td>wire [PTW_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_addr&#8203;_i</td><td>in</td><td>wire [PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_ptw&#8203;_walk&#8203;_req&#8203;_rdy&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_resp&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td><p>PTW -&gt; D$ : Response</p></td></tr><tr><td>ptw&#8203;_walk&#8203;_resp&#8203;_id&#8203;_o</td><td>out</td><td>[PTW_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_resp&#8203;_pte&#8203;_o</td><td>out</td><td>[PTE_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_resp&#8203;_rdy&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_arvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_arready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_ar</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_ar_t</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_awvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_awready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_aw</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_aw_t</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_wready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_w</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_w_t</td><td></td></tr><tr><td>l2&#8203;_resp&#8203;_if&#8203;_bvalid</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_resp&#8203;_if&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>l2&#8203;_resp&#8203;_if&#8203;_b</td><td>in</td><td>wire rvh_l1d_pkg::cache_mem_if_b_t</td><td></td></tr><tr><td>l2&#8203;_resp&#8203;_if&#8203;_rvalid</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_resp&#8203;_if&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>l2&#8203;_resp&#8203;_if&#8203;_r</td><td>in</td><td>wire rvh_l1d_pkg::cache_mem_if_r_t</td><td></td></tr><tr><td>l1d&#8203;_lsu&#8203;_invld&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td><p>L1D-&gt; LSU : evict or snooped // move to l1d, not in bank</p></td></tr><tr><td>l1d&#8203;_lsu&#8203;_invld&#8203;_tag&#8203;_o</td><td>out</td><td>[PADDR_WIDTH-1:0] logic</td><td><p>tag+bankid</p></td></tr><tr><td>rob&#8203;_flush&#8203;_i</td><td>in</td><td>wire logic</td><td><p>kill all the load in pipeline, and mark all the load miss in mshr &quot;no resp&quot;</p></td></tr><tr><td>fencei&#8203;_flush&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td><p>make all dirty line into clean, write back dirty line</p></td></tr><tr><td>fencei&#8203;_flush&#8203;_grant&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.instantiations"><h3>Instantiations</h3><ul><li>l1dc&#8203;_dec&#8203;_u : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf">rvh&#8203;_l1d&#8203;_dec</a></li><ul style="list-style-type:none"><li><p>req decode</p></li></ul></ul><ul><li>rvh1&#8203;_l1d&#8203;_lsu&#8203;_hit&#8203;_resp&#8203;_u : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr">rvh&#8203;_l1d&#8203;_lsu&#8203;_hit&#8203;_resp</a></li><ul style="list-style-type:none"><li><p>assign l1d_lsu_req_type_dec_o = (refill_bank_internal_hsk &amp; refill_req.is_ld) ? refill_req.req_type_dec : cur.s2.req_type_dec;</p></li></ul></ul><ul><li>rvh&#8203;_l1d&#8203;_mshr&#8203;_alloc&#8203;_u : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c">rvh&#8203;_l1d&#8203;_mshr&#8203;_alloc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>MSHR : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq">rvh&#8203;_l1d&#8203;_mshr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_RRV64&#8203;_L1D&#8203;_MLFB : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc">rvh&#8203;_l1d&#8203;_mlfb</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>EWRQ : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk">rvh&#8203;_l1d&#8203;_ewrq</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_L1D&#8203;_LST : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr">rvh&#8203;_l1d&#8203;_lst</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_RRV64&#8203;_L1D&#8203;_PLRU : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w">rvh&#8203;_l1d&#8203;_plru</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_L1D&#8203;_BANK&#8203;_FENCEI&#8203;_STATE&#8203;_REG : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20">std&#8203;_dffrve</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_L1D&#8203;_BANK&#8203;_FENCEI&#8203;_WAY&#8203;_IDX&#8203;_REG : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_L1D&#8203;_BANK&#8203;_FENCEI&#8203;_SET&#8203;_IDX&#8203;_REG : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STG&#8203;_VALID&#8203;_REG&#8203;_S1 : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s">std&#8203;_dffr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STG&#8203;_DAT&#8203;_REG&#8203;_S1 : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STG&#8203;_VALID&#8203;_REG&#8203;_S2 : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s">std&#8203;_dffr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STG&#8203;_DAT&#8203;_REG&#8203;_S2 : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_bank.svg"></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>case&#8203;_l1d&#8203;_bank&#8203;_fencei&#8203;_flush&#8203;_state&#8203;_d : always_comb<ul style="list-style-type:none"><li><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank.svid1-5cz.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/rvh_l1d_bank_l1d_bank_fencei_flush_state_q.svg"></div></li></ul></li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb"><h2>Module rvh&#8203;_l1d&#8203;_bank&#8203;_axi&#8203;_arb</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_bank&#8203;_axi&#8203;_arb.sv</code></p><p>This file depends on: <code>rvh_l1d_pkg.sv</code>, <code>rvh_pkg.sv</code>, <code>uop_encoding_pkg.sv</code>, <code>one_hot_rr_arb.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>INPUT&#8203;_PORT&#8203;_NUM</td><td>unknown</td><td>L1D_BANK_ID_NUM</td><td></td></tr><tr><td>INPUT&#8203;_PORT&#8203;_NUM&#8203;_INDEX&#8203;_WIDTH</td><td>unknown</td><td>$clog2(INPUT_PORT_NUM)</td><td></td></tr><tr><td>RESP&#8203;_PORT&#8203;_SELECT&#8203;_BID&#8203;_LSB</td><td>unknown</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_arvalid</td><td>in</td><td>wire [INPUT_PORT_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_arready</td><td>out</td><td>[INPUT_PORT_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_ar</td><td>in</td><td>wire [INPUT_PORT_NUM-1:0] rvh_l1d_pkg::cache_mem_if_ar_t</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_awvalid</td><td>in</td><td>wire [INPUT_PORT_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_awready</td><td>out</td><td>[INPUT_PORT_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_aw</td><td>in</td><td>wire [INPUT_PORT_NUM-1:0] rvh_l1d_pkg::cache_mem_if_aw_t</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_wvalid</td><td>in</td><td>wire [INPUT_PORT_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_wready</td><td>out</td><td>[INPUT_PORT_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_w</td><td>in</td><td>wire [INPUT_PORT_NUM-1:0] rvh_l1d_pkg::cache_mem_if_w_t</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_bvalid</td><td>out</td><td>[INPUT_PORT_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_bready</td><td>in</td><td>wire [INPUT_PORT_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_b</td><td>out</td><td>[INPUT_PORT_NUM-1:0] rvh_l1d_pkg::cache_mem_if_b_t</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_rvalid</td><td>out</td><td>[INPUT_PORT_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_rready</td><td>in</td><td>wire [INPUT_PORT_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_axi&#8203;_arb&#8203;_r</td><td>out</td><td>[INPUT_PORT_NUM-1:0] rvh_l1d_pkg::cache_mem_if_r_t</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_arvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_arready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_ar</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_ar_t</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_awvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_awready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_aw</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_aw_t</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_wready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_w</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_w_t</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_bvalid</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_b</td><td>in</td><td>wire rvh_l1d_pkg::cache_mem_if_b_t</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_rvalid</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_arb&#8203;_l2&#8203;_r</td><td>in</td><td>wire rvh_l1d_pkg::cache_mem_if_r_t</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.instantiations"><h3>Instantiations</h3><ul><li>ar&#8203;_rr&#8203;_arb&#8203;_u : <a href="#platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax">one&#8203;_hot&#8203;_rr&#8203;_arb</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>aw&#8203;_rr&#8203;_arb&#8203;_u : <a href="#platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax">one&#8203;_hot&#8203;_rr&#8203;_arb</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>w&#8203;_rr&#8203;_arb&#8203;_u : <a href="#platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax">one&#8203;_hot&#8203;_rr&#8203;_arb</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_bank_axi_arb.svg"></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_axi_arb.svid1-fb.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>ar&#8203;_control&#8203;_signal : always_comb<ul style="list-style-type:none"><li><p>1.2 control signals</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>aw&#8203;_control&#8203;_signal : always_comb</li></ul></div><div class="always-blocks"><ul><li>w&#8203;_control&#8203;_signal : always_comb</li></ul></div><div class="always-blocks"><ul><li>r&#8203;_control&#8203;_signal : always_comb<ul style="list-style-type:none"><li><ol><li><p>l1d bank slave ports
2.1 control signals</p></li></ol></li></ul></li></ul></div><div class="always-blocks"><ul><li>b&#8203;_control&#8203;_signal : always_comb</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz"><h2>Module rvh&#8203;_l1d&#8203;_bank&#8203;_input&#8203;_arb</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_bank&#8203;_input&#8203;_arb.sv</code></p><p>This file depends on: <code>rvh_l1d_pkg.sv</code>, <code>rrv2rvh_ruby_stmask_trans.sv</code>, <code>rvh_pkg.sv</code>, <code>riscv_pkg.sv</code>, <code>uop_encoding_pkg.sv</code>, <code>one_hot_rr_arb.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>N&#8203;_ARB&#8203;_LD&#8203;_IN&#8203;_PORT</td><td>unsigned int</td><td>LSU_ADDR_PIPE_COUNT</td><td></td></tr><tr><td>N&#8203;_ARB&#8203;_ST&#8203;_IN&#8203;_PORT</td><td>unsigned int</td><td>1</td><td><p>if without stb: LSU_DATA_PIPE_COUNT,</p></td></tr><tr><td>N&#8203;_ARB&#8203;_ST&#8203;_IN&#8203;_PORT&#8203;_W</td><td>unsigned int</td><td>N_ARB_ST_IN_PORT &gt; 1 ? $clog2(N_ARB_ST_IN_PORT) : 1</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] logic</td><td><p>LS Pipe -&gt; D$ : Load request</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_io&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_rob&#8203;_tag&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_prd&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] [LDU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_idx&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] [L1D_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_offset&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] [L1D_OFFSET_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_vtag&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] [L1D_TAG_WIDTH-1:0] logic</td><td><p>vtag</p></td></tr><tr><td>stb&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_rdy&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] logic</td><td><p>need stb ready to cache to make sure the hsk is done</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>[N_ARB_LD_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_hit&#8203;_bank&#8203;_id&#8203;_o</td><td>out</td><td>[N_ARB_LD_IN_PORT-1:0] [L1D_BANK_ID_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_dtlb&#8203;_resp&#8203;_vld&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] logic</td><td><p>LS Pipe -&gt; D$ : DTLB response</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_dtlb&#8203;_resp&#8203;_ppn&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] [PPN_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_dtlb&#8203;_resp&#8203;_excp&#8203;_vld&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_dtlb&#8203;_resp&#8203;_hit&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_dtlb&#8203;_resp&#8203;_miss&#8203;_i</td><td>in</td><td>wire [N_ARB_LD_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire [N_ARB_ST_IN_PORT-1:0] logic</td><td><p>LS Pipe -&gt; D$ : Store request</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_io&#8203;_i</td><td>in</td><td>wire [N_ARB_ST_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_rob&#8203;_tag&#8203;_i</td><td>in</td><td>wire [N_ARB_ST_IN_PORT-1:0] [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_prd&#8203;_i</td><td>in</td><td>wire [N_ARB_ST_IN_PORT-1:0] [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [N_ARB_ST_IN_PORT-1:0] [STU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_paddr&#8203;_i</td><td>in</td><td>wire [N_ARB_ST_IN_PORT-1:0] [PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_data&#8203;_i</td><td>in</td><td>wire [N_ARB_ST_IN_PORT-1:0] [XLEN-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>[N_ARB_ST_IN_PORT-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_ld&#8203;_req&#8203;_vld&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_ld&#8203;_req&#8203;_rob&#8203;_tag&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_ld&#8203;_req&#8203;_prd&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_ld&#8203;_req&#8203;_opcode&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [LDU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_ld&#8203;_req&#8203;_idx&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [L1D_BANK_SET_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_ld&#8203;_req&#8203;_offset&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [L1D_BANK_OFFSET_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_ld&#8203;_req&#8203;_vtag&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [L1D_BANK_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_stb&#8203;_ld&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_ld&#8203;_req&#8203;_rdy&#8203;_i</td><td>in</td><td>wire [L1D_BANK_ID_NUM-1:0] logic</td><td></td></tr><tr><td>dtlb&#8203;_l1d&#8203;_resp&#8203;_vld&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] logic</td><td></td></tr><tr><td>dtlb&#8203;_l1d&#8203;_resp&#8203;_excp&#8203;_vld&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] logic</td><td><p>s1 kill</p></td></tr><tr><td>dtlb&#8203;_l1d&#8203;_resp&#8203;_hit&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] logic</td><td><p>s1 kill</p></td></tr><tr><td>dtlb&#8203;_l1d&#8203;_resp&#8203;_ppn&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [PPN_WIDTH-1:0] logic</td><td><p>VIPT, get at s1 if tlb hit</p></td></tr><tr><td>dtlb&#8203;_l1d&#8203;_resp&#8203;_rdy&#8203;_i</td><td>in</td><td>wire [L1D_BANK_ID_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_st&#8203;_req&#8203;_vld&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_st&#8203;_req&#8203;_io&#8203;_region&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_st&#8203;_req&#8203;_rob&#8203;_tag&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_st&#8203;_req&#8203;_prd&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_st&#8203;_req&#8203;_opcode&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [STU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_st&#8203;_req&#8203;_paddr&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_bank&#8203;_st&#8203;_req&#8203;_data&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [L1D_STB_DATA_WIDTH -1:0] logic</td><td><p>data from stb</p></td></tr><tr><td>l1d&#8203;_bank&#8203;_st&#8203;_req&#8203;_data&#8203;_byte&#8203;_mask&#8203;_o</td><td>out</td><td>[L1D_BANK_ID_NUM-1:0] [L1D_STB_DATA_WIDTH/8-1:0] logic</td><td><p>data byte mask from stb</p></td></tr><tr><td>l1d&#8203;_bank&#8203;_st&#8203;_req&#8203;_rdy&#8203;_i</td><td>in</td><td>wire [L1D_BANK_ID_NUM-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_bank_input_arb.svg"></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_bank_input_arb.svid1-1kz.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div><div class="always-blocks"><ul><li>lsu&#8203;_ld&#8203;_req&#8203;_to&#8203;_cache&#8203;_bank&#8203;_router : always_comb</li></ul></div><div class="always-blocks"><ul><li>lsu&#8203;_st&#8203;_req&#8203;_to&#8203;_cache&#8203;_bank&#8203;_router : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>And 2 more</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><ol><li><p>tlb resp, 1cycle later than req</p></li></ol></li></ul></li></ul></div></div></div><div class="package" id="platform:resourcervh1rtlrvh_l1dincludervh_l1d_pkg.svid1-12v"><h2>Package rvh&#8203;_l1d&#8203;_pkg</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_pkg.sv</code></p><p>This file depends on: <code>rvh_pkg.sv</code>, <code>uop_encoding_pkg.sv</code></p></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5"><h2>Module rvh&#8203;_l1d&#8203;_ptw&#8203;_replay&#8203;_buffer</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_ptw&#8203;_replay&#8203;_buffer.sv</code></p><p>This file depends on: <code>std_dffre.sv</code>, <code>rvh_l1d_pkg.sv</code>, <code>rvh_pkg.sv</code>, <code>std_dffe.sv</code>, <code>riscv_pkg.sv</code>, <code>uop_encoding_pkg.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>REPLAY&#8203;_LATENCY</td><td>unsigned int</td><td>4</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_id&#8203;_i</td><td>in</td><td>wire [PTW_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_addr&#8203;_i</td><td>in</td><td>wire [PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_resp&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_resp&#8203;_rdy&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_ptw&#8203;_replay&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_replay&#8203;_req&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_replay&#8203;_req&#8203;_id&#8203;_o</td><td>out</td><td>[PTW_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_replay&#8203;_req&#8203;_paddr&#8203;_o</td><td>out</td><td>[PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_replay&#8203;_req&#8203;_rdy&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5.instantiations"><h3>Instantiations</h3><ul><li>U&#8203;_PTW&#8203;_REQ&#8203;_BUFFER&#8203;_VALID : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_PTW&#8203;_REQ&#8203;_BUFFER&#8203;_REPLAY&#8203;_PENDING : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_PTW&#8203;_REQ&#8203;_BUFFER : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_REPLAY&#8203;_COUNTER : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ptw_replay_buffer.svid1-a5.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_ptw_replay_buffer.svg"></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5"><h2>Module rvh&#8203;_l1d&#8203;_stb</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_stb.sv</code></p><p>This file depends on: <code>rvh_pkg.sv</code>, <code>std_dffe.sv</code>, <code>riscv_pkg.sv</code>, <code>uop_encoding_pkg.sv</code>, <code>AgeMatrixSelector.v</code>, <code>std_dffr.sv</code>, <code>one_counter.sv</code>, <code>std_dffre.sv</code>, <code>std_dffrve.sv</code>, <code>rvh_l1d_pkg.sv</code>, <code>rrv2rvh_ruby_ldmask_trans.sv</code>, <code>rrv2rvh_ruby_stmask_trans.sv</code>, <code>select_two_from_n_valid.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>N&#8203;_STB</td><td>unsigned int</td><td>8</td><td></td></tr><tr><td>N&#8203;_STB&#8203;_ST&#8203;_IN&#8203;_PORT</td><td>unsigned int</td><td>2</td><td></td></tr><tr><td>N&#8203;_STB&#8203;_LD&#8203;_IN&#8203;_PORT</td><td>unsigned int</td><td>2</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_st&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire [N_STB_ST_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_is&#8203;_fence&#8203;_i</td><td>in</td><td>wire [N_STB_ST_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_st&#8203;_req&#8203;_rob&#8203;_tag&#8203;_i</td><td>in</td><td>wire [N_STB_ST_IN_PORT-1:0] [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_st&#8203;_req&#8203;_prd&#8203;_i</td><td>in</td><td>wire [N_STB_ST_IN_PORT-1:0] [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_st&#8203;_req&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [N_STB_ST_IN_PORT-1:0] [STU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_st&#8203;_req&#8203;_paddr&#8203;_i</td><td>in</td><td>wire [N_STB_ST_IN_PORT-1:0] [PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_st&#8203;_req&#8203;_data&#8203;_i</td><td>in</td><td>wire [N_STB_ST_IN_PORT-1:0] [XLEN-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_st&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>[N_STB_ST_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_ld&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] logic</td><td><p>LS_PIPE -&gt; STB : LD Request</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_ld&#8203;_req&#8203;_rob&#8203;_tag&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] [ROB_TAG_WIDTH-1:0] logic</td><td><p>input  logic N_STB_LD_IN_PORT-1:0                         ls_pipe_stb_ld_req_io_i,</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_ld&#8203;_req&#8203;_prd&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_ld&#8203;_req&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] [LDU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_ld&#8203;_req&#8203;_idx&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] [L1D_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_ld&#8203;_req&#8203;_offset&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] [L1D_OFFSET_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_ld&#8203;_req&#8203;_vtag&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] [L1D_TAG_WIDTH-1:0] logic</td><td><p>vtag</p></td></tr><tr><td>l1d&#8203;_stb&#8203;_st&#8203;_req&#8203;_rdy&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] logic</td><td><p>stb need l1d bank rdy to hsk</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_ld&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>[N_STB_LD_IN_PORT-1:0] logic</td><td></td></tr><tr><td>kill&#8203;_ld&#8203;_req&#8203;_i</td><td>in</td><td>wire logic</td><td><p>core pipeline flush, kill load req in pipe</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_dtlb&#8203;_resp&#8203;_vld&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] logic</td><td><p>LS Pipe -&gt; STB : DTLB response</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_dtlb&#8203;_resp&#8203;_ppn&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] [PPN_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_dtlb&#8203;_resp&#8203;_excp&#8203;_vld&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_dtlb&#8203;_resp&#8203;_hit&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_stb&#8203;_dtlb&#8203;_resp&#8203;_miss&#8203;_i</td><td>in</td><td>wire [N_STB_LD_IN_PORT-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_rob&#8203;_wb&#8203;_vld&#8203;_o</td><td>out</td><td>[N_STB_LD_IN_PORT+N_STB_ST_IN_PORT-1:0] logic</td><td><p>STB -&gt; ROB : Write Back</p></td></tr><tr><td>stb&#8203;_rob&#8203;_wb&#8203;_rob&#8203;_tag&#8203;_o</td><td>out</td><td>[N_STB_LD_IN_PORT+N_STB_ST_IN_PORT-1:0] [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_int&#8203;_prf&#8203;_wb&#8203;_vld&#8203;_o</td><td>out</td><td>[N_STB_LD_IN_PORT-1:0] logic</td><td><p>STB -&gt; Int PRF : Write Back</p></td></tr><tr><td>stb&#8203;_int&#8203;_prf&#8203;_wb&#8203;_tag&#8203;_o</td><td>out</td><td>[N_STB_LD_IN_PORT-1:0] [INT_PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_int&#8203;_prf&#8203;_wb&#8203;_data&#8203;_o</td><td>out</td><td>[N_STB_LD_IN_PORT-1:0] [XLEN-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_arb&#8203;_bank&#8203;_id&#8203;_o</td><td>out</td><td>[N_STB_LD_IN_PORT-1:0] [L1D_BANK_ID_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_st&#8203;_req&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td><p>STB -&gt; D$ Pipeline : ST Request</p></td></tr><tr><td>stb&#8203;_l1d&#8203;_st&#8203;_req&#8203;_rob&#8203;_tag&#8203;_o</td><td>out</td><td>[ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_st&#8203;_req&#8203;_prd&#8203;_o</td><td>out</td><td>[PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_st&#8203;_req&#8203;_opcode&#8203;_o</td><td>out</td><td>[STU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_st&#8203;_req&#8203;_paddr&#8203;_o</td><td>out</td><td>[PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_st&#8203;_req&#8203;_data&#8203;_o</td><td>out</td><td>[L1D_STB_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_st&#8203;_req&#8203;_data&#8203;_byte&#8203;_mask&#8203;_o</td><td>out</td><td>[L1D_STB_DATA_WIDTH/8-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_st&#8203;_req&#8203;_rdy&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td><p>PTW -&gt; D$ : Request</p></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_id&#8203;_i</td><td>in</td><td>wire [PTW_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_addr&#8203;_i</td><td>in</td><td>wire [PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_l1d&#8203;_req&#8203;_rdy&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ptw&#8203;_walk&#8203;_req&#8203;_rdy&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_in&#8203;_fence&#8203;_busy&#8203;_o</td><td>out</td><td>logic</td><td><p>stb in fence flush state</p></td></tr><tr><td>stb&#8203;_l1d&#8203;_ld&#8203;_partial&#8203;_hit&#8203;_replay&#8203;_o</td><td>out</td><td>[N_STB_LD_IN_PORT-1:0] logic</td><td><p>stb ld partial hit: replay the load</p></td></tr><tr><td>stb&#8203;_l1d&#8203;_ptw&#8203;_partial&#8203;_hit&#8203;_replay&#8203;_o</td><td>out</td><td>logic</td><td><p>stb ptw partial hit: replay the ptw</p></td></tr><tr><td>fencei&#8203;_flush&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td><p>fencei, need to firstly evict all stb entries to cache bank</p></td></tr><tr><td>fencei&#8203;_flush&#8203;_rdy&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>fencei&#8203;_flush&#8203;_done&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.instantiations"><h3>Instantiations</h3><ul><li>free&#8203;_stb&#8203;_entry&#8203;_num&#8203;_counter&#8203;_u : <a href="#platform:resourcervh1rtlutilone_counter.svid1-43">one&#8203;_counter</a></li><ul style="list-style-type:none"><li><p>s0.2 calulate free stb entry number, comb logic</p></li></ul></ul><ul><li>higher&#8203;_priority&#8203;_than&#8203;_s0&#8203;_1&#8203;_st&#8203;_req&#8203;_in&#8203;_pipeline&#8203;_num&#8203;_counter&#8203;_u : <a href="#platform:resourcervh1rtlutilone_counter.svid1-43">one&#8203;_counter</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>select&#8203;_new&#8203;_stb&#8203;_entry&#8203;_idx&#8203;_u : <a href="#platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h">select&#8203;_two&#8203;_from&#8203;_n&#8203;_valid</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stb&#8203;_entry&#8203;_age&#8203;_matrix&#8203;_for&#8203;_at&#8203;_once&#8203;_evict&#8203;_u : <a href="#platform:resourcervh1rtlutilcommoncellsrcQueuehwAgeMatrixSelector.vid1-o3">AgeMatrixSelector</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stb&#8203;_entry&#8203;_age&#8203;_matrix&#8203;_for&#8203;_common&#8203;_evict&#8203;_u : <a href="#platform:resourcervh1rtlutilcommoncellsrcQueuehwAgeMatrixSelector.vid1-o3">AgeMatrixSelector</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_FLUSH&#8203;_REQ&#8203;_ROB&#8203;_TAG&#8203;_REG : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_ST&#8203;_EVICT&#8203;_STATE&#8203;_REG : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20">std&#8203;_dffrve</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_stb.svg"></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>comb&#8203;_s1&#8203;_upd&#8203;_stb&#8203;_entry&#8203;_select : always_comb<ul style="list-style-type:none"><li><p>s1.2 if st req hit: select the hit entry idx, merge and gen new stb entry to update stb
s1.2.0 upd stb select</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>comb&#8203;_stb&#8203;_entry&#8203;_nxt&#8203;_clr&#8203;_ena : always_comb</li></ul></div><div class="always-blocks"><ul><li>comb&#8203;_stb&#8203;_input&#8203;_port&#8203;_idx&#8203;_per&#8203;_new&#8203;_stb&#8203;_entry : always_comb</li></ul></div><div class="always-blocks"><ul><li>comb&#8203;_stb&#8203;_input&#8203;_port&#8203;_idx&#8203;_per&#8203;_upd&#8203;_stb&#8203;_entry : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>s2.1 compare the ld req byte mask against the hit stb entries found at s1
s2.1.0 select the hit stb entry</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>comb&#8203;_stb&#8203;_entry&#8203;_evict&#8203;_at&#8203;_once&#8203;_nxt&#8203;_mid : always_comb</li></ul></div><div class="always-blocks"><ul><li>case&#8203;_stb&#8203;_evict&#8203;_state&#8203;_d : always_comb<ul style="list-style-type:none"><li><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_stb.svid1-4y5.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/rvh_l1d_stb_stb_evict_state_q.svg"></div></li></ul></li></ul></div><div class="always-blocks"><ul><li>comb&#8203;_select&#8203;_out&#8203;_selected&#8203;_stb&#8203;_entry : always_comb<ul style="list-style-type:none"><li><p>output of fsm, stb evict output to l1d bank</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>comb&#8203;_select&#8203;_out&#8203;_in&#8203;_age&#8203;_stb&#8203;_entry : always_comb</li></ul></div><div class="always-blocks"><ul><li>comb&#8203;_stb&#8203;_evict&#8203;_state&#8203;_fsm&#8203;_output : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>dff stb_evict_state</p></li></ul></li></ul></div></div></div><div class="package" id="platform:resourcervh1rtlrvh_pkg.svid1-jl"><h2>Package rvh&#8203;_pkg</h2><p>This design unit is implemented in <code>rvh&#8203;_pkg.sv</code></p></div><div class="module" id="platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h"><h2>Module select&#8203;_two&#8203;_from&#8203;_n&#8203;_valid</h2><p>This design unit is implemented in <code>select&#8203;_two&#8203;_from&#8203;_n&#8203;_valid.sv</code></p><p>This file depends on: <code>priority_encoder.sv</code></p><div id="platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>SEL&#8203;_WIDTH</td><td>unsigned int</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>sel&#8203;_i</td><td>in</td><td>wire [SEL_WIDTH-1:0] logic</td><td></td></tr><tr><td>first&#8203;_id&#8203;_needed&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>second&#8203;_id&#8203;_needed&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>first&#8203;_id&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>second&#8203;_id&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>first&#8203;_id&#8203;_o</td><td>out</td><td>[SEL_ID_WIDHT-1:0] logic</td><td></td></tr><tr><td>second&#8203;_id&#8203;_o</td><td>out</td><td>[SEL_ID_WIDHT-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h.instantiations"><h3>Instantiations</h3><ul><li>first&#8203;_vld&#8203;_sel&#8203;_u : <a href="#platform:resourcervh1rtlutilpriority_encoder.svid1-3b">priority&#8203;_encoder</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>second&#8203;_vld&#8203;_sel&#8203;_u : <a href="#platform:resourcervh1rtlutilpriority_encoder.svid1-3b">priority&#8203;_encoder</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlutilselect_two_from_n_valid.svid1-5h.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.select_two_from_n_valid.svg"></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s"><h2>Module std&#8203;_dffr</h2><p>This design unit is implemented in <code>std&#8203;_dffr.sv</code></p><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rstn</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>d</td><td>in</td><td>wire [WIDTH-1:0] logic</td><td></td></tr><tr><td>q</td><td>out</td><td>wire [WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.std_dffr.svg"></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x"><h2>Module std&#8203;_dffre</h2><p>This design unit is implemented in <code>std&#8203;_dffre.sv</code></p><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rstn</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>en</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>d</td><td>in</td><td>wire [WIDTH-1:0] logic</td><td></td></tr><tr><td>q</td><td>out</td><td>wire [WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.std_dffre.svg"></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20"><h2>Module std&#8203;_dffrve</h2><p>This design unit is implemented in <code>std&#8203;_dffrve.sv</code></p><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rstn</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst&#8203;_val</td><td>in</td><td>wire [WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>d</td><td>in</td><td>wire [WIDTH-1:0] logic</td><td></td></tr><tr><td>q</td><td>out</td><td>wire [WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.std_dffrve.svg"></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffrve.svid1-20.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="package" id="platform:resourcervh1rtluop_encoding_pkg.svid1-6i"><h2>Package uop&#8203;_encoding&#8203;_pkg</h2><p>This design unit is implemented in <code>uop&#8203;_encoding&#8203;_pkg.sv</code></p></div><div class="module" id="platform:resourcervh1rtlutilcommoncellsrcQueuehwAgeMatrixSelector.vid1-o3"><h2>Module AgeMatrixSelector</h2><p>This design unit is implemented in <code>AgeMatrixSelector.v</code></p><p>This file depends on: <code>MuxOH.v</code></p><div id="platform:resourcervh1rtlutilcommoncellsrcQueuehwAgeMatrixSelector.vid1-o3.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.AgeMatrixSelector.svg"></div><div id="platform:resourcervh1rtlutilcommoncellsrcQueuehwAgeMatrixSelector.vid1-o3.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>age&#8203;_matrix&#8203;_vld&#8203;_dff : always</li></ul></div><div class="always-blocks"><ul><li>age&#8203;_matrix&#8203;_dependency&#8203;_dff : always</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d"><h2>Module generic&#8203;_spram</h2><p>This design unit is implemented in <code>generic&#8203;_spram.v</code></p><p>This file depends on: <code>rrv64_generic_ram.v</code></p><div id="platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d.description"><h3>Description</h3><p>`ifndef SYNTHESIS</p></div><div id="platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>RAM&#8203;_LATENCY</td><td>unknown</td><td>1</td><td></td></tr><tr><td>RESET</td><td>unknown</td><td>0</td><td></td></tr><tr><td>RESET&#8203;_HIGH</td><td>unknown</td><td>0</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d.instantiations"><h3>Instantiations</h3><ul><li>generic&#8203;_ram&#8203;_u : <a href="#platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r">rrv64&#8203;_generic&#8203;_ram</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1dwrappergeneric_spram.vid1-5d.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.generic_spram.svg"></div></div><div class="module" id="platform:resourcervh1rtlutilone_counter.svid1-43"><h2>Module one&#8203;_counter</h2><p>This design unit is implemented in <code>one&#8203;_counter.sv</code></p><div id="platform:resourcervh1rtlutilone_counter.svid1-43.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlutilone_counter.svid1-43.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>DATA&#8203;_WIDTH</td><td>unsigned int</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilone_counter.svid1-43.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>data&#8203;_i</td><td>in</td><td>wire [DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>cnt&#8203;_o</td><td>out</td><td>[CNT_WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlutilone_counter.svid1-43.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.one_counter.svg"></div><div id="platform:resourcervh1rtlutilone_counter.svid1-43.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax"><h2>Module one&#8203;_hot&#8203;_rr&#8203;_arb</h2><p>This design unit is implemented in <code>one&#8203;_hot&#8203;_rr&#8203;_arb.sv</code></p><p>This file depends on: <code>one_counter.sv</code>, <code>one_hot_priority_encoder.sv</code></p><div id="platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>N&#8203;_INPUT</td><td>unknown</td><td>2</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>req&#8203;_i</td><td>in</td><td>wire [N_INPUT-1:0] logic</td><td></td></tr><tr><td>grt&#8203;_o</td><td>out</td><td>[N_INPUT-1:0] logic</td><td></td></tr><tr><td>grt&#8203;_idx&#8203;_o</td><td>out</td><td>[N_INPUT_WIDTH-1:0] logic</td><td></td></tr><tr><td>rstn</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.instantiations"><h3>Instantiations</h3><ul><li>biased&#8203;_one&#8203;_hot&#8203;_priority&#8203;_encoder&#8203;_u : <a href="#platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j">one&#8203;_hot&#8203;_priority&#8203;_encoder</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>oh&#8203;_to&#8203;_idx&#8203;_u : <a href="#platform:resourcervh1rtlutilone_counter.svid1-43">one&#8203;_counter</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.one_hot_rr_arb.svg"></div><div id="platform:resourcervh1rtlutilone_hot_rr_arb.svid1-ax.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>reorder&#8203;_req&#8203;_for&#8203;_sel : always_comb</li></ul></div><div class="always-blocks"><ul><li>reverse&#8203;_reordered&#8203;_selected&#8203;_req : always_comb</li></ul></div><div class="always-blocks"><ul><li>dereorder&#8203;_sel&#8203;_for&#8203;_output : always_comb</li></ul></div><div class="always-blocks"><ul><li>reverse&#8203;_reversed&#8203;_dereordered&#8203;_selected&#8203;_req : always_comb</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e"><h2>Module rrv2rvh&#8203;_ruby&#8203;_ldmask&#8203;_trans</h2><p>This design unit is implemented in <code>rrv2rvh&#8203;_ruby&#8203;_ldmask&#8203;_trans.sv</code></p><p>This file depends on: <code>rvh_l1d_pkg.sv</code>, <code>ruby_pkg.sv</code>, <code>rvh_pkg.sv</code>, <code>rvh_l1d_dec.sv</code>, <code>uop_encoding_pkg.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e.description"><h3>Description</h3><p>translate rrv64 ruby tester req info to rvh l1d
trans ruby ld req to line req</p></div><div id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>ld&#8203;_offset&#8203;_i</td><td>in</td><td>wire [L1D_OFFSET_WIDTH-1:0] logic</td><td></td></tr><tr><td>ld&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [LDU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_data&#8203;_byte&#8203;_mask&#8203;_o</td><td>out</td><td>[L1D_STB_DATA_WIDTH/8-1:0] logic</td><td><p>data byte mask from stb</p></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e.instantiations"><h3>Instantiations</h3><ul><li>l1dc&#8203;_dec&#8203;_ruby&#8203;_rvh&#8203;_trans&#8203;_u : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf">rvh&#8203;_l1d&#8203;_dec</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_ldmask_trans.svid1-4e.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rrv2rvh_ruby_ldmask_trans.svg"></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s"><h2>Module rrv2rvh&#8203;_ruby&#8203;_stmask&#8203;_trans</h2><p>This design unit is implemented in <code>rrv2rvh&#8203;_ruby&#8203;_stmask&#8203;_trans.sv</code></p><p>This file depends on: <code>rvh_l1d_pkg.sv</code>, <code>ruby_pkg.sv</code>, <code>rvh_pkg.sv</code>, <code>rrv64_core_param_pkg.sv</code>, <code>rvh_l1d_dec.sv</code>, <code>uop_encoding_pkg.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s.description"><h3>Description</h3><p>translate rrv64 ruby tester req info to rvh l1d
trans ruby store req to line req</p></div><div id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>st&#8203;_dat&#8203;_i</td><td>in</td><td>wire [RRV64_INT_REG_DATA_W-1:0] logic</td><td></td></tr><tr><td>st&#8203;_offset&#8203;_i</td><td>in</td><td>wire [L1D_OFFSET_WIDTH-1:0] logic</td><td></td></tr><tr><td>st&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [STU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_data&#8203;_o</td><td>out</td><td>[L1D_STB_DATA_WIDTH-1:0] logic</td><td><p>data from stb</p></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_data&#8203;_byte&#8203;_mask&#8203;_o</td><td>out</td><td>[L1D_STB_DATA_WIDTH/8-1:0] logic</td><td><p>data byte mask from stb</p></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s.instantiations"><h3>Instantiations</h3><ul><li>l1dc&#8203;_dec&#8203;_ruby&#8203;_rvh&#8203;_trans&#8203;_u : <a href="#platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf">rvh&#8203;_l1d&#8203;_dec</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drubyrrv2rvh_ruby_stmask_trans.svid1-5s.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rrv2rvh_ruby_stmask_trans.svg"></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf"><h2>Module rvh&#8203;_l1d&#8203;_dec</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_dec.sv</code></p><p>This file depends on: <code>rvh_l1d_pkg.sv</code>, <code>uop_encoding_pkg.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>is&#8203;_ld&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>is&#8203;_st&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>is&#8203;_ptw&#8203;_req&#8203;_vld&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [LDU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_st&#8203;_req&#8203;_opcode&#8203;_i</td><td>in</td><td>wire [STU_OP_WIDTH-1:0] logic</td><td></td></tr><tr><td>req&#8203;_type&#8203;_dec&#8203;_o</td><td>out</td><td>rvh_l1d_pkg::rrv64_l1d_req_type_dec_t</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_dec.svid1-gf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_dec.svg"></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk"><h2>Module rvh&#8203;_l1d&#8203;_ewrq</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_ewrq.sv</code></p><p>This file depends on: <code>sp_fifo_dat_vld_output.sv</code>, <code>rvh_l1d_pkg.sv</code>, <code>rvh_pkg.sv</code>, <code>mp_fifo.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>BANK&#8203;_ID</td><td>int</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>l1d&#8203;_ewrq&#8203;_new&#8203;_ewrq&#8203;_valid&#8203;_i</td><td>in</td><td>wire logic</td><td><p>new ewrq req</p></td></tr><tr><td>l1d&#8203;_ewrq&#8203;_new&#8203;_ewrq&#8203;_addr&#8203;_i</td><td>in</td><td>wire [L1D_BANK_LINE_ADDR_SIZE-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_ewrq&#8203;_new&#8203;_ewrq&#8203;_dat&#8203;_i</td><td>in</td><td>wire [L1D_BANK_LINE_DATA_SIZE-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_ewrq&#8203;_new&#8203;_ewrq&#8203;_ready&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>ewrq&#8203;_dat&#8203;_o</td><td>out</td><td>[N_EWRQ-1:0] [L1D_BANK_LINE_ADDR_SIZE-1:0] logic</td><td><p>output data and valid</p></td></tr><tr><td>ewrq&#8203;_vld&#8203;_o</td><td>out</td><td>[N_EWRQ-1:0] logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>MEM NOC
AW</p></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_awready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_aw</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_aw_t</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_wvalid</td><td>out</td><td>logic</td><td><p>W</p></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_wready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_w</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_w_t</td><td></td></tr><tr><td>l2&#8203;_resp&#8203;_if&#8203;_bvalid</td><td>in</td><td>wire logic</td><td><p>B</p></td></tr><tr><td>l2&#8203;_resp&#8203;_if&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>l2&#8203;_resp&#8203;_if&#8203;_b</td><td>in</td><td>wire rvh_l1d_pkg::cache_mem_if_b_t</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td><p>else</p></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.instantiations"><h3>Instantiations</h3><ul><li>AW&#8203;_FIFO&#8203;_U : <a href="#platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao">sp&#8203;_fifo&#8203;_dat&#8203;_vld&#8203;_output</a></li><ul style="list-style-type:none"><li><p>write address command fifo{{{</p></li></ul></ul><ul><li>W&#8203;_FIFO&#8203;_U : <a href="#platform:resourcervh1rtlutilmp_fifo.svid1-9d">mp&#8203;_fifo</a></li><ul style="list-style-type:none"><li><p>write data command fifo{{{</p></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_ewrq.svg"></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_ewrq.svid1-hk.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>}}}</p><p>Write back data pipe</p><p>{{{
Pipe valid for write back data pipe. Valid asserted for following cases.
first or after last burst
no new transactions, w_fifo_empty happends after w_fifo_re which is the last l2_req_if_wready
mshr_w =&gt; mshr_bankw_fifo_dout
way_id    =&gt; replace_way_id at s2</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Counter to indicate how many chunk of write back data is accepted. Updates it for</p><ol><li><p>W channel handshake completed, reset the offset</p></li><li><p>Handshake completed and write data pipe is valid and not prceed to next mem write, increment offset</p></li></ol></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_ff<ul style="list-style-type:none"><li><p>write data state machine</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr"><h2>Module rvh&#8203;_l1d&#8203;_lst</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_lst.sv</code></p><p>This file depends on: <code>std_dffre.sv</code>, <code>rvh_l1d_pkg.sv</code>, <code>rvh_pkg.sv</code>, <code>rrv64_cell_clkgate.v</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>entry&#8203;_num</td><td>unknown</td><td>32</td><td></td></tr><tr><td>entry&#8203;_idx</td><td>unknown</td><td>$clog2(entry_num)</td><td></td></tr><tr><td>way&#8203;_num</td><td>unknown</td><td>4</td><td></td></tr><tr><td>way&#8203;_idx</td><td>unknown</td><td>$clog2(way_num)</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rstn</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>lst&#8203;_mesi&#8203;_wr&#8203;_en&#8203;_s0&#8203;_req</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>lst&#8203;_mesi&#8203;_wr&#8203;_set&#8203;_idx&#8203;_s0&#8203;_req</td><td>in</td><td>wire [L1D_BANK_SET_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>lst&#8203;_mesi&#8203;_wr&#8203;_way&#8203;_idx&#8203;_s0&#8203;_req</td><td>in</td><td>wire [L1D_BANK_WAY_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>lst&#8203;_mesi&#8203;_wr&#8203;_dat&#8203;_s0&#8203;_req</td><td>in</td><td>wire rvh_l1d_pkg::rrv64_mesi_type_e</td><td></td></tr><tr><td>lst&#8203;_mesi&#8203;_wr&#8203;_en&#8203;_snp</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>lst&#8203;_mesi&#8203;_wr&#8203;_set&#8203;_idx&#8203;_snp</td><td>in</td><td>wire [L1D_BANK_SET_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>lst&#8203;_mesi&#8203;_wr&#8203;_way&#8203;_idx&#8203;_snp</td><td>in</td><td>wire [L1D_BANK_WAY_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>lst&#8203;_mesi&#8203;_wr&#8203;_dat&#8203;_snp</td><td>in</td><td>wire rvh_l1d_pkg::rrv64_mesi_type_e</td><td></td></tr><tr><td>lst&#8203;_rd&#8203;_idx&#8203;_s0&#8203;_req</td><td>in</td><td>wire [L1D_BANK_SET_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>lst&#8203;_rd&#8203;_dat&#8203;_s0&#8203;_req</td><td>out</td><td>rvh_l1d_pkg::rrv64_l1d_lst_t</td><td></td></tr><tr><td>lst&#8203;_rd&#8203;_idx&#8203;_mlfb&#8203;_peek</td><td>in</td><td>wire [L1D_BANK_SET_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>lst&#8203;_rd&#8203;_dat&#8203;_mlfb&#8203;_peek</td><td>out</td><td>rvh_l1d_pkg::rrv64_l1d_lst_t</td><td></td></tr><tr><td>lst&#8203;_avail&#8203;_way&#8203;_rd&#8203;_dat&#8203;_mlfb&#8203;_peek</td><td>out</td><td>[way_idx-1:0] logic</td><td></td></tr><tr><td>lst&#8203;_check&#8203;_set&#8203;_idx</td><td>in</td><td>wire [L1D_BANK_SET_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>lst&#8203;_check&#8203;_way&#8203;_idx</td><td>in</td><td>wire [L1D_BANK_WAY_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>lst&#8203;_check&#8203;_valid</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>lst&#8203;_check&#8203;_ready</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.instantiations"><h3>Instantiations</h3><ul><li>U&#8203;_ICG&#8203;_LST : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f">rrv64&#8203;_cell&#8203;_clkgate</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_lst.svg"></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lst.svid1-jr.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr"><h2>Module rvh&#8203;_l1d&#8203;_lsu&#8203;_hit&#8203;_resp</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_lsu&#8203;_hit&#8203;_resp.sv</code></p><p>This file depends on: <code>rvh_l1d_pkg.sv</code>, <code>rvh_pkg.sv</code>, <code>onehot_mux.sv</code>, <code>riscv_pkg.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>resp&#8203;_valid&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>refill&#8203;_valid&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>tag&#8203;_compare&#8203;_hit&#8203;_per&#8203;_way&#8203;_i</td><td>in</td><td>wire [L1D_BANK_WAY_NUM-1:0] logic</td><td></td></tr><tr><td>ld&#8203;_tlb&#8203;_hit&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>lsu&#8203;_ld&#8203;_dat&#8203;_i</td><td>in</td><td>wire [L1D_BANK_LINE_DATA_SIZE-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_ld&#8203;_req&#8203;_type&#8203;_dec&#8203;_i</td><td>in</td><td>wire rvh_l1d_pkg::rrv64_l1d_req_type_dec_t</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_rob&#8203;_tag&#8203;_i</td><td>in</td><td>wire [ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_prd&#8203;_i</td><td>in</td><td>wire [PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>ls&#8203;_pipe&#8203;_l1d&#8203;_ld&#8203;_req&#8203;_offset&#8203;_i</td><td>in</td><td>wire [L1D_BANK_OFFSET_WIDTH-1:0] logic</td><td></td></tr><tr><td>stb&#8203;_l1d&#8203;_bank&#8203;_ld&#8203;_bypass&#8203;_valid&#8203;_i</td><td>in</td><td>wire logic</td><td><p>STB -&gt; D$ : store buffer load bypass</p></td></tr><tr><td>stb&#8203;_l1d&#8203;_bank&#8203;_ld&#8203;_bypass&#8203;_data&#8203;_i</td><td>in</td><td>wire [XLEN-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_rob&#8203;_wb&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td><p>D$ -&gt; ROB : Write Back</p></td></tr><tr><td>l1d&#8203;_rob&#8203;_wb&#8203;_rob&#8203;_tag&#8203;_o</td><td>out</td><td>[ROB_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td><p>D$ -&gt; Int PRF : Write Back</p></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_tag&#8203;_o</td><td>out</td><td>[PREG_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_data&#8203;_o</td><td>out</td><td>[XLEN-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_int&#8203;_prf&#8203;_wb&#8203;_vld&#8203;_from&#8203;_mlfb&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>l1d&#8203;_ptw&#8203;_walk&#8203;_vld&#8203;_o</td><td>out</td><td>logic</td><td><p>D$ -&gt; PTW : Response</p></td></tr><tr><td>l1d&#8203;_ptw&#8203;_walk&#8203;_id&#8203;_o</td><td>out</td><td>[PTW_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>l1d&#8203;_ptw&#8203;_walk&#8203;_pte&#8203;_o</td><td>out</td><td>[PTE_WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr.instantiations"><h3>Instantiations</h3><ul><li>L1D&#8203;_RESP&#8203;_OH&#8203;_MUX : <a href="#platform:resourcervh1rtlutilonehot_mux.svid1-3n">onehot&#8203;_mux</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_lsu_hit_resp.svg"></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_lsu_hit_resp.svid1-fr.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>select&#8203;_way&#8203;_data : always_comb</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc"><h2>Module rvh&#8203;_l1d&#8203;_mlfb</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_mlfb.sv</code></p><p>This file depends on: <code>std_dffre.sv</code>, <code>rvh_l1d_pkg.sv</code>, <code>rvh_pkg.sv</code>, <code>std_dffe.sv</code>, <code>mp_fifo_ptr_output.sv</code>, <code>rrv64_cell_clkgate.v</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>ENTRY&#8203;_NUM</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ENTRY&#8203;_IDX</td><td>unknown</td><td>$clog2(ENTRY_NUM)</td><td></td></tr><tr><td>BANK&#8203;_ID</td><td>unknown</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rstn</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rob&#8203;_flush&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_rd&#8203;_resp&#8203;_valid</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_rd&#8203;_resp&#8203;_ready</td><td>out</td><td>logic</td><td></td></tr><tr><td>l1d&#8203;_l2&#8203;_rd&#8203;_resp</td><td>in</td><td>wire rvh_l1d_pkg::cache_mem_if_r_t</td><td></td></tr><tr><td>mlfb&#8203;_mshr&#8203;_dealloc&#8203;_valid</td><td>out</td><td>logic</td><td></td></tr><tr><td>mlfb&#8203;_mshr&#8203;_dealloc&#8203;_ready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>mlfb&#8203;_mshr&#8203;_dealloc&#8203;_idx</td><td>out</td><td>[N_MSHR_W -1:0] logic</td><td></td></tr><tr><td>mlfb&#8203;_mshr&#8203;_head&#8203;_rd&#8203;_idx</td><td>out</td><td>[N_MSHR_W -1:0] logic</td><td></td></tr><tr><td>mlfb&#8203;_mshr&#8203;_head&#8203;_rd&#8203;_mshr&#8203;_entry</td><td>in</td><td>wire rvh_l1d_pkg::mshr_t</td><td></td></tr><tr><td>mlfb&#8203;_mshr&#8203;_head&#8203;_rd&#8203;_mshr&#8203;_entry&#8203;_no&#8203;_resp</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>mlfb&#8203;_lru&#8203;_peek&#8203;_valid</td><td>out</td><td>wire logic</td><td></td></tr><tr><td>mlfb&#8203;_lru&#8203;_peek&#8203;_set&#8203;_idx</td><td>out</td><td>wire [L1D_BANK_SET_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>mlfb&#8203;_lru&#8203;_peek&#8203;_dat</td><td>in</td><td>wire [L1D_BANK_WAY_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>mlfb&#8203;_lst&#8203;_peek&#8203;_set&#8203;_idx</td><td>out</td><td>wire [L1D_BANK_SET_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>mlfb&#8203;_lst&#8203;_peek&#8203;_dat</td><td>in</td><td>wire rvh_l1d_pkg::rrv64_l1d_lst_t</td><td></td></tr><tr><td>mlfb&#8203;_lst&#8203;_peek&#8203;_avail&#8203;_way&#8203;_idx</td><td>in</td><td>wire [L1D_BANK_WAY_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>mlfb&#8203;_lst&#8203;_check&#8203;_valid</td><td>out</td><td>wire logic</td><td></td></tr><tr><td>mlfb&#8203;_lst&#8203;_check&#8203;_set&#8203;_idx</td><td>out</td><td>wire [L1D_BANK_SET_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>mlfb&#8203;_lst&#8203;_check&#8203;_way&#8203;_idx</td><td>out</td><td>wire [L1D_BANK_WAY_INDEX_WIDTH-1:0] logic</td><td></td></tr><tr><td>mlfb&#8203;_lst&#8203;_check&#8203;_ready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>mlfb&#8203;_cache&#8203;_evict&#8203;_req&#8203;_valid</td><td>out</td><td>logic</td><td></td></tr><tr><td>mlfb&#8203;_cache&#8203;_evict&#8203;_req&#8203;_ready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>mlfb&#8203;_cache&#8203;_evict&#8203;_req</td><td>out</td><td>rvh_l1d_pkg::rrv64_l1d_evict_req_t</td><td></td></tr><tr><td>mlfb&#8203;_cache&#8203;_refill&#8203;_req&#8203;_valid</td><td>out</td><td>logic</td><td></td></tr><tr><td>mlfb&#8203;_cache&#8203;_refill&#8203;_req&#8203;_ready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>mlfb&#8203;_cache&#8203;_refill&#8203;_req</td><td>out</td><td>rvh_l1d_pkg::rrv64_l1d_refill_req_t</td><td></td></tr><tr><td>s1&#8203;_valid</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>s1&#8203;_paddr</td><td>in</td><td>wire [PADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>s2&#8203;_valid</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>s2&#8203;_paddr</td><td>in</td><td>wire [PADDR_WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc.instantiations"><h3>Instantiations</h3><ul><li>U&#8203;_ICG&#8203;_MLFB : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f">rrv64&#8203;_cell&#8203;_clkgate</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STA&#8203;_REG&#8203;_LINE&#8203;_SEG&#8203;_RECEIVED : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STA&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_VALID : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_LINE&#8203;_DAT : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_MSHR&#8203;_IDX : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_LINE&#8203;_ERR : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_MESI&#8203;_STA : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_PADDR : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li><p>std_dffe #(.WIDTH(RRV64_L1D_DATA_ECC_W * L1D_BANK_WAY_NUM))U_DAT_REG_HEAD_BUF_LINE_DAT_ECC_CKBIT (.clk(clk), .en(head_buf_valid_set),.d(head_buf_line_dat_ecc_ckbit_nxt), .q(head_buf.dat_ecc_ckbit));
std_dffe #(.WIDTH(RRV64_L1D_TAG_ECC_W))U_DAT_REG_HEAD_BUF_LINE_TAG_ECC_CKBIT(.clk(clk), .en(head_buf_valid_set),.d(head_buf_line_tag_ecc_ckbit_nxt),.q(head_buf.tag_ecc_ckbit));
std_dffe #(.WIDTH($bits(rrv64_lsu_l1d_req_t)))U_DAT_REG_HEAD_BUF_LSU_REQ (.clk(clk), .en(head_buf_valid_set),.d(head_buf_lsu_req_nxt),.q(head_buf_lsu_req));
std_dffe #(.WIDTH($bits(rrv64_l1d_req_type_dec_t)))U_DAT_REG_HEAD_BUF_LSU_REQ_TYPE_DEC (.clk(clk),.en(head_buf_valid_set),.d(head_buf_lsu_req_type_dec_nxt),.q(head_buf_lsu_req_type_dec));
std_dffe#(.WIDTH(RRV64_L1D_SRQ_IDX_W))U_DAT_REG_HEAD_BUF_SRQ_IDX (.clk(clk),.en(head_buf_valid_set),.d(head_buf_srq_idx_nxt),.q(head_buf_srq_idx));
std_dffe#(.WIDTH(RRV64_SCU_SST_IDX_W))U_DAT_REG_HEAD_BUF_SST_IDX (.clk(clk),.en(head_buf_valid_set),.d(head_buf_sst_idx_nxt),.q(head_buf.sst_idx));</p></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_ROB&#8203;_TAG : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_PRD : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_ST&#8203;_DATA : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_ST&#8203;_DATA&#8203;_BYTE&#8203;_MASK : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_REQ&#8203;_TYPE : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_DAT&#8203;_REG&#8203;_HEAD&#8203;_BUF&#8203;_NO&#8203;_RESP : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STA&#8203;_REG&#8203;_PEEK&#8203;_DONE : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STA&#8203;_REG&#8203;_PEEK&#8203;_AVAIL : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STA&#8203;_REG&#8203;_PEEK&#8203;_VICTIM : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STA&#8203;_REG&#8203;_PEEK&#8203;_SET&#8203;_FULL : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STA&#8203;_REG&#8203;_PEEK&#8203;_WAY&#8203;_CLEAN : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g">std&#8203;_dffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STA&#8203;_REG&#8203;_CHECK&#8203;_DONE : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STA&#8203;_REG&#8203;_EVICT&#8203;_DONE : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_STA&#8203;_REG&#8203;_REFILL&#8203;_DONE : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffre.svid1-1x">std&#8203;_dffre</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mlfb.svid1-1yc.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_mlfb.svg"></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq"><h2>Module rvh&#8203;_l1d&#8203;_mshr</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_mshr.sv</code></p><p>This file depends on: <code>std_dffre.sv</code>, <code>rvh_l1d_pkg.sv</code>, <code>mp_fifo.sv</code>, <code>std_dffr.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>BANK&#8203;_ID</td><td>int</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>new&#8203;_mshr&#8203;_valid&#8203;_i</td><td>in</td><td>wire logic</td><td><p>cache control logic</p></td></tr><tr><td>new&#8203;_mshr&#8203;_i</td><td>in</td><td>wire rvh_l1d_pkg::mshr_t</td><td></td></tr><tr><td>new&#8203;_mshr&#8203;_id&#8203;_i</td><td>in</td><td>wire [N_MSHR_W-1:0] rvh_l1d_pkg::mshr_id_t</td><td></td></tr><tr><td>dirty</td><td>in</td><td>wire logic</td><td><p>one cycle late from new_mshr_i (pipeline delay)</p></td></tr><tr><td>mshr&#8203;_bank&#8203;_o</td><td>out</td><td>[N_MSHR-1:0] rvh_l1d_pkg::mshr_t</td><td></td></tr><tr><td>mshr&#8203;_bank&#8203;_valid&#8203;_o</td><td>out</td><td>[N_MSHR-1:0] logic</td><td></td></tr><tr><td>mshr&#8203;_bank&#8203;_no&#8203;_resp&#8203;_o</td><td>out</td><td>[N_MSHR-1:0] logic</td><td></td></tr><tr><td>mlfb&#8203;_mshr&#8203;_dealloc&#8203;_valid&#8203;_i</td><td>in</td><td>wire logic</td><td><p>mlfb intf</p></td></tr><tr><td>mlfb&#8203;_mshr&#8203;_dealloc&#8203;_idx&#8203;_i</td><td>in</td><td>wire [N_MSHR_W-1:0] logic</td><td></td></tr><tr><td>mlfb&#8203;_mshr&#8203;_dealloc&#8203;_ready&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>MEM NOC
AR</p></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_arready</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>l2&#8203;_req&#8203;_if&#8203;_ar</td><td>out</td><td>rvh_l1d_pkg::cache_mem_if_ar_t</td><td></td></tr><tr><td>rob&#8203;_flush&#8203;_i</td><td>in</td><td>wire logic</td><td><p>kill all the load in pipeline, and mark all the load miss in mshr &quot;no_resp&quot;
if &quot;no_resp&quot; set, this load should refill but no resp to lsu(if set of clear for a store, no effect)</p></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td><p>else</p></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.instantiations"><h3>Instantiations</h3><ul><li>AR&#8203;_FIFO : <a href="#platform:resourcervh1rtlutilmp_fifo.svid1-9d">mp&#8203;_fifo</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>U&#8203;_AR&#8203;_FIFO&#8203;_RE&#8203;_FF : <a href="#platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffr.svid1-1s">std&#8203;_dffr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_mshr.svg"></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr.svid1-lq.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Proceed to next mem read for following cases</p><ol><li><p>ar channel handshake completed</p></li><li><p>the initiated mem read is originated from a flush request(flush miss dirty?)
which means the corresponding mshr_bankar_fifo_dout is a flush</p></li><li><p>the inititated mem read is originated from a write miss in no write allocate mode
and the data/tag ram is ready for the corresponding way_id, which is the replace_way_id at s2</p></li></ol></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>And 1 more</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c"><h2>Module rvh&#8203;_l1d&#8203;_mshr&#8203;_alloc</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_mshr&#8203;_alloc.sv</code></p><p>This file depends on: <code>priority_encoder.sv</code>, <code>one_counter.sv</code>, <code>rvh_l1d_pkg.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>mshr&#8203;_bank&#8203;_valid&#8203;_i</td><td>in</td><td>wire [N_MSHR-1:0] logic</td><td></td></tr><tr><td>mshr&#8203;_id&#8203;_o</td><td>out</td><td>[N_MSHR_W-1:0] logic</td><td></td></tr><tr><td>has&#8203;_free&#8203;_mshr&#8203;_o</td><td>out</td><td>logic</td><td></td></tr><tr><td>free&#8203;_mshr&#8203;_num&#8203;_o</td><td>out</td><td>[N_MSHR_W-1+1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c.instantiations"><h3>Instantiations</h3><ul><li>new&#8203;_mshr&#8203;_id&#8203;_sel : <a href="#platform:resourcervh1rtlutilpriority_encoder.svid1-3b">priority&#8203;_encoder</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>free&#8203;_mshr&#8203;_counter&#8203;_u : <a href="#platform:resourcervh1rtlutilone_counter.svid1-43">one&#8203;_counter</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_mshr_alloc.svid1-2c.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_mshr_alloc.svg"></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w"><h2>Module rvh&#8203;_l1d&#8203;_plru</h2><p>This design unit is implemented in <code>rvh&#8203;_l1d&#8203;_plru.sv</code></p><p>This file depends on: <code>lru_update_on_hit.sv</code>, <code>std_dffre.sv</code>, <code>rvh_l1d_pkg.sv</code>, <code>lru_get_new_line.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>entry&#8203;_num</td><td>unknown</td><td>32</td><td></td></tr><tr><td>entry&#8203;_idx</td><td>unknown</td><td>$clog2(entry_num)</td><td></td></tr><tr><td>way&#8203;_num</td><td>unknown</td><td>4</td><td></td></tr><tr><td>way&#8203;_num&#8203;_idx</td><td>unknown</td><td>$clog2(way_num)</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rstn</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>upd&#8203;_en&#8203;_hit</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>upd&#8203;_set&#8203;_idx&#8203;_hit</td><td>in</td><td>wire [entry_idx-1:0] logic</td><td></td></tr><tr><td>upd&#8203;_way&#8203;_idx&#8203;_hit</td><td>in</td><td>wire [way_num_idx-1:0] logic</td><td></td></tr><tr><td>rd&#8203;_en&#8203;_refill</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rd&#8203;_idx&#8203;_refill</td><td>in</td><td>wire [entry_idx-1:0] logic</td><td></td></tr><tr><td>rd&#8203;_dat&#8203;_refill</td><td>out</td><td>wire [way_num_idx-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w.instantiations"><h3>Instantiations</h3><ul><li>U&#8203;_LRU&#8203;_GET&#8203;_NEW&#8203;_LINE : <a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a">lru&#8203;_get&#8203;_new&#8203;_line</a></li><ul style="list-style-type:none"><li><p>miss</p></li></ul></ul><ul><li>U&#8203;_LRU&#8203;_UPDATE&#8203;_ON&#8203;_HIT : <a href="#platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w">lru&#8203;_update&#8203;_on&#8203;_hit</a></li><ul style="list-style-type:none"><li><p>hit</p></li></ul></ul></div><div id="platform:resourcervh1rtlrvh_l1drvh_l1d_plru.svid1-7w.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvh_l1d_plru.svg"></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g"><h2>Module std&#8203;_dffe</h2><p>This design unit is implemented in <code>std&#8203;_dffe.sv</code></p><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>en</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>d</td><td>in</td><td>wire [WIDTH-1:0] logic</td><td></td></tr><tr><td>q</td><td>out</td><td>wire [WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.std_dffe.svg"></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsstd_dffe.svid1-1g.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a"><h2>Module lru&#8203;_get&#8203;_new&#8203;_line</h2><p>This design unit is implemented in <code>lru&#8203;_get&#8203;_new&#8203;_line.sv</code></p><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.description"><h3>Description</h3><p>Filename     : lru_get_new_line.sv
Author       : cuiluping
Email        : luping.cui@rivai.ai
Date         : 2021-09-26 20:19:13
Description  :</p></div><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>NCACHELINE</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ADDR&#8203;_W</td><td>unknown</td><td>$clog2(NCACHELINE)</td><td></td></tr><tr><td>LRU&#8203;_W</td><td>unknown</td><td>7</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>old&#8203;_lru</td><td>in</td><td>wire [LRU_W-1:0] logic</td><td></td></tr><tr><td>new&#8203;_lru</td><td>out</td><td>[LRU_W-1:0] logic</td><td><p>new lru counters</p></td></tr><tr><td>repl&#8203;_pos</td><td>out</td><td>[ADDR_W-1:0] logic</td><td><p>current replance position for cacheline refill</p></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lru_get_new_line.svg"></div><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_get_new_line.svid1-3a.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w"><h2>Module lru&#8203;_update&#8203;_on&#8203;_hit</h2><p>This design unit is implemented in <code>lru&#8203;_update&#8203;_on&#8203;_hit.sv</code></p><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.description"><h3>Description</h3><p>Filename     : lru_update_on_hit.sv
Author       : cuiluping
Email        : luping.cui@rivai.ai
Date         : 2021-09-26 20:29:35
Description  :</p></div><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>NCACHELINE</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ADDR&#8203;_W</td><td>unknown</td><td>$clog2(NCACHELINE)</td><td></td></tr><tr><td>LRU&#8203;_W</td><td>unknown</td><td>7</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>old&#8203;_lru</td><td>in</td><td>wire [LRU_W-1:0] logic</td><td></td></tr><tr><td>hit&#8203;_pos</td><td>in</td><td>wire [ADDR_W-1:0] logic</td><td><p>current replance position for cacheline refill</p></td></tr><tr><td>new&#8203;_lru</td><td>out</td><td>[LRU_W-1:0] logic</td><td><p>new lru counters</p></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.lru_update_on_hit.svg"></div><div id="platform:resourcervh1rtlrvh_l1dmodelsplrulru_update_on_hit.svid1-2w.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlutilmp_fifo.svid1-9d"><h2>Module mp&#8203;_fifo</h2><p>This design unit is implemented in <code>mp&#8203;_fifo.sv</code></p><p>This file depends on: <code>usage_manager.sv</code></p><div id="platform:resourcervh1rtlutilmp_fifo.svid1-9d.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlutilmp_fifo.svid1-9d.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>payload&#8203;_t</td><td>payload_t</td><td>logic[3:0]</td><td></td></tr><tr><td>ENQUEUE&#8203;_WIDTH</td><td>unsigned int</td><td>4</td><td></td></tr><tr><td>DEQUEUE&#8203;_WIDTH</td><td>unsigned int</td><td>4</td><td></td></tr><tr><td>DEPTH</td><td>unsigned int</td><td>16</td><td></td></tr><tr><td>MUST&#8203;_TAKEN&#8203;_ALL</td><td>unsigned int</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilmp_fifo.svid1-9d.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>enqueue&#8203;_vld&#8203;_i</td><td>in</td><td>wire [ENQUEUE_WIDTH-1:0] logic</td><td><p>Enqueue</p></td></tr><tr><td>enqueue&#8203;_payload&#8203;_i</td><td>in</td><td>wire [ENQUEUE_WIDTH-1:0] payload_t</td><td></td></tr><tr><td>enqueue&#8203;_rdy&#8203;_o</td><td>out</td><td>[ENQUEUE_WIDTH-1:0] logic</td><td></td></tr><tr><td>dequeue&#8203;_vld&#8203;_o</td><td>out</td><td>[DEQUEUE_WIDTH-1:0] logic</td><td><p>Dequeue</p></td></tr><tr><td>dequeue&#8203;_payload&#8203;_o</td><td>out</td><td>[DEQUEUE_WIDTH-1:0] payload_t</td><td></td></tr><tr><td>dequeue&#8203;_rdy&#8203;_i</td><td>in</td><td>wire [DEQUEUE_WIDTH-1:0] logic</td><td></td></tr><tr><td>flush&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlutilmp_fifo.svid1-9d.instantiations"><h3>Instantiations</h3><ul><li>u&#8203;_usage&#8203;_manager : <a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru">usage&#8203;_manager</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlutilmp_fifo.svid1-9d.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.mp_fifo.svg"></div><div id="platform:resourcervh1rtlutilmp_fifo.svid1-9d.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>payload&#8203;_dff&#8203;_update : always_ff</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab"><h2>Module mp&#8203;_fifo&#8203;_ptr&#8203;_output</h2><p>This design unit is implemented in <code>mp&#8203;_fifo&#8203;_ptr&#8203;_output.sv</code></p><p>This file depends on: <code>usage_manager.sv</code></p><div id="platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>payload&#8203;_t</td><td>payload_t</td><td>logic[3:0]</td><td></td></tr><tr><td>ENQUEUE&#8203;_WIDTH</td><td>unsigned int</td><td>4</td><td></td></tr><tr><td>DEQUEUE&#8203;_WIDTH</td><td>unsigned int</td><td>4</td><td></td></tr><tr><td>DEPTH</td><td>unsigned int</td><td>16</td><td></td></tr><tr><td>MUST&#8203;_TAKEN&#8203;_ALL</td><td>unsigned int</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>enqueue&#8203;_vld&#8203;_i</td><td>in</td><td>wire [ENQUEUE_WIDTH-1:0] logic</td><td><p>Enqueue</p></td></tr><tr><td>enqueue&#8203;_payload&#8203;_i</td><td>in</td><td>wire [ENQUEUE_WIDTH-1:0] payload_t</td><td></td></tr><tr><td>enqueue&#8203;_rdy&#8203;_o</td><td>out</td><td>[ENQUEUE_WIDTH-1:0] logic</td><td></td></tr><tr><td>dequeue&#8203;_vld&#8203;_o</td><td>out</td><td>[DEQUEUE_WIDTH-1:0] logic</td><td><p>Dequeue</p></td></tr><tr><td>dequeue&#8203;_payload&#8203;_o</td><td>out</td><td>[DEQUEUE_WIDTH-1:0] payload_t</td><td></td></tr><tr><td>dequeue&#8203;_rdy&#8203;_i</td><td>in</td><td>wire [DEQUEUE_WIDTH-1:0] logic</td><td></td></tr><tr><td>enq&#8203;_ptr&#8203;_o</td><td>out</td><td>[ENQUEUE_WIDTH-1:0] [ENTRY_PTR_WIDTH-1:0] logic</td><td><p>ptr output</p></td></tr><tr><td>deq&#8203;_ptr&#8203;_o</td><td>out</td><td>[DEQUEUE_WIDTH-1:0] [ENTRY_PTR_WIDTH-1:0] logic</td><td></td></tr><tr><td>flush&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.instantiations"><h3>Instantiations</h3><ul><li>u&#8203;_usage&#8203;_manager : <a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru">usage&#8203;_manager</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.mp_fifo_ptr_output.svg"></div><div id="platform:resourcervh1rtlutilmp_fifo_ptr_output.svid1-ab.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>payload&#8203;_dff&#8203;_update : always_ff</li></ul></div></div></div><div class="module" id="platform:resourcervh1rtlutilcommoncellsrcBasichwMuxOH.vid1-2n"><h2>Module MuxOH</h2><p>This design unit is implemented in <code>MuxOH.v</code></p><div id="platform:resourcervh1rtlutilcommoncellsrcBasichwMuxOH.vid1-2n.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.MuxOH.svg"></div></div><div class="module" id="platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j"><h2>Module one&#8203;_hot&#8203;_priority&#8203;_encoder</h2><p>This design unit is implemented in <code>one&#8203;_hot&#8203;_priority&#8203;_encoder.sv</code></p><div id="platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>SEL&#8203;_WIDTH</td><td>unsigned int</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>sel&#8203;_i</td><td>in</td><td>wire [SEL_WIDTH-1:0] logic</td><td></td></tr><tr><td>sel&#8203;_o</td><td>out</td><td>[SEL_WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlutilone_hot_priority_encoder.svid1-1j.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.one_hot_priority_encoder.svg"></div></div><div class="module" id="platform:resourcervh1rtlutilonehot_mux.svid1-3n"><h2>Module onehot&#8203;_mux</h2><p>This design unit is implemented in <code>onehot&#8203;_mux.sv</code></p><div id="platform:resourcervh1rtlutilonehot_mux.svid1-3n.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlutilonehot_mux.svid1-3n.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>SOURCE&#8203;_COUNT</td><td>unsigned int</td><td>2</td><td></td></tr><tr><td>DATA&#8203;_WIDTH</td><td>unsigned int</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilonehot_mux.svid1-3n.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>sel&#8203;_i</td><td>in</td><td>wire [SOURCE_COUNT-1:0] logic</td><td></td></tr><tr><td>data&#8203;_i</td><td>in</td><td>wire [SOURCE_COUNT-1:0] [DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>data&#8203;_o</td><td>out</td><td>[DATA_WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlutilonehot_mux.svid1-3n.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.onehot_mux.svg"></div></div><div class="module" id="platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f"><h2>Module rrv64&#8203;_cell&#8203;_clkgate</h2><p>This design unit is implemented in <code>rrv64&#8203;_cell&#8203;_clkgate.v</code></p><div id="platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clk&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>clk&#8203;_enable&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>clk&#8203;_senable&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>clk&#8203;_gated&#8203;_o</td><td>out</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rrv64_cell_clkgate.svg"></div><div id="platform:resourcervh1rtlrvh_l1dmodelscellsrrv64_cell_clkgate.vid1-1f.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="package" id="platform:resourcervh1rtlrvh_l1drubyincluderrv64_core_param_pkg.svid1-14t"><h2>Package rrv64&#8203;_core&#8203;_param&#8203;_pkg</h2><p>This design unit is implemented in <code>rrv64&#8203;_core&#8203;_param&#8203;_pkg.sv</code></p></div><div class="module" id="platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r"><h2>Module rrv64&#8203;_generic&#8203;_ram</h2><p>This design unit is implemented in <code>rrv64&#8203;_generic&#8203;_ram.v</code></p><div id="platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>ADDR&#8203;_BITS</td><td>unknown</td><td>4</td><td></td></tr><tr><td>DATA&#8203;_BITS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>RAM&#8203;_LATENCY</td><td>unknown</td><td>2</td><td></td></tr><tr><td>RESET</td><td>unknown</td><td>0</td><td></td></tr><tr><td>RESET&#8203;_HIGH</td><td>unknown</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>addr&#8203;_i</td><td>in</td><td>wire [ADDR_BITS-1:0] logic</td><td></td></tr><tr><td>rd&#8203;_o</td><td>out</td><td>wire [DATA_BITS-1:0] logic</td><td></td></tr><tr><td>wd&#8203;_i</td><td>in</td><td>wire [DATA_BITS-1:0] logic</td><td></td></tr><tr><td>cs&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>we&#8203;_i</td><td>in</td><td>wire [DATA_BITS-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rrv64_generic_ram.svg"></div><div id="platform:resourcervh1rtlrvh_l1dwrapperrrv64_generic_ram.vid1-7r.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>And 1 more</p></li></ul></li></ul></div></div></div><div class="package" id="platform:resourcervh1rtlrvh_l1drubyincluderuby_pkg.svid1-15"><h2>Package ruby&#8203;_pkg</h2><p>This design unit is implemented in <code>ruby&#8203;_pkg.sv</code></p><p>This file depends on: <code>rrv64_uncore_typedef_pkg.sv</code>, <code>rrv64_top_param_pkg.sv</code>, <code>rvh_l1d_pkg.sv</code>, <code>rrv64_core_typedef_pkg.sv</code>, <code>rvh_pkg.sv</code>, <code>rrv64_top_macro_pkg.sv</code>, <code>rrv64_core_param_pkg.sv</code>, <code>rrv64_uncore_param_pkg.sv</code>, <code>uop_encoding_pkg.sv</code>, <code>rrv64_top_typedef_pkg.sv</code></p></div><div class="module" id="platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao"><h2>Module sp&#8203;_fifo&#8203;_dat&#8203;_vld&#8203;_output</h2><p>This design unit is implemented in <code>sp&#8203;_fifo&#8203;_dat&#8203;_vld&#8203;_output.sv</code></p><p>This file depends on: <code>usage_manager.sv</code></p><div id="platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>payload&#8203;_t</td><td>payload_t</td><td>logic[3:0]</td><td></td></tr><tr><td>DEPTH</td><td>unsigned int</td><td>16</td><td><p>parameter int unsigned 1 = 4,
parameter int unsigned 1 = 4,</p></td></tr><tr><td>MUST&#8203;_TAKEN&#8203;_ALL</td><td>unsigned int</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>enqueue&#8203;_vld&#8203;_i</td><td>in</td><td>wire [1-1:0] logic</td><td><p>Enqueue</p></td></tr><tr><td>enqueue&#8203;_payload&#8203;_i</td><td>in</td><td>wire [1-1:0] payload_t</td><td></td></tr><tr><td>enqueue&#8203;_rdy&#8203;_o</td><td>out</td><td>[1-1:0] logic</td><td></td></tr><tr><td>dequeue&#8203;_vld&#8203;_o</td><td>out</td><td>[1-1:0] logic</td><td><p>Dequeue</p></td></tr><tr><td>dequeue&#8203;_payload&#8203;_o</td><td>out</td><td>[1-1:0] payload_t</td><td></td></tr><tr><td>dequeue&#8203;_rdy&#8203;_i</td><td>in</td><td>wire [1-1:0] logic</td><td></td></tr><tr><td>payload&#8203;_dff</td><td>out</td><td>[DEPTH-1:0] payload_t</td><td><p>output data and valid</p></td></tr><tr><td>payload&#8203;_vld&#8203;_dff</td><td>out</td><td>[DEPTH-1:0] logic</td><td></td></tr><tr><td>flush&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.instantiations"><h3>Instantiations</h3><ul><li>u&#8203;_usage&#8203;_manager : <a href="#platform:resourcervh1rtlutilusage_manager.svid1-ru">usage&#8203;_manager</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.sp_fifo_dat_vld_output.svg"></div><div id="platform:resourcervh1rtlutilsp_fifo_dat_vld_output.svid1-ao.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>payload&#8203;_dff&#8203;_update : always_ff</li></ul></div><div class="always-blocks"><ul><li>payload&#8203;_vld&#8203;_dff&#8203;_update : always_ff</li></ul></div></div></div><div class="package" id="platform:resourcervh1rtlrvh_l1drubyincluderrv64_core_typedef_pkg.svid1-43r"><h2>Package rrv64&#8203;_core&#8203;_typedef&#8203;_pkg</h2><p>This design unit is implemented in <code>rrv64&#8203;_core&#8203;_typedef&#8203;_pkg.sv</code></p><p>This file depends on: <code>rrv64_top_param_pkg.sv</code>, <code>rrv64_core_param_pkg.sv</code></p><div id="platform:resourcervh1rtlrvh_l1drubyincluderrv64_core_typedef_pkg.svid1-43r.functions"><h3>Functions</h3><table><thead><tr><th>Type</th><th>Function</th><th>Description</th></tr></thead><tbody><tr><td><code>rrv64_core_typedef_pkg::rrv64_access_type_t</code></td><td><code>func&#8203;_lsu&#8203;_sub&#8203;_op&#8203;_access&#8203;_type(input [RRV64_EXE_SUB_OP_W-1:0] logic sub_op)</code></td><td></td></tr><tr><td><code>logic</code></td><td><code>func&#8203;_lsu&#8203;_sub&#8203;_op&#8203;_is&#8203;_amo(input [RRV64_EXE_SUB_OP_W-1:0] logic sub_op)</code></td><td></td></tr><tr><td><code>logic</code></td><td><code>func&#8203;_lsu&#8203;_sub&#8203;_op&#8203;_is&#8203;_fp(input [RRV64_EXE_SUB_OP_W-1:0] logic sub_op)</code></td><td></td></tr><tr><td><code>logic</code></td><td><code>func&#8203;_lsu&#8203;_sub&#8203;_op&#8203;_is&#8203;_load(input [RRV64_EXE_SUB_OP_W-1:0] logic sub_op)</code></td><td><p>functions</p></td></tr><tr><td><code>logic</code></td><td><code>func&#8203;_lsu&#8203;_sub&#8203;_op&#8203;_is&#8203;_store(input [RRV64_EXE_SUB_OP_W-1:0] logic sub_op)</code></td><td></td></tr><tr><td><code>logic</code></td><td><code>func&#8203;_lsu&#8203;_sub&#8203;_op&#8203;_need&#8203;_tlb(input [RRV64_EXE_SUB_OP_W-1:0] logic sub_op)</code></td><td></td></tr><tr><td><code>[RRV64_LSU_SIZE_WIDTH - 1:0] logic</code></td><td><code>func&#8203;_lsu&#8203;_sub&#8203;_op&#8203;_size(input [RRV64_EXE_SUB_OP_W-1:0] logic sub_op)</code></td><td></td></tr><tr><td><code>logic</code></td><td><code>func&#8203;_lsu&#8203;_sub&#8203;_op&#8203;_write&#8203;_rf(input [RRV64_EXE_SUB_OP_W-1:0] logic sub_op)</code></td><td></td></tr></tbody></table></div></div><div class="package" id="platform:resourcervh1rtlrvh_l1drubyincluderrv64_top_macro_pkg.svid1"><h2>Package rrv64&#8203;_top&#8203;_macro&#8203;_pkg</h2><p>This design unit is implemented in <code>rrv64&#8203;_top&#8203;_macro&#8203;_pkg.sv</code></p></div><div class="package" id="platform:resourcervh1rtlrvh_l1drubyincluderrv64_top_param_pkg.svid1-7z"><h2>Package rrv64&#8203;_top&#8203;_param&#8203;_pkg</h2><p>This design unit is implemented in <code>rrv64&#8203;_top&#8203;_param&#8203;_pkg.sv</code></p><p>This file depends on: <code>rrv64_top_macro_pkg.sv</code></p></div><div class="package" id="platform:resourcervh1rtlrvh_l1drubyincluderrv64_top_typedef_pkg.svid1-12c"><h2>Package rrv64&#8203;_top&#8203;_typedef&#8203;_pkg</h2><p>This design unit is implemented in <code>rrv64&#8203;_top&#8203;_typedef&#8203;_pkg.sv</code></p><p>This file depends on: <code>rrv64_top_param_pkg.sv</code></p></div><div class="package" id="platform:resourcervh1rtlrvh_l1drubyincluderrv64_uncore_param_pkg.svid1-ja"><h2>Package rrv64&#8203;_uncore&#8203;_param&#8203;_pkg</h2><p>This design unit is implemented in <code>rrv64&#8203;_uncore&#8203;_param&#8203;_pkg.sv</code></p><p>This file depends on: <code>rrv64_top_param_pkg.sv</code>, <code>rrv64_top_macro_pkg.sv</code>, <code>rrv64_core_param_pkg.sv</code></p></div><div class="package" id="platform:resourcervh1rtlrvh_l1drubyincluderrv64_uncore_typedef_pkg.svid1-3iw"><h2>Package rrv64&#8203;_uncore&#8203;_typedef&#8203;_pkg</h2><p>This design unit is implemented in <code>rrv64&#8203;_uncore&#8203;_typedef&#8203;_pkg.sv</code></p><p>This file depends on: <code>rrv64_top_param_pkg.sv</code>, <code>rrv64_core_typedef_pkg.sv</code>, <code>rrv64_top_macro_pkg.sv</code>, <code>rrv64_core_param_pkg.sv</code>, <code>rrv64_uncore_param_pkg.sv</code>, <code>rrv64_top_typedef_pkg.sv</code></p></div><div class="module" id="platform:resourcervh1rtlutilusage_manager.svid1-ru"><h2>Module usage&#8203;_manager</h2><p>This design unit is implemented in <code>usage&#8203;_manager.sv</code></p><p>This file depends on: <code>one_counter.sv</code></p><div id="platform:resourcervh1rtlutilusage_manager.svid1-ru.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcervh1rtlutilusage_manager.svid1-ru.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><th>Description</th></tr></thead><tbody><tr><td>ENTRY&#8203;_COUNT</td><td>unsigned int</td><td>8</td><td></td></tr><tr><td>ENQ&#8203;_WIDTH</td><td>unsigned int</td><td>2</td><td></td></tr><tr><td>DEQ&#8203;_WIDTH</td><td>unsigned int</td><td>2</td><td></td></tr><tr><td>FLAG&#8203;_EN</td><td>unsigned int</td><td>0</td><td></td></tr><tr><td>INIT&#8203;_IS&#8203;_FULL</td><td>unsigned int</td><td>0</td><td></td></tr><tr><td>COMB&#8203;_ENQ&#8203;_EN</td><td>unsigned int</td><td>0</td><td></td></tr><tr><td>COMB&#8203;_DEQ&#8203;_EN</td><td>unsigned int</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilusage_manager.svid1-ru.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>enq&#8203;_fire&#8203;_i</td><td>in</td><td>wire [ENQ_WIDTH-1:0] logic</td><td><p>Enqueue</p></td></tr><tr><td>deq&#8203;_fire&#8203;_i</td><td>in</td><td>wire [DEQ_WIDTH-1:0] logic</td><td><p>Dequeue</p></td></tr><tr><td>head&#8203;_o</td><td>out</td><td>[DEQ_WIDTH-1:0] [ENTRY_TAG_WIDTH-1:0] logic</td><td><p>Status</p></td></tr><tr><td>tail&#8203;_o</td><td>out</td><td>[ENQ_WIDTH-1:0] [ENTRY_TAG_WIDTH-1:0] logic</td><td></td></tr><tr><td>avail&#8203;_cnt&#8203;_o</td><td>out</td><td>[USAGE_CNT_WIDTH-1:0] logic</td><td></td></tr><tr><td>flush&#8203;_i</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>wire logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>wire logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcervh1rtlutilusage_manager.svid1-ru.instantiations"><h3>Instantiations</h3><ul><li>u&#8203;_enq&#8203;_one&#8203;_counter : <a href="#platform:resourcervh1rtlutilone_counter.svid1-43">one&#8203;_counter</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>u&#8203;_deq&#8203;_one&#8203;_counter : <a href="#platform:resourcervh1rtlutilone_counter.svid1-43">one&#8203;_counter</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcervh1rtlutilusage_manager.svid1-ru.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.usage_manager.svg"></div><div id="platform:resourcervh1rtlutilusage_manager.svid1-ru.functions"><h3>Functions</h3><table><thead><tr><th>Type</th><th>Function</th><th>Description</th></tr></thead><tbody><tr><td><code>[ENTRY_TAG_WIDTH-1:0] logic</code></td><td><code>head&#8203;_ptr&#8203;_plus()</code></td><td><p>Function</p></td></tr><tr><td><code>[ENTRY_TAG_WIDTH-1:0] logic</code></td><td><code>ptr&#8203;_plus&#8203;_one()</code></td><td></td></tr><tr><td><code>[ENTRY_TAG_WIDTH-1:0] logic</code></td><td><code>tail&#8203;_ptr&#8203;_plus()</code></td><td></td></tr></tbody></table></div><div id="platform:resourcervh1rtlutilusage_manager.svid1-ru.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>gen&#8203;_head : always_comb<ul style="list-style-type:none"><li><p>Output</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>gen&#8203;_tail : always_comb</li></ul></div><div class="always-blocks"><ul><li>head&#8203;_ptr&#8203;_update : always_comb</li></ul></div><div class="always-blocks"><ul><li>tail&#8203;_ptr&#8203;_update : always_comb</li></ul></div><div class="always-blocks"><ul><li>avail&#8203;_cnt&#8203;_update : always_comb</li></ul></div><div class="always-blocks"><ul><li>head&#8203;_ptr&#8203;_dff : always_ff</li></ul></div><div class="always-blocks"><ul><li>tail&#8203;_ptr&#8203;_dff : always_ff</li></ul></div><div class="always-blocks"><ul><li>avail&#8203;_cnt&#8203;_dff : always_ff</li></ul></div></div></div></body></html>