0.6
2017.4
Dec 15 2017
20:57:24
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/.set_testcase.v,1585597101,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_alu.v,,,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/bram.v,1580152013,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/testbench_lc4_processor.v,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/.set_testcase.v,bram,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/clock_util.v,1580152013,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/delay_eight_cycles.v,,count;lc4_we_gen,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/delay_eight_cycles.v,1580152013,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/bram.v,,delay_eight_cycles,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/lc4_memory.v,1580152013,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/clock_util.v,,lc4_memory,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/lc4_prettyprint_errors.v,1580152013,verilog,,,,,,,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/register.v,1580152013,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/lc4_memory.v,,Nbit_reg,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_alu.v,1585497865,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_cla.v,,cla_box;lc4_alu,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_cla.v,1585501395,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_decoder.v,,cla16;gp1;gp4,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_decoder.v,1585497907,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_divider.v,,lc4_decoder,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_divider.v,1585497961,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_regfile.v,,lc4_divider;lc4_divider_one_iter,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_pipeline.v,1585596703,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/register.v,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/lc4_prettyprint_errors.v,lc4_processor,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_regfile.v,1585498002,verilog,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/lc4_pipeline.v,,Nbit_mux8to1;lc4_regfile,,mylib,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/print_points.v,1580152014,verilog,,,,,,,,,,,,
/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/testbench_lc4_processor.v,1585587920,verilog,,,/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/.set_testcase.v;/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/print_points.v;/mnt/castor/seas_home/b/brentano/cis501/lab4-pipeline/include/lc4_prettyprint_errors.v,test_processor,,mylib,,,,,,
