# üßÆ Wallace Tree Multiplier Physical Design (45nm)

<p align="center">
  <img
    src="https://github.com/user-attachments/assets/1d14312e-d308-445b-ac3c-abecb4e511af"
    width="392"
    height="334"
    alt="Wallace Tree Multiplier Layout"
  />
</p>

---

## üìå Overview
This repository presents the **physical design and post-layout verification of an 8-bit Wallace Tree Multiplier** implemented in **gpdk45 CMOS technology** using **Cadence Virtuoso**. The design uses **transmission-gate (TG) full and half adders** for partial-product reduction and a **carry-lookahead adder (CLA)** for the final accumulation stage.

The project emphasizes **manufacturable layout**, **parasitic-aware sizing**, and **post-layout verification**. All reported performance metrics are based on **post-layout extracted simulations**.

---

## üèóÔ∏è Architecture
The Wallace Tree Multiplier consists of three main blocks:

<p align="center">
  <img
    src="https://github.com/user-attachments/assets/12f77e4c-f47f-4985-b7c8-438a669c39c7"
    width="400"
    height="500"
    alt="Block Diagram"
  />
</p>

1. **Partial Product Generation**  
   An 8√ó8 AND array generating partial products.

2. **Wallace Tree Reduction Network**  
   Partial products are reduced using TG-based full and half adders arranged in multiple reduction layers, producing two rows of sum and carry.

3. **Final Adder**  
   A **carry-lookahead adder (CLA)** is used to minimize worst-case accumulation latency and meet timing constraints under parasitic effects.

<p align="center">
  <img
    src="https://github.com/user-attachments/assets/73cf0881-c122-452b-95ee-81821a2546bb"
    width="800"
    alt="image"
  />
</p>


The architecture was selected under the assumption that Wallace and Dadda trees provide comparable reduction depth and delay characteristics, while Wallace tree allows aggressive early reduction that simplifies floorplanning and routing.

---

## ‚öôÔ∏è Transistor-Level Design
- **TG-PT Hybrid Full/Half Adders**  
  XOR/XNOR signals are generated in parallel to avoid sequential delay. Transmission gates provide rail-to-rail signal integrity and simplify layout abutment through shared diffusion and contiguous cell placement.

- **Driver Stages**  
  Buffer stages are inserted along long RC paths in the reduction network to mitigate interconnect delay and restore signal strength.

- **Final CLA Adder**  
  The final adder uses a hierarchical CLA structure to limit fan-in and logic depth, balancing delay, area, and design complexity.

---

## üß± Physical Design Strategy
The layout follows a structured, data-driven approach:
- Cell abutment for diffusion and well sharing  
- Vertical and horizontal alignment of adders  
- Shared VDD/GND rails  
- Contacted poly gates where density is required  
- Unidirectional signal flow to reduce routing complexity  

The design uses alternating standard-cell row orientation to maximize area efficiency.

<p align="center">
  <img
    src="https://github.com/user-attachments/assets/c8822fb0-0360-4764-9387-1ed48affcfbb"
    width="800"
    alt="image"
  />
</p>

---

## üß† Design Strategy & Practical Insights

This project follows a **layout-driven design methodology**, where architectural and transistor-level decisions are made with physical constraints in mind rather than treating layout as a post-processing step.

### Early Physical Awareness
From the initial schematic stage, signal directionality and fan-out were considered to minimize long interconnects during routing. The Wallace tree structure was selected not only for its reduction depth but also for its **regularity**, which simplifies placement and routing across reduction layers.

### Transmission-Gate Logic Trade-offs
Transmission-gate (TG) based adders were chosen over conventional static CMOS designs to:
- Reduce transistor count
- Enable rail-to-rail signal swing
- Allow parallel XOR/XNOR generation

However, TG logic is more sensitive to parasitics and load variation. To mitigate this, **explicit buffer insertion** and **careful transistor sizing** were applied along long reduction paths and near the final adder interface.

### Layout Regularity and Abutment
Cells were designed with **consistent height and aligned power rails**, enabling abutment without routing congestion. Shared diffusion regions and mirrored placement were used where possible to:
- Reduce area
- Improve matching
- Simplify routing

Alternating row orientation was adopted to maximize layout density while maintaining clean VDD/GND distribution.

### Timing Closure Lessons
Post-layout timing analysis revealed that the **critical path closely matched schematic-level expectations**, validating the architectural assumptions. However, the exact worst-case delay was dominated by **interconnect parasitics**, not gate delay, highlighting the importance of:
- Early placement planning
- Buffering strategy
- Avoiding unnecessary wire detours in dense reduction regions

### Practical Takeaways
- Wallace and Dadda trees offer similar theoretical delay, but **layout regularity matters more in practice**
- Post-layout verification should be treated as a design feedback loop, not a final checkbox
- Clean hierarchy and naming significantly reduce debugging time during PVS and NanoTime analysis


## üî¨ Verification & Results
All verification is performed using DRC and LVS tool on Cadence Virtuoso
<p align="center">
  <img
    src="https://github.com/user-attachments/assets/ba107335-5179-4eff-b548-3e8c13b2cfa9"
    width="678"
    height="207"
    alt="lvs_and_drc"
  />
</p>

### üìä Post-Layout Performance Summary

| Design Block | Delay (ns) | Energy (fJ) | Area (¬µm¬≤) |
|-------------|-----------|-------------|------------|
| Wallace Tree Multiplier | **2.2** | **318** | **1332.67** |
| MAC (Multiplier + CLA) | 2.76 | 780.49 | 2040.15 |

- **DRC/LVS**: Clean (Cadence PVS)

Worst-case delay is dominated by the physical placement of the full adder generating bit 10, which exhibits the longest interconnect path. Nanotime analysis identifies the same critical path observed in schematic-level analysis.

---

## ‚ûï Bonus: Multiply‚ÄìAccumulate Unit (MAC)
A bonus **fused multiply-accumulate (MAC)** unit is implemented by integrating an additional **16-bit CLA adder** to perform:

s = a √ó b + c


Future work includes integrating an output feedback path to support full accumulation:

c(i+1) = a √ó b + c(i)


---

## üß© Layout Results

### Full Adder & Half Adder Cells
<p align="center">
  <img
    src="https://github.com/user-attachments/assets/d833f3db-2462-4bf4-8af7-65cdad05b181"
    width="520"
    alt="Full Adder Layout"
  />
</p>

<p align="center">
  <img
    src="https://github.com/user-attachments/assets/01be3749-e51c-4f64-93de-d91a24f332b0"
    width="520"
    alt="Half Adder Layout"
  />
</p>

---

### Partial Product Generator Cells
<p align="center">
  <img
    src="https://github.com/user-attachments/assets/e0700a4c-99f9-499d-a3ae-2a74975405d2"
    width="520"
    alt="Partial Product Generator Layout"
  />
</p>

---

### Final Adder
<p align="center">
  <img
    src="https://github.com/user-attachments/assets/5b664a48-66c9-437e-b8f7-cc867b65a0cc"
    width="800"
    alt="Final Adder Layout"
  />
</p>

---

### Multiply‚ÄìAccumulate (MAC)
<p align="center">
  <img
    src="https://github.com/user-attachments/assets/41cffddb-3f2c-49cb-ad84-352a784bdbc4"
    width="800"
    alt="MAC Layout"
  />
</p>




