
`timescale 1ns / 1ps

module test;


wire  Fout;

reg  Fin, Resetn;

reg [3:0]  Fsel;



FreqDiv_tb top(.Fout(Fout), .Fin(Fin), .Fsel(Fsel), .Resetn(Resetn)
     ); 
 
