

================================================================
== Vitis HLS Report for 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2'
================================================================
* Date:           Fri Nov 15 11:03:01 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.653 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    32771|  16.002 ns|  0.175 ms|    3|  32771|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_955_2  |        1|    32769|         4|          1|          1|  0 ~ 32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     150|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     127|    -|
|Register         |        -|     -|     176|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     176|     309|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1110_1_fu_383_p2             |         +|   0|  0|  18|           9|           9|
    |add_ln1110_fu_377_p2               |         +|   0|  0|  18|           9|           1|
    |add_ln955_fu_235_p2                |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op51_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op63_store_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op66_store_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op72_write_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op84_write_state4     |       and|   0|  0|   2|           1|           1|
    |icmp_ln955_fu_229_p2               |      icmp|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |empty_75_fu_399_p3                 |    select|   0|  0|   8|           1|           8|
    |linebuf_c_1_d0                     |    select|   0|  0|   8|           1|           8|
    |linebuf_y_1_d0                     |    select|   0|  0|   8|           1|           8|
    |select_ln1024_fu_320_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln1036_fu_332_p3            |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 150|          65|          82|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_empty_reg_212  |  14|          3|    8|         24|
    |ap_sig_allocacmp_out_x_1            |   9|          2|   12|         24|
    |out_x_fu_90                         |   9|          2|   12|         24|
    |p_0_0_0_0_0423599_i_out_o           |   9|          2|    8|         16|
    |p_0_0_0_0_0423605_i_out_o           |   9|          2|    8|         16|
    |p_0_1_0_0_0601_i_out_o              |   9|          2|    8|         16|
    |p_0_1_0_0_0607_i_out_o              |   9|          2|    8|         16|
    |p_0_2_0_0_0603_i_out_o              |   9|          2|    8|         16|
    |stream_in_blk_n                     |   9|          2|    1|          2|
    |stream_in_vresampled_blk_n          |   9|          2|    1|          2|
    |stream_in_vresampled_din            |  14|          3|   24|         72|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 127|         28|  100|        232|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_212  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_212  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_empty_reg_212  |   8|   0|    8|          0|
    |icmp_ln955_reg_459                  |   1|   0|    1|          0|
    |linebuf_c_1_addr_reg_480            |  12|   0|   12|          0|
    |linebuf_c_addr_reg_474              |  12|   0|   12|          0|
    |linebuf_y_1_addr_reg_469            |  12|   0|   12|          0|
    |linebuf_y_addr_reg_463              |  12|   0|   12|          0|
    |out_x_1_reg_454                     |  12|   0|   12|          0|
    |out_x_fu_90                         |  12|   0|   12|          0|
    |select_ln1024_reg_491               |   8|   0|    8|          0|
    |icmp_ln955_reg_459                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 176|  32|  113|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2|  return value|
|stream_in_dout                       |   in|   24|     ap_fifo|                                       stream_in|       pointer|
|stream_in_num_data_valid             |   in|    5|     ap_fifo|                                       stream_in|       pointer|
|stream_in_fifo_cap                   |   in|    5|     ap_fifo|                                       stream_in|       pointer|
|stream_in_empty_n                    |   in|    1|     ap_fifo|                                       stream_in|       pointer|
|stream_in_read                       |  out|    1|     ap_fifo|                                       stream_in|       pointer|
|stream_in_vresampled_din             |  out|   24|     ap_fifo|                            stream_in_vresampled|       pointer|
|stream_in_vresampled_num_data_valid  |   in|    5|     ap_fifo|                            stream_in_vresampled|       pointer|
|stream_in_vresampled_fifo_cap        |   in|    5|     ap_fifo|                            stream_in_vresampled|       pointer|
|stream_in_vresampled_full_n          |   in|    1|     ap_fifo|                            stream_in_vresampled|       pointer|
|stream_in_vresampled_write           |  out|    1|     ap_fifo|                            stream_in_vresampled|       pointer|
|loopWidth                            |   in|   12|     ap_none|                                       loopWidth|        scalar|
|out_y_cast_i                         |   in|    1|     ap_none|                                    out_y_cast_i|        scalar|
|cmp393_i                             |   in|    1|     ap_none|                                        cmp393_i|        scalar|
|linebuf_y_address0                   |  out|   12|   ap_memory|                                       linebuf_y|         array|
|linebuf_y_ce0                        |  out|    1|   ap_memory|                                       linebuf_y|         array|
|linebuf_y_we0                        |  out|    1|   ap_memory|                                       linebuf_y|         array|
|linebuf_y_d0                         |  out|    8|   ap_memory|                                       linebuf_y|         array|
|linebuf_y_address1                   |  out|   12|   ap_memory|                                       linebuf_y|         array|
|linebuf_y_ce1                        |  out|    1|   ap_memory|                                       linebuf_y|         array|
|linebuf_y_q1                         |   in|    8|   ap_memory|                                       linebuf_y|         array|
|linebuf_y_1_address0                 |  out|   12|   ap_memory|                                     linebuf_y_1|         array|
|linebuf_y_1_ce0                      |  out|    1|   ap_memory|                                     linebuf_y_1|         array|
|linebuf_y_1_we0                      |  out|    1|   ap_memory|                                     linebuf_y_1|         array|
|linebuf_y_1_d0                       |  out|    8|   ap_memory|                                     linebuf_y_1|         array|
|linebuf_y_1_q0                       |   in|    8|   ap_memory|                                     linebuf_y_1|         array|
|cmp105_i                             |   in|    1|     ap_none|                                        cmp105_i|        scalar|
|linebuf_c_address0                   |  out|   12|   ap_memory|                                       linebuf_c|         array|
|linebuf_c_ce0                        |  out|    1|   ap_memory|                                       linebuf_c|         array|
|linebuf_c_we0                        |  out|    1|   ap_memory|                                       linebuf_c|         array|
|linebuf_c_d0                         |  out|    8|   ap_memory|                                       linebuf_c|         array|
|linebuf_c_address1                   |  out|   12|   ap_memory|                                       linebuf_c|         array|
|linebuf_c_ce1                        |  out|    1|   ap_memory|                                       linebuf_c|         array|
|linebuf_c_q1                         |   in|    8|   ap_memory|                                       linebuf_c|         array|
|linebuf_c_1_address0                 |  out|   12|   ap_memory|                                     linebuf_c_1|         array|
|linebuf_c_1_ce0                      |  out|    1|   ap_memory|                                     linebuf_c_1|         array|
|linebuf_c_1_we0                      |  out|    1|   ap_memory|                                     linebuf_c_1|         array|
|linebuf_c_1_d0                       |  out|    8|   ap_memory|                                     linebuf_c_1|         array|
|linebuf_c_1_address1                 |  out|   12|   ap_memory|                                     linebuf_c_1|         array|
|linebuf_c_1_ce1                      |  out|    1|   ap_memory|                                     linebuf_c_1|         array|
|linebuf_c_1_q1                       |   in|    8|   ap_memory|                                     linebuf_c_1|         array|
|y_cast2_i                            |   in|    1|     ap_none|                                       y_cast2_i|        scalar|
|cmp33_i                              |   in|    1|     ap_none|                                         cmp33_i|        scalar|
|p_read                               |   in|    1|     ap_none|                                          p_read|        scalar|
|p_0_1_0_0_0607_i_out_i               |   in|    8|     ap_ovld|                            p_0_1_0_0_0607_i_out|       pointer|
|p_0_1_0_0_0607_i_out_o               |  out|    8|     ap_ovld|                            p_0_1_0_0_0607_i_out|       pointer|
|p_0_1_0_0_0607_i_out_o_ap_vld        |  out|    1|     ap_ovld|                            p_0_1_0_0_0607_i_out|       pointer|
|p_0_0_0_0_0423605_i_out_i            |   in|    8|     ap_ovld|                         p_0_0_0_0_0423605_i_out|       pointer|
|p_0_0_0_0_0423605_i_out_o            |  out|    8|     ap_ovld|                         p_0_0_0_0_0423605_i_out|       pointer|
|p_0_0_0_0_0423605_i_out_o_ap_vld     |  out|    1|     ap_ovld|                         p_0_0_0_0_0423605_i_out|       pointer|
|p_0_2_0_0_0603_i_out_i               |   in|    8|     ap_ovld|                            p_0_2_0_0_0603_i_out|       pointer|
|p_0_2_0_0_0603_i_out_o               |  out|    8|     ap_ovld|                            p_0_2_0_0_0603_i_out|       pointer|
|p_0_2_0_0_0603_i_out_o_ap_vld        |  out|    1|     ap_ovld|                            p_0_2_0_0_0603_i_out|       pointer|
|p_0_1_0_0_0601_i_out_i               |   in|    8|     ap_ovld|                            p_0_1_0_0_0601_i_out|       pointer|
|p_0_1_0_0_0601_i_out_o               |  out|    8|     ap_ovld|                            p_0_1_0_0_0601_i_out|       pointer|
|p_0_1_0_0_0601_i_out_o_ap_vld        |  out|    1|     ap_ovld|                            p_0_1_0_0_0601_i_out|       pointer|
|p_0_0_0_0_0423599_i_out_i            |   in|    8|     ap_ovld|                         p_0_0_0_0_0423599_i_out|       pointer|
|p_0_0_0_0_0423599_i_out_o            |  out|    8|     ap_ovld|                         p_0_0_0_0_0423599_i_out|       pointer|
|p_0_0_0_0_0423599_i_out_o_ap_vld     |  out|    1|     ap_ovld|                         p_0_0_0_0_0423599_i_out|       pointer|
+-------------------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_x = alloca i32 1"   --->   Operation 7 'alloca' 'out_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_vresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cmp33_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp33_i"   --->   Operation 11 'read' 'cmp33_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y_cast2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_cast2_i"   --->   Operation 12 'read' 'y_cast2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp105_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp105_i"   --->   Operation 13 'read' 'cmp105_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp393_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp393_i"   --->   Operation 14 'read' 'cmp393_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_y_cast_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %out_y_cast_i"   --->   Operation 15 'read' 'out_y_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth"   --->   Operation 16 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %out_x"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_x_1 = load i12 %out_x" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 19 'load' 'out_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.80ns)   --->   "%icmp_ln955 = icmp_eq  i12 %out_x_1, i12 %loopWidth_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 20 'icmp' 'icmp_ln955' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.80ns)   --->   "%add_ln955 = add i12 %out_x_1, i12 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 21 'add' 'add_ln955' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln955 = br i1 %icmp_ln955, void %for.body27.split.i, void %for.inc404.loopexit.i.exitStub" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 22 'br' 'br_ln955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln958 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_36" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:958->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 23 'specpipeline' 'specpipeline_ln958' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln955 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 24 'specloopname' 'specloopname_ln955' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln963 = br i1 %cmp33_i_read, void %for.body57.i, void %for.inc.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:963->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 25 'br' 'br_ln963' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1124 = br i1 %cmp393_i_read, void %for.inc401.i, void %if.then396.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1124->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 26 'br' 'br_ln1124' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1126 = br i1 %p_read_2, void %if.else398.i, void %if.then397.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1126->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 27 'br' 'br_ln1126' <Predicate = (!icmp_ln955 & cmp393_i_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1130 = br void %for.inc401.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1130->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 28 'br' 'br_ln1130' <Predicate = (!icmp_ln955 & cmp393_i_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln955 = store i12 %add_ln955, i12 %out_x" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 29 'store' 'store_ln955' <Predicate = (!icmp_ln955)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln955 = br void %for.body27.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 30 'br' 'br_ln955' <Predicate = (!icmp_ln955)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln955 = zext i12 %out_x_1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 31 'zext' 'zext_ln955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.94ns)   --->   "%stream_in_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_in" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:965->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 33 'read' 'stream_in_read' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 1.94> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln965 = trunc i24 %stream_in_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:965->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 34 'trunc' 'trunc_ln965' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln965_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_in_read, i32 8, i32 15" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:965->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 35 'partselect' 'trunc_ln965_2' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln965_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_in_read, i32 16, i32 23" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:965->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 36 'partselect' 'trunc_ln965_3' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln972 = store i8 %trunc_ln965_2, i8 %p_0_1_0_0_0607_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 37 'store' 'store_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln972 = store i8 %trunc_ln965, i8 %p_0_0_0_0_0423605_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 38 'store' 'store_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln972 = store i8 %trunc_ln965_3, i8 %p_0_2_0_0_0603_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 39 'store' 'store_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln972 = store i8 %trunc_ln965_2, i8 %p_0_1_0_0_0601_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 40 'store' 'store_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln972 = store i8 %trunc_ln965, i8 %p_0_0_0_0_0423599_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 41 'store' 'store_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln972 = br void %for.body57.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:972->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 42 'br' 'br_ln972' <Predicate = (!icmp_ln955 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%linebuf_y_addr = getelementptr i8 %linebuf_y, i64 0, i64 %zext_ln955" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:836->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 43 'getelementptr' 'linebuf_y_addr' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.23ns)   --->   "%LineBufVal = load i12 %linebuf_y_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 44 'load' 'LineBufVal' <Predicate = (!icmp_ln955 & cmp105_i_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%linebuf_y_1_addr = getelementptr i8 %linebuf_y_1, i64 0, i64 %zext_ln955" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:836->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 45 'getelementptr' 'linebuf_y_1_addr' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%linebuf_c_addr = getelementptr i8 %linebuf_c, i64 0, i64 %zext_ln955" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:836->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 46 'getelementptr' 'linebuf_c_addr' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%linebuf_c_1_addr = getelementptr i8 %linebuf_c_1, i64 0, i64 %zext_ln955" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:836->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 47 'getelementptr' 'linebuf_c_1_addr' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%linebuf_c_load = load i12 %linebuf_c_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 48 'load' 'linebuf_c_load' <Predicate = (!icmp_ln955)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%LineBufVal_7 = load i12 %linebuf_c_1_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 49 'load' 'LineBufVal_7' <Predicate = (!icmp_ln955 & y_cast2_i_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%InYPix = load i8 %p_0_0_0_0_0423605_i_out" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:798->d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:994->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 50 'load' 'InYPix' <Predicate = (!icmp_ln955)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (1.23ns)   --->   "%LineBufVal = load i12 %linebuf_y_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 51 'load' 'LineBufVal' <Predicate = (!icmp_ln955 & cmp105_i_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 52 [2/2] (1.23ns)   --->   "%LineBufVal_5 = load i12 %linebuf_y_1_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 52 'load' 'LineBufVal_5' <Predicate = (!icmp_ln955)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 53 [1/1] (0.39ns)   --->   "%LineBufVal_6 = select i1 %cmp105_i_read, i8 %LineBufVal, i8 %InYPix" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1000->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 53 'select' 'LineBufVal_6' <Predicate = (!icmp_ln955)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (1.23ns)   --->   "%linebuf_c_load = load i12 %linebuf_c_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 54 'load' 'linebuf_c_load' <Predicate = (!icmp_ln955)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 55 [1/2] (1.23ns)   --->   "%LineBufVal_7 = load i12 %linebuf_c_1_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 55 'load' 'LineBufVal_7' <Predicate = (!icmp_ln955 & y_cast2_i_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln798 = store i8 %InYPix, i12 %linebuf_y_addr" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:798->d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:994->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 56 'store' 'store_ln798' <Predicate = (!icmp_ln955)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln1009 = store i8 %LineBufVal_6, i12 %linebuf_y_1_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1009->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 57 'store' 'store_ln1009' <Predicate = (!icmp_ln955)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln1024 = select i1 %y_cast2_i_read, i8 %LineBufVal_7, i8 %linebuf_c_load" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1024->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 58 'select' 'select_ln1024' <Predicate = (!icmp_ln955)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.42ns)   --->   "%br_ln1034 = br i1 %y_cast2_i_read, void %if.then218.i, void %if.else337.i_ifconv" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 59 'br' 'br_ln1034' <Predicate = (!icmp_ln955)> <Delay = 0.42>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0607_i_out_load = load i8 %p_0_1_0_0_0607_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1036->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 60 'load' 'p_0_1_0_0_0607_i_out_load' <Predicate = (!icmp_ln955 & !y_cast2_i_read)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.39ns)   --->   "%select_ln1036 = select i1 %cmp33_i_read, i8 %p_0_1_0_0_0607_i_out_load, i8 %select_ln1024" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1036->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 61 'select' 'select_ln1036' <Predicate = (!icmp_ln955 & !y_cast2_i_read)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %cmp33_i_read, void %for.body247.i, void %for.inc236.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1057->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 62 'br' 'br_ln1057' <Predicate = (!icmp_ln955 & !y_cast2_i_read)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln798 = store i8 %p_0_1_0_0_0607_i_out_load, i12 %linebuf_c_addr" [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:798->d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1064->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 63 'store' 'store_ln798' <Predicate = (cmp33_i_read & !y_cast2_i_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln1065 = br void %for.body247.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1065->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 64 'br' 'br_ln1065' <Predicate = (cmp33_i_read & !y_cast2_i_read)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.39ns)   --->   "%LineBufVal_8 = select i1 %cmp105_i_read, i8 %select_ln1024, i8 %select_ln1036" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1069->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 65 'select' 'LineBufVal_8' <Predicate = (!icmp_ln955 & !y_cast2_i_read)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln1078 = store i8 %LineBufVal_8, i12 %linebuf_c_1_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1078->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 66 'store' 'store_ln1078' <Predicate = (!icmp_ln955 & !y_cast2_i_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_3 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln1080 = br void %if.else337.i_ifconv" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1080->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 67 'br' 'br_ln1080' <Predicate = (!icmp_ln955 & !y_cast2_i_read)> <Delay = 0.42>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0423599_i_out_load = load i8 %p_0_0_0_0_0423599_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 68 'load' 'p_0_0_0_0_0423599_i_out_load' <Predicate = (cmp393_i_read & p_read_2)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0601_i_out_load = load i8 %p_0_1_0_0_0601_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 69 'load' 'p_0_1_0_0_0601_i_out_load' <Predicate = (cmp393_i_read & p_read_2)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0603_i_out_load = load i8 %p_0_2_0_0_0603_i_out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 70 'load' 'p_0_2_0_0_0603_i_out_load' <Predicate = (cmp393_i_read & p_read_2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_0603_i_out_load, i8 %p_0_1_0_0_0601_i_out_load, i8 %p_0_0_0_0_0423599_i_out_load" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 71 'bitconcatenate' 'p_0' <Predicate = (cmp393_i_read & p_read_2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.94ns)   --->   "%write_ln1127 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_in_vresampled, i24 %p_0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 72 'write' 'write_ln1127' <Predicate = (cmp393_i_read & p_read_2)> <Delay = 1.94> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1127 = br void %if.end399.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1127->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 73 'br' 'br_ln1127' <Predicate = (cmp393_i_read & p_read_2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln955)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 74 [1/2] (1.23ns)   --->   "%LineBufVal_5 = load i12 %linebuf_y_1_addr" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 74 'load' 'LineBufVal_5' <Predicate = (!icmp_ln955)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty = phi i8 %select_ln1036, void %for.body247.i, i8 %linebuf_c_load, void %for.body57.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1036->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 75 'phi' 'empty' <Predicate = (out_y_cast_i_read)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1110 = zext i8 %select_ln1024" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1110->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 76 'zext' 'zext_ln1110' <Predicate = (out_y_cast_i_read)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1110_1 = zext i8 %empty" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1110->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 77 'zext' 'zext_ln1110_1' <Predicate = (out_y_cast_i_read)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1110 = add i9 %zext_ln1110, i9 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1110->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 78 'add' 'add_ln1110' <Predicate = (out_y_cast_i_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln1110_1 = add i9 %add_ln1110, i9 %zext_ln1110_1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1110->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 79 'add' 'add_ln1110_1' <Predicate = (out_y_cast_i_read)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln1110_1, i32 1, i32 8" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1109->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 80 'partselect' 'trunc_ln' <Predicate = (out_y_cast_i_read)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.39ns)   --->   "%empty_75 = select i1 %out_y_cast_i_read, i8 %trunc_ln, i8 %select_ln1024" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1109->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 81 'select' 'empty_75' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_1_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_75, i8 %LineBufVal_5" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1129->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 82 'bitconcatenate' 'tmp_1_i' <Predicate = (cmp393_i_read & !p_read_2)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1129 = zext i16 %tmp_1_i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1129->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 83 'zext' 'zext_ln1129' <Predicate = (cmp393_i_read & !p_read_2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.94ns)   --->   "%write_ln1129 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_in_vresampled, i24 %zext_ln1129" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1129->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 84 'write' 'write_ln1129' <Predicate = (cmp393_i_read & !p_read_2)> <Delay = 1.94> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end399.i"   --->   Operation 85 'br' 'br_ln0' <Predicate = (cmp393_i_read & !p_read_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_y_cast_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp393_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linebuf_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_y_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cmp105_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linebuf_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ y_cast2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp33_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_in_vresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_1_0_0_0607_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0_0_0423605_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_2_0_0_0603_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_1_0_0_0601_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0_0_0423599_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_x                        (alloca           ) [ 01000]
specinterface_ln0            (specinterface    ) [ 00000]
specinterface_ln0            (specinterface    ) [ 00000]
p_read_2                     (read             ) [ 01111]
cmp33_i_read                 (read             ) [ 01110]
y_cast2_i_read               (read             ) [ 01111]
cmp105_i_read                (read             ) [ 01110]
cmp393_i_read                (read             ) [ 01111]
out_y_cast_i_read            (read             ) [ 01111]
loopWidth_read               (read             ) [ 00000]
store_ln0                    (store            ) [ 00000]
br_ln0                       (br               ) [ 00000]
out_x_1                      (load             ) [ 01100]
icmp_ln955                   (icmp             ) [ 01111]
add_ln955                    (add              ) [ 00000]
br_ln955                     (br               ) [ 00000]
specpipeline_ln958           (specpipeline     ) [ 00000]
specloopname_ln955           (specloopname     ) [ 00000]
br_ln963                     (br               ) [ 00000]
br_ln1124                    (br               ) [ 00000]
br_ln1126                    (br               ) [ 00000]
br_ln1130                    (br               ) [ 00000]
store_ln955                  (store            ) [ 00000]
br_ln955                     (br               ) [ 00000]
zext_ln955                   (zext             ) [ 00000]
speclooptripcount_ln0        (speclooptripcount) [ 00000]
stream_in_read               (read             ) [ 00000]
trunc_ln965                  (trunc            ) [ 00000]
trunc_ln965_2                (partselect       ) [ 00000]
trunc_ln965_3                (partselect       ) [ 00000]
store_ln972                  (store            ) [ 00000]
store_ln972                  (store            ) [ 00000]
store_ln972                  (store            ) [ 00000]
store_ln972                  (store            ) [ 00000]
store_ln972                  (store            ) [ 00000]
br_ln972                     (br               ) [ 00000]
linebuf_y_addr               (getelementptr    ) [ 01010]
linebuf_y_1_addr             (getelementptr    ) [ 01011]
linebuf_c_addr               (getelementptr    ) [ 01010]
linebuf_c_1_addr             (getelementptr    ) [ 01010]
InYPix                       (load             ) [ 00000]
LineBufVal                   (load             ) [ 00000]
LineBufVal_6                 (select           ) [ 00000]
linebuf_c_load               (load             ) [ 01011]
LineBufVal_7                 (load             ) [ 00000]
store_ln798                  (store            ) [ 00000]
store_ln1009                 (store            ) [ 00000]
select_ln1024                (select           ) [ 01001]
br_ln1034                    (br               ) [ 01011]
p_0_1_0_0_0607_i_out_load    (load             ) [ 00000]
select_ln1036                (select           ) [ 01011]
br_ln1057                    (br               ) [ 00000]
store_ln798                  (store            ) [ 00000]
br_ln1065                    (br               ) [ 00000]
LineBufVal_8                 (select           ) [ 00000]
store_ln1078                 (store            ) [ 00000]
br_ln1080                    (br               ) [ 01011]
p_0_0_0_0_0423599_i_out_load (load             ) [ 00000]
p_0_1_0_0_0601_i_out_load    (load             ) [ 00000]
p_0_2_0_0_0603_i_out_load    (load             ) [ 00000]
p_0                          (bitconcatenate   ) [ 00000]
write_ln1127                 (write            ) [ 00000]
br_ln1127                    (br               ) [ 00000]
LineBufVal_5                 (load             ) [ 00000]
empty                        (phi              ) [ 01001]
zext_ln1110                  (zext             ) [ 00000]
zext_ln1110_1                (zext             ) [ 00000]
add_ln1110                   (add              ) [ 00000]
add_ln1110_1                 (add              ) [ 00000]
trunc_ln                     (partselect       ) [ 00000]
empty_75                     (select           ) [ 00000]
tmp_1_i                      (bitconcatenate   ) [ 00000]
zext_ln1129                  (zext             ) [ 00000]
write_ln1129                 (write            ) [ 00000]
br_ln0                       (br               ) [ 00000]
ret_ln0                      (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="loopWidth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_y_cast_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_y_cast_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmp393_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp393_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="linebuf_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_y"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="linebuf_y_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_y_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp105_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp105_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="linebuf_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="linebuf_c_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_c_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y_cast2_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_cast2_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cmp33_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp33_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_in">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_in_vresampled">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_vresampled"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_0_1_0_0_0607_i_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_0607_i_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_0_0_0_0_0423605_i_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0423605_i_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_0_2_0_0_0603_i_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_0603_i_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_0_1_0_0_0601_i_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_0601_i_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_0_0_0_0_0423599_i_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0423599_i_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="out_x_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_x/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_2_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="cmp33_i_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp33_i_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="y_cast2_i_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_cast2_i_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="cmp105_i_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp105_i_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cmp393_i_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp393_i_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_y_cast_i_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_y_cast_i_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="loopWidth_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="stream_in_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="0"/>
<pin id="139" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_in_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="0" index="2" bw="24" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1127/3 write_ln1129/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="linebuf_y_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="12" slack="0"/>
<pin id="153" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_y_addr/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="1"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="164" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal/2 store_ln798/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="linebuf_y_1_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_y_1_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="linebuf_c_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="12" slack="0"/>
<pin id="177" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_c_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="linebuf_c_1_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_c_1_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="1"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="192" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="193" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="195" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_c_load/2 store_ln798/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="1"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="203" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="205" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_7/2 store_ln1078/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="1"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_5/3 store_ln1009/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="empty_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="214" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="empty_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="8" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln0_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="12" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="out_x_1_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_x_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln955_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="12" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln955/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln955_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln955/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln955_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="12" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln955/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln955_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln955/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln965_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln965/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln965_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="24" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="0" index="3" bw="5" slack="0"/>
<pin id="262" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln965_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln965_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="24" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="0" index="3" bw="6" slack="0"/>
<pin id="272" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln965_3/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln972_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln972/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln972_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln972/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln972_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln972/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln972_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln972/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln972_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln972/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="InYPix_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="InYPix/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="LineBufVal_6_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="LineBufVal_6/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln1024_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1024/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_0_1_0_0_0607_i_out_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0607_i_out_load/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln1036_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1036/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="LineBufVal_8_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="2"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="0"/>
<pin id="343" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="LineBufVal_8/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_0_0_0_0_0423599_i_out_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0423599_i_out_load/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_0_1_0_0_0601_i_out_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0601_i_out_load/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_0_2_0_0_0603_i_out_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_0603_i_out_load/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_0_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="24" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="0" index="3" bw="8" slack="0"/>
<pin id="364" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln1110_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1110/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln1110_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1110_1/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln1110_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1110/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln1110_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1110_1/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="0" index="3" bw="5" slack="0"/>
<pin id="394" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="empty_75_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="3"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="1"/>
<pin id="403" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_75/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_1_i_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="0" index="2" bw="8" slack="0"/>
<pin id="409" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln1129_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1129/4 "/>
</bind>
</comp>

<comp id="418" class="1005" name="out_x_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="0"/>
<pin id="420" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="out_x "/>
</bind>
</comp>

<comp id="425" class="1005" name="p_read_2_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="2"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="cmp33_i_read_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp33_i_read "/>
</bind>
</comp>

<comp id="434" class="1005" name="y_cast2_i_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="y_cast2_i_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="cmp105_i_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp105_i_read "/>
</bind>
</comp>

<comp id="445" class="1005" name="cmp393_i_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="2"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp393_i_read "/>
</bind>
</comp>

<comp id="449" class="1005" name="out_y_cast_i_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="3"/>
<pin id="451" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="out_y_cast_i_read "/>
</bind>
</comp>

<comp id="454" class="1005" name="out_x_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="1"/>
<pin id="456" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="out_x_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="icmp_ln955_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln955 "/>
</bind>
</comp>

<comp id="463" class="1005" name="linebuf_y_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="12" slack="1"/>
<pin id="465" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_y_addr "/>
</bind>
</comp>

<comp id="469" class="1005" name="linebuf_y_1_addr_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="1"/>
<pin id="471" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_y_1_addr "/>
</bind>
</comp>

<comp id="474" class="1005" name="linebuf_c_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="1"/>
<pin id="476" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_c_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="linebuf_c_1_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="12" slack="1"/>
<pin id="482" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_c_1_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="linebuf_c_load_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_c_load "/>
</bind>
</comp>

<comp id="491" class="1005" name="select_ln1024_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1024 "/>
</bind>
</comp>

<comp id="497" class="1005" name="select_ln1036_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="1"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1036 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="82" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="165"><net_src comp="149" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="173" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="206"><net_src comp="180" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="130" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="256"><net_src comp="136" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="70" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="136" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="136" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="76" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="78" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="257" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="253" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="267" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="257" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="253" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="317"><net_src comp="156" pin="7"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="307" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="325"><net_src comp="197" pin="7"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="187" pin="7"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="320" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="320" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="332" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="346"><net_src comp="339" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="350"><net_src comp="34" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="80" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="351" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="347" pin="1"/><net_sink comp="359" pin=3"/></net>

<net id="369"><net_src comp="359" pin="4"/><net_sink comp="142" pin=2"/></net>

<net id="376"><net_src comp="215" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="370" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="84" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="373" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="86" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="72" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="404"><net_src comp="389" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="88" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="399" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="207" pin="3"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="421"><net_src comp="90" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="428"><net_src comp="94" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="100" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="437"><net_src comp="106" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="442"><net_src comp="112" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="448"><net_src comp="118" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="124" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="457"><net_src comp="226" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="462"><net_src comp="229" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="149" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="472"><net_src comp="166" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="477"><net_src comp="173" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="483"><net_src comp="180" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="489"><net_src comp="187" pin="7"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="494"><net_src comp="320" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="500"><net_src comp="332" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="215" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: linebuf_y | {3 }
	Port: linebuf_y_1 | {3 }
	Port: linebuf_c | {3 }
	Port: linebuf_c_1 | {3 }
	Port: stream_in | {}
	Port: stream_in_vresampled | {3 4 }
	Port: p_0_1_0_0_0607_i_out | {2 }
	Port: p_0_0_0_0_0423605_i_out | {2 }
	Port: p_0_2_0_0_0603_i_out | {2 }
	Port: p_0_1_0_0_0601_i_out | {2 }
	Port: p_0_0_0_0_0423599_i_out | {2 }
 - Input state : 
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : loopWidth | {1 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : out_y_cast_i | {1 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : cmp393_i | {1 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : linebuf_y | {2 3 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : linebuf_y_1 | {3 4 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : cmp105_i | {1 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : linebuf_c | {2 3 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : linebuf_c_1 | {2 3 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : y_cast2_i | {1 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : cmp33_i | {1 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : stream_in | {2 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : stream_in_vresampled | {}
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : p_read | {1 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : p_0_1_0_0_0607_i_out | {3 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : p_0_0_0_0_0423605_i_out | {3 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : p_0_2_0_0_0603_i_out | {3 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : p_0_1_0_0_0601_i_out | {3 }
	Port: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 : p_0_0_0_0_0423599_i_out | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		out_x_1 : 1
		icmp_ln955 : 2
		add_ln955 : 2
		br_ln955 : 3
		store_ln955 : 3
	State 2
		store_ln972 : 1
		store_ln972 : 1
		store_ln972 : 1
		store_ln972 : 1
		store_ln972 : 1
		linebuf_y_addr : 1
		LineBufVal : 2
		linebuf_y_1_addr : 1
		linebuf_c_addr : 1
		linebuf_c_1_addr : 1
		linebuf_c_load : 2
		LineBufVal_7 : 2
	State 3
		LineBufVal_6 : 1
		store_ln798 : 1
		store_ln1009 : 2
		select_ln1024 : 1
		select_ln1036 : 2
		store_ln798 : 1
		LineBufVal_8 : 3
		store_ln1078 : 4
		p_0 : 1
		write_ln1127 : 2
	State 4
		zext_ln1110_1 : 1
		add_ln1110 : 1
		add_ln1110_1 : 2
		trunc_ln : 3
		empty_75 : 4
		tmp_1_i : 5
		zext_ln1129 : 6
		write_ln1129 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln955_fu_235       |    0    |    19   |
|    add   |       add_ln1110_fu_377       |    0    |    19   |
|          |      add_ln1110_1_fu_383      |    0    |    18   |
|----------|-------------------------------|---------|---------|
|          |      LineBufVal_6_fu_312      |    0    |    8    |
|          |      select_ln1024_fu_320     |    0    |    8    |
|  select  |      select_ln1036_fu_332     |    0    |    8    |
|          |      LineBufVal_8_fu_339      |    0    |    8    |
|          |        empty_75_fu_399        |    0    |    8    |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln955_fu_229       |    0    |    19   |
|----------|-------------------------------|---------|---------|
|          |      p_read_2_read_fu_94      |    0    |    0    |
|          |    cmp33_i_read_read_fu_100   |    0    |    0    |
|          |   y_cast2_i_read_read_fu_106  |    0    |    0    |
|   read   |   cmp105_i_read_read_fu_112   |    0    |    0    |
|          |   cmp393_i_read_read_fu_118   |    0    |    0    |
|          | out_y_cast_i_read_read_fu_124 |    0    |    0    |
|          |   loopWidth_read_read_fu_130  |    0    |    0    |
|          |   stream_in_read_read_fu_136  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_142       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln955_fu_246       |    0    |    0    |
|   zext   |       zext_ln1110_fu_370      |    0    |    0    |
|          |      zext_ln1110_1_fu_373     |    0    |    0    |
|          |       zext_ln1129_fu_413      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln965_fu_253      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      trunc_ln965_2_fu_257     |    0    |    0    |
|partselect|      trunc_ln965_3_fu_267     |    0    |    0    |
|          |        trunc_ln_fu_389        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|           p_0_fu_359          |    0    |    0    |
|          |         tmp_1_i_fu_405        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   115   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  cmp105_i_read_reg_439  |    1   |
|   cmp33_i_read_reg_429  |    1   |
|  cmp393_i_read_reg_445  |    1   |
|      empty_reg_212      |    8   |
|    icmp_ln955_reg_459   |    1   |
| linebuf_c_1_addr_reg_480|   12   |
|  linebuf_c_addr_reg_474 |   12   |
|  linebuf_c_load_reg_486 |    8   |
| linebuf_y_1_addr_reg_469|   12   |
|  linebuf_y_addr_reg_463 |   12   |
|     out_x_1_reg_454     |   12   |
|      out_x_reg_418      |   12   |
|out_y_cast_i_read_reg_449|    1   |
|     p_read_2_reg_425    |    1   |
|  select_ln1024_reg_491  |    8   |
|  select_ln1036_reg_497  |    8   |
|  y_cast2_i_read_reg_434 |    1   |
+-------------------------+--------+
|          Total          |   111  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_142 |  p2  |   2  |  24  |   48   ||    9    |
| grp_access_fu_156 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_187 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_197 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   115  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   111  |   151  |
+-----------+--------+--------+--------+
