<html><body>
<pre>
 
cpldfit:  version O.76xd                            Xilinx Inc.
                                  Fitter Report
Design Name: counter                             Date:  1-28-2012,  7:35PM
Device Used: XCR3064XL-6-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
4  /64  (  6%) 4   /192  (  2%) 4   /160  (  2%) 4  /64  (  6%) 6  /32  ( 19%)

** Function Block Resources **

Function  Mcells    FB Inps   Pterms    IO        GCK       
Block     Used/Tot  Used/Tot  Used/Tot  Used/Tot  Used/Tot  
FB1         4/16      4/40      4/48     4/ 7      1/2
FB2         0/16      0/40      0/48     0/ 7      0/2
FB3         0/16      0/40      0/48     0/ 7      0/2
FB4         0/16      0/40      0/48     0/ 7      0/2
           -----    -------   -------    -----
Total       4/64      4/160     4/192    4/28 

* - Resource is exhausted

** Local Control Term Resources **

        LCT0     LCT1     LCT2     LCT3     LCT4     LCT5     LCT6     LCT7
FB1     sr                                                                      
FB2                                                                             
FB3                                                                             
FB4                                                                             

Legend:
ce   - clock enable
clk  - clock
oe   - output enable
sr   - set/reset
uct1 - universal control term clock
uct2 - universal control term output enable
uct3 - universal control term preset
uct4 - universal control term reset
LCT0 - oe and/or sr can be mapped to this local control term
LCT1 - oe and/or sr can be mapped to this local control term
LCT2 - oe and/or sr can be mapped to this local control term
LCT3 - sr can be mapped to this local control term
LCT4 - ce and/or clk and/or sr can be mapped to this local control term
LCT5 - clk and/or sr can be mapped to this local control term
LCT6 - clk and/or oe can be mapped to this local control term
LCT7 - clk can be mapped to this local control term

** Global Control Resources **

GCK         UCLK        UOE         UPST        URST        
Used/Tot    Used/Tot    Used/Tot    Used/Tot    Used/Tot
1/4         0/1         0/1         0/1         0/1

GCK  - Global Clock
UCLK - Universal Control Term Clock
UOE  - Universal Control Term Output Enable
UPST - Universal Control Term Preset
URST - Universal Control Term Reset

Signal 'CLK' mapped onto global clock net GCK0.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used     Total 
------------------------------------|-------------------------------------
Input         :    1           1    |  I/O              :     5       28
Output        :    4           4    |  GCK/I            :     1        4
Bidirectional :    0           0    |  
GCK           :    1           1    |  
                 ----        ----
        Total    6            6  

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'counter.ise'.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal              Total Total Loc     Pin   Pin       Pin     Slew Reg Init
Name                Pts   Inps          No.   Type      Use     Rate State
Q<3>                2     4     FB1_1   35    I/O       O       FAST RESET
Q<2>                2     3     FB1_2   34    I/O       O       FAST RESET
Q<1>                2     2     FB1_8   33    I/O       O       FAST RESET
Q<0>                1     1     FB1_10  31    I/O       O       FAST RESET

** 2 Inputs **

Signal              Loc     Pin   Pin       Pin     
Name                        No.   Type      Use     
RST                 FB1_11  30    I/O       I                
CLK                         40    GCK/I     GCK              

Legend:
Pin No. - ~ - User Assigned
PU          - Pull Up
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input            GCK - Global clock
               O  - Output           (b) - Buried macrocell
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               4/36
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  1/7
Number of PLA product terms used/remaining:                   4/44
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
Q<3>                          2     FB1_1   35   I/O     O     CLK
Q<2>                          2     FB1_2   34   I/O     O     CLK
(unused)                      0     FB1_3        (b)           
(unused)                      0     FB1_4        (b)           
(unused)                      0     FB1_5        (b)           
(unused)                      0     FB1_6        (b)           
(unused)                      0     FB1_7        (b)           
Q<1>                          2     FB1_8   33   I/O     O     CLK
(unused)                      0     FB1_9   32   TDO/I/O       
Q<0>                          1     FB1_10  31   I/O     O     CLK
(unused)                      0     FB1_11  30   I/O     I     
(unused)                      0     FB1_12       (b)           
(unused)                      0     FB1_13       (b)           
(unused)                      0     FB1_14  28   I/O           
(unused)                      0     FB1_15  27   I/O           
(unused)                      0     FB1_16       (b)           

Signals Used by Logic in Function Block
  1: Q<0>               3: Q<2>               4: RST 
  2: Q<1>             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Q<3>              XXXX.................................... 4       
Q<2>              XX.X.................................... 3       
Q<1>              X..X.................................... 2       
Q<0>              ...X.................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/40
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  0/8
Number of PLA product terms used/remaining:                   0/48
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
(unused)                      0     FB2_1   42   I/O           
(unused)                      0     FB2_2   43   I/O           
(unused)                      0     FB2_3   44   I/O           
(unused)                      0     FB2_4        (b)           
(unused)                      0     FB2_5        (b)           
(unused)                      0     FB2_6        (b)           
(unused)                      0     FB2_7        (b)           
(unused)                      0     FB2_8        (b)           
(unused)                      0     FB2_9   1    TDI/I/O       
(unused)                      0     FB2_10  2    I/O           
(unused)                      0     FB2_11  3    I/O           
(unused)                      0     FB2_12       (b)           
(unused)                      0     FB2_13       (b)           
(unused)                      0     FB2_14  5    I/O           
(unused)                      0     FB2_15  6    I/O           
(unused)                      0     FB2_16       (b)           
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               0/40
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  0/8
Number of PLA product terms used/remaining:                   0/48
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
(unused)                      0     FB3_1   26   TCK/I/O       
(unused)                      0     FB3_2   25   I/O           
(unused)                      0     FB3_3        (b)           
(unused)                      0     FB3_4   23   I/O           
(unused)                      0     FB3_5        (b)           
(unused)                      0     FB3_6        (b)           
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9   22   I/O           
(unused)                      0     FB3_10  21   I/O           
(unused)                      0     FB3_11  20   I/O           
(unused)                      0     FB3_12  19   I/O           
(unused)                      0     FB3_13  18   I/O           
(unused)                      0     FB3_14       (b)           
(unused)                      0     FB3_15       (b)           
(unused)                      0     FB3_16       (b)           
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/40
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  0/8
Number of PLA product terms used/remaining:                   0/48
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
(unused)                      0     FB4_1   7    TMS/I/O       
(unused)                      0     FB4_2   8    I/O           
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4   10   I/O           
(unused)                      0     FB4_5   11   I/O           
(unused)                      0     FB4_6        (b)           
(unused)                      0     FB4_7        (b)           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9   12   I/O           
(unused)                      0     FB4_10  13   I/O           
(unused)                      0     FB4_11  14   I/O           
(unused)                      0     FB4_12  15   I/O           
(unused)                      0     FB4_13       (b)           
(unused)                      0     FB4_14       (b)           
(unused)                      0     FB4_15       (b)           
(unused)                      0     FB4_16       (b)           
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_Q0: FTCPE port map (Q(0),'1',CLK,NOT RST,'0','1');

FTCPE_Q1: FTCPE port map (Q(1),Q(0),CLK,NOT RST,'0','1');

FTCPE_Q2: FTCPE port map (Q(2),Q_T(2),CLK,NOT RST,'0','1');
Q_T(2) <= (Q(0) AND Q(1));

FTCPE_Q3: FTCPE port map (Q(3),Q_T(3),CLK,NOT RST,'0','1');
Q_T(3) <= (Q(0) AND Q(1) AND Q(2));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XCR3064XL-6-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XCR3064XL-6-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 TDI                              23 WPU                           
  2 WPU                              24 GND                           
  3 WPU                              25 WPU                           
  4 PE                               26 TCK                           
  5 WPU                              27 WPU                           
  6 WPU                              28 WPU                           
  7 TMS                              29 VCC                           
  8 WPU                              30 RST                           
  9 VCC                              31 Q<0>                          
 10 WPU                              32 TDO                           
 11 WPU                              33 Q<1>                          
 12 WPU                              34 Q<2>                          
 13 WPU                              35 Q<3>                          
 14 WPU                              36 GND                           
 15 WPU                              37 TIE                           
 16 GND                              38 TIE                           
 17 VCC                              39 TIE                           
 18 WPU                              40 CLK                           
 19 WPU                              41 VCC                           
 20 WPU                              42 WPU                           
 21 WPU                              43 WPU                           
 22 WPU                              44 WPU                           


Legend :  NC  = Not Connected, unbonded pin
          PE  = Port Enable pin
         WPU  = Unused with Internal Weak Pull Up
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xcr3064xl-6-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : PULLUP
Set Input-Only Termination                  : FLOAT
Set Universal Control Term Optimization     : OFF
Enable Foldback NANDs                       : OFF
Reserve ISP Pins                            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
