{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536850209082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536850209083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 10:50:08 2018 " "Processing started: Thu Sep 13 10:50:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536850209083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850209083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep -c LogicalStep_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep -c LogicalStep_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850209083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536850209712 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand LogicalStep_top.v(114) " "Verilog HDL syntax error at LogicalStep_top.v(114) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "LogicalStep_top.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/LogicalStep_top.v" 114 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1536850221670 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LogicalStep_top LogicalStep_top.v(15) " "Ignored design unit \"LogicalStep_top\" at LogicalStep_top.v(15) due to previous errors" {  } { { "LogicalStep_top.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/LogicalStep_top.v" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1536850221670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_top.v 0 0 " "Found 0 design units, including 0 entities, in source file logicalstep_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/qd1.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/qd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1 " "Found entity 1: QD1" {  } { { "QD1/synthesis/QD1.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/QD1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QD1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QD1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_irq_mapper " "Found entity 1: QD1_irq_mapper" {  } { { "QD1/synthesis/submodules/QD1_irq_mapper.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0 " "Found entity 1: QD1_mm_interconnect_0" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_008.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_008.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter_008 " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_008" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "QD1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "QD1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QD1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221719 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QD1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: QD1_mm_interconnect_0_rsp_mux_001" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_mux " "Found entity 1: QD1_mm_interconnect_0_rsp_mux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_demux_007 " "Found entity 1: QD1_mm_interconnect_0_rsp_demux_007" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_demux " "Found entity 1: QD1_mm_interconnect_0_rsp_demux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_mux_007 " "Found entity 1: QD1_mm_interconnect_0_cmd_mux_007" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_007.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_mux " "Found entity 1: QD1_mm_interconnect_0_cmd_mux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: QD1_mm_interconnect_0_cmd_demux_001" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_demux " "Found entity 1: QD1_mm_interconnect_0_cmd_demux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221753 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221753 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221753 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221753 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "QD1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "QD1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "QD1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "QD1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "QD1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QD1/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221778 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QD1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_010_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_010_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221784 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_010 " "Found entity 2: QD1_mm_interconnect_0_router_010" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_009_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_009_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221787 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_009 " "Found entity 2: QD1_mm_interconnect_0_router_009" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_002_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_002_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221789 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_002 " "Found entity 2: QD1_mm_interconnect_0_router_002" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_001_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_001_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221792 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_001 " "Found entity 2: QD1_mm_interconnect_0_router_001" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221795 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router " "Found entity 2: QD1_mm_interconnect_0_router" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QD1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QD1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QD1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QD1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/qd1_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_uart_tx " "Found entity 1: QD1_uart_tx" {  } { { "QD1/synthesis/submodules/QD1_uart.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221810 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_uart_rx_stimulus_source " "Found entity 2: QD1_uart_rx_stimulus_source" {  } { { "QD1/synthesis/submodules/QD1_uart.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221810 ""} { "Info" "ISGN_ENTITY_NAME" "3 QD1_uart_rx " "Found entity 3: QD1_uart_rx" {  } { { "QD1/synthesis/submodules/QD1_uart.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221810 ""} { "Info" "ISGN_ENTITY_NAME" "4 QD1_uart_regs " "Found entity 4: QD1_uart_regs" {  } { { "QD1/synthesis/submodules/QD1_uart.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221810 ""} { "Info" "ISGN_ENTITY_NAME" "5 QD1_uart " "Found entity 5: QD1_uart" {  } { { "QD1/synthesis/submodules/QD1_uart.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_system_timer " "Found entity 1: QD1_system_timer" {  } { { "QD1/synthesis/submodules/QD1_system_timer.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_sysid_qsys_0 " "Found entity 1: QD1_sysid_qsys_0" {  } { { "QD1/synthesis/submodules/QD1_sysid_qsys_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_switch_pio " "Found entity 1: QD1_switch_pio" {  } { { "QD1/synthesis/submodules/QD1_switch_pio.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_stimulus_in.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_stimulus_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_stimulus_in " "Found entity 1: QD1_stimulus_in" {  } { { "QD1/synthesis/submodules/QD1_stimulus_in.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_stimulus_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/spi_master_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/spi_master_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_if-syn " "Found design unit 1: spi_master_if-syn" {  } { { "QD1/synthesis/submodules/spi_master_if.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/spi_master_if.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222151 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_if " "Found entity 1: spi_master_if" {  } { { "QD1/synthesis/submodules/spi_master_if.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/spi_master_if.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/spi_master_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/spi_master_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_core-syn " "Found design unit 1: spi_master_core-syn" {  } { { "QD1/synthesis/submodules/spi_master_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/spi_master_core.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222154 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_core " "Found entity 1: spi_master_core" {  } { { "QD1/synthesis/submodules/spi_master_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/spi_master_core.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/dual7segment_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/dual7segment_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual7segment-syn " "Found design unit 1: dual7segment-syn" {  } { { "QD1/synthesis/submodules/dual7segment_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/dual7segment_core.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222156 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual7segment " "Found entity 1: dual7segment" {  } { { "QD1/synthesis/submodules/dual7segment_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/dual7segment_core.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_sdram_0_input_efifo_module " "Found entity 1: QD1_sdram_0_input_efifo_module" {  } { { "QD1/synthesis/submodules/QD1_sdram_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222160 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_sdram_0 " "Found entity 2: QD1_sdram_0" {  } { { "QD1/synthesis/submodules/QD1_sdram_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_response_out.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_response_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_response_out " "Found entity 1: QD1_response_out" {  } { { "QD1/synthesis/submodules/QD1_response_out.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_response_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0 " "Found entity 1: QD1_nios2_gen2_0" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: QD1_nios2_gen2_0_cpu_ic_data_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: QD1_nios2_gen2_0_cpu_ic_tag_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "3 QD1_nios2_gen2_0_cpu_bht_module " "Found entity 3: QD1_nios2_gen2_0_cpu_bht_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "4 QD1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: QD1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "5 QD1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: QD1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "6 QD1_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: QD1_nios2_gen2_0_cpu_dc_tag_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "7 QD1_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: QD1_nios2_gen2_0_cpu_dc_data_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "8 QD1_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: QD1_nios2_gen2_0_cpu_dc_victim_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "9 QD1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: QD1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "10 QD1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: QD1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "11 QD1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: QD1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "12 QD1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: QD1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "13 QD1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: QD1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "14 QD1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: QD1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "15 QD1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: QD1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "16 QD1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: QD1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "17 QD1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: QD1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "18 QD1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: QD1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "19 QD1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: QD1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "20 QD1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: QD1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "21 QD1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: QD1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "22 QD1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: QD1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "23 QD1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: QD1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "24 QD1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: QD1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "25 QD1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: QD1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "26 QD1_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: QD1_nios2_gen2_0_cpu_nios2_oci" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "27 QD1_nios2_gen2_0_cpu " "Found entity 27: QD1_nios2_gen2_0_cpu" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: QD1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: QD1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: QD1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_mult_cell " "Found entity 1: QD1_nios2_gen2_0_cpu_mult_cell" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_test_bench " "Found entity 1: QD1_nios2_gen2_0_cpu_test_bench" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_led_pio " "Found entity 1: QD1_led_pio" {  } { { "QD1/synthesis/submodules/QD1_led_pio.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_lcd_display " "Found entity 1: QD1_lcd_display" {  } { { "QD1/synthesis/submodules/QD1_lcd_display.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_lcd_display.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/qd1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_jtag_uart_0_sim_scfifo_w " "Found entity 1: QD1_jtag_uart_0_sim_scfifo_w" {  } { { "QD1/synthesis/submodules/QD1_jtag_uart_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222885 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_jtag_uart_0_scfifo_w " "Found entity 2: QD1_jtag_uart_0_scfifo_w" {  } { { "QD1/synthesis/submodules/QD1_jtag_uart_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222885 ""} { "Info" "ISGN_ENTITY_NAME" "3 QD1_jtag_uart_0_sim_scfifo_r " "Found entity 3: QD1_jtag_uart_0_sim_scfifo_r" {  } { { "QD1/synthesis/submodules/QD1_jtag_uart_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222885 ""} { "Info" "ISGN_ENTITY_NAME" "4 QD1_jtag_uart_0_scfifo_r " "Found entity 4: QD1_jtag_uart_0_scfifo_r" {  } { { "QD1/synthesis/submodules/QD1_jtag_uart_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222885 ""} { "Info" "ISGN_ENTITY_NAME" "5 QD1_jtag_uart_0 " "Found entity 5: QD1_jtag_uart_0" {  } { { "QD1/synthesis/submodules/QD1_jtag_uart_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/egm_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/egm_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 egm-syn " "Found design unit 1: egm-syn" {  } { { "QD1/synthesis/submodules/egm_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/egm_core.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222887 ""} { "Info" "ISGN_ENTITY_NAME" "1 egm " "Found entity 1: egm" {  } { { "QD1/synthesis/submodules/egm_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/egm_core.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/logicalstep_latency_tracker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/logicalstep_latency_tracker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_latency_tracker-a " "Found design unit 1: LogicalStep_latency_tracker-a" {  } { { "QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222890 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_latency_tracker " "Found entity 1: LogicalStep_latency_tracker" {  } { { "QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/logicalstep_pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/logicalstep_pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_pulse_generator-a " "Found design unit 1: LogicalStep_pulse_generator-a" {  } { { "QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222893 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_pulse_generator " "Found entity 1: LogicalStep_pulse_generator" {  } { { "QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_button_pio " "Found entity 1: QD1_button_pio" {  } { { "QD1/synthesis/submodules/QD1_button_pio.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "QD1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "QD1/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222901 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536850222903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_audio_i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_audio_i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_audio_i2c_config " "Found entity 1: QD1_audio_i2c_config" {  } { { "QD1/synthesis/submodules/QD1_audio_i2c_config.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_audio_i2c_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file qd1/synthesis/submodules/qd1_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_altpll_0_dffpipe_l2c " "Found entity 1: QD1_altpll_0_dffpipe_l2c" {  } { { "QD1/synthesis/submodules/QD1_altpll_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222936 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_altpll_0_stdsync_sv6 " "Found entity 2: QD1_altpll_0_stdsync_sv6" {  } { { "QD1/synthesis/submodules/QD1_altpll_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222936 ""} { "Info" "ISGN_ENTITY_NAME" "3 QD1_altpll_0_altpll_5ag2 " "Found entity 3: QD1_altpll_0_altpll_5ag2" {  } { { "QD1/synthesis/submodules/QD1_altpll_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222936 ""} { "Info" "ISGN_ENTITY_NAME" "4 QD1_altpll_0 " "Found entity 4: QD1_altpll_0" {  } { { "QD1/synthesis/submodules/QD1_altpll_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "QD1/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "QD1/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "QD1/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "QD1/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222947 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "QD1/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1536850222949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "QD1/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_Audio " "Found entity 1: QD1_Audio" {  } { { "QD1/synthesis/submodules/QD1_Audio.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222952 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/umo/ECE-224/LogicalStep/output_files/LogicalStep_top.map.smsg " "Generated suppressed messages file C:/Users/umo/ECE-224/LogicalStep/output_files/LogicalStep_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850223038 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "917 " "Peak virtual memory: 917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536850223950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 13 10:50:23 2018 " "Processing ended: Thu Sep 13 10:50:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536850223950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536850223950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536850223950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850223950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536850209082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536850209083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 10:50:08 2018 " "Processing started: Thu Sep 13 10:50:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536850209083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850209083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep -c LogicalStep_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep -c LogicalStep_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850209083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536850209712 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand LogicalStep_top.v(114) " "Verilog HDL syntax error at LogicalStep_top.v(114) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "LogicalStep_top.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/LogicalStep_top.v" 114 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1536850221670 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LogicalStep_top LogicalStep_top.v(15) " "Ignored design unit \"LogicalStep_top\" at LogicalStep_top.v(15) due to previous errors" {  } { { "LogicalStep_top.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/LogicalStep_top.v" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1536850221670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_top.v 0 0 " "Found 0 design units, including 0 entities, in source file logicalstep_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/qd1.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/qd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1 " "Found entity 1: QD1" {  } { { "QD1/synthesis/QD1.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/QD1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QD1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QD1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_irq_mapper " "Found entity 1: QD1_irq_mapper" {  } { { "QD1/synthesis/submodules/QD1_irq_mapper.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0 " "Found entity 1: QD1_mm_interconnect_0" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_008.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_008.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter_008 " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_008" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "QD1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "QD1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QD1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221719 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QD1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: QD1_mm_interconnect_0_rsp_mux_001" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_mux " "Found entity 1: QD1_mm_interconnect_0_rsp_mux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_demux_007 " "Found entity 1: QD1_mm_interconnect_0_rsp_demux_007" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_demux " "Found entity 1: QD1_mm_interconnect_0_rsp_demux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_mux_007 " "Found entity 1: QD1_mm_interconnect_0_cmd_mux_007" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_007.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_mux " "Found entity 1: QD1_mm_interconnect_0_cmd_mux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: QD1_mm_interconnect_0_cmd_demux_001" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_demux " "Found entity 1: QD1_mm_interconnect_0_cmd_demux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221753 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221753 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221753 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221753 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "QD1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "QD1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "QD1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "QD1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "QD1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QD1/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221778 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QD1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_010_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_010_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221784 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_010 " "Found entity 2: QD1_mm_interconnect_0_router_010" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_009_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_009_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221787 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_009 " "Found entity 2: QD1_mm_interconnect_0_router_009" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_002_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_002_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221789 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_002 " "Found entity 2: QD1_mm_interconnect_0_router_002" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_001_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_001_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221792 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_001 " "Found entity 2: QD1_mm_interconnect_0_router_001" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536850221794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221795 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router " "Found entity 2: QD1_mm_interconnect_0_router" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QD1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QD1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QD1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QD1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/qd1_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_uart_tx " "Found entity 1: QD1_uart_tx" {  } { { "QD1/synthesis/submodules/QD1_uart.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221810 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_uart_rx_stimulus_source " "Found entity 2: QD1_uart_rx_stimulus_source" {  } { { "QD1/synthesis/submodules/QD1_uart.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221810 ""} { "Info" "ISGN_ENTITY_NAME" "3 QD1_uart_rx " "Found entity 3: QD1_uart_rx" {  } { { "QD1/synthesis/submodules/QD1_uart.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221810 ""} { "Info" "ISGN_ENTITY_NAME" "4 QD1_uart_regs " "Found entity 4: QD1_uart_regs" {  } { { "QD1/synthesis/submodules/QD1_uart.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221810 ""} { "Info" "ISGN_ENTITY_NAME" "5 QD1_uart " "Found entity 5: QD1_uart" {  } { { "QD1/synthesis/submodules/QD1_uart.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_system_timer " "Found entity 1: QD1_system_timer" {  } { { "QD1/synthesis/submodules/QD1_system_timer.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_sysid_qsys_0 " "Found entity 1: QD1_sysid_qsys_0" {  } { { "QD1/synthesis/submodules/QD1_sysid_qsys_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_switch_pio " "Found entity 1: QD1_switch_pio" {  } { { "QD1/synthesis/submodules/QD1_switch_pio.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_stimulus_in.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_stimulus_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_stimulus_in " "Found entity 1: QD1_stimulus_in" {  } { { "QD1/synthesis/submodules/QD1_stimulus_in.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_stimulus_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850221821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850221821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/spi_master_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/spi_master_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_if-syn " "Found design unit 1: spi_master_if-syn" {  } { { "QD1/synthesis/submodules/spi_master_if.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/spi_master_if.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222151 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_if " "Found entity 1: spi_master_if" {  } { { "QD1/synthesis/submodules/spi_master_if.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/spi_master_if.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/spi_master_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/spi_master_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_core-syn " "Found design unit 1: spi_master_core-syn" {  } { { "QD1/synthesis/submodules/spi_master_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/spi_master_core.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222154 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_core " "Found entity 1: spi_master_core" {  } { { "QD1/synthesis/submodules/spi_master_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/spi_master_core.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/dual7segment_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/dual7segment_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual7segment-syn " "Found design unit 1: dual7segment-syn" {  } { { "QD1/synthesis/submodules/dual7segment_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/dual7segment_core.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222156 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual7segment " "Found entity 1: dual7segment" {  } { { "QD1/synthesis/submodules/dual7segment_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/dual7segment_core.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_sdram_0_input_efifo_module " "Found entity 1: QD1_sdram_0_input_efifo_module" {  } { { "QD1/synthesis/submodules/QD1_sdram_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222160 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_sdram_0 " "Found entity 2: QD1_sdram_0" {  } { { "QD1/synthesis/submodules/QD1_sdram_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_response_out.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_response_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_response_out " "Found entity 1: QD1_response_out" {  } { { "QD1/synthesis/submodules/QD1_response_out.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_response_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0 " "Found entity 1: QD1_nios2_gen2_0" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: QD1_nios2_gen2_0_cpu_ic_data_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: QD1_nios2_gen2_0_cpu_ic_tag_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "3 QD1_nios2_gen2_0_cpu_bht_module " "Found entity 3: QD1_nios2_gen2_0_cpu_bht_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "4 QD1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: QD1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "5 QD1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: QD1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "6 QD1_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: QD1_nios2_gen2_0_cpu_dc_tag_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "7 QD1_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: QD1_nios2_gen2_0_cpu_dc_data_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "8 QD1_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: QD1_nios2_gen2_0_cpu_dc_victim_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "9 QD1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: QD1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "10 QD1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: QD1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "11 QD1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: QD1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "12 QD1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: QD1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "13 QD1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: QD1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "14 QD1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: QD1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "15 QD1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: QD1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "16 QD1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: QD1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "17 QD1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: QD1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "18 QD1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: QD1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "19 QD1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: QD1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "20 QD1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: QD1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "21 QD1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: QD1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "22 QD1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: QD1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "23 QD1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: QD1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "24 QD1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: QD1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "25 QD1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: QD1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "26 QD1_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: QD1_nios2_gen2_0_cpu_nios2_oci" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""} { "Info" "ISGN_ENTITY_NAME" "27 QD1_nios2_gen2_0_cpu " "Found entity 27: QD1_nios2_gen2_0_cpu" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: QD1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: QD1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: QD1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_mult_cell " "Found entity 1: QD1_nios2_gen2_0_cpu_mult_cell" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_nios2_gen2_0_cpu_test_bench " "Found entity 1: QD1_nios2_gen2_0_cpu_test_bench" {  } { { "QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_led_pio " "Found entity 1: QD1_led_pio" {  } { { "QD1/synthesis/submodules/QD1_led_pio.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_lcd_display " "Found entity 1: QD1_lcd_display" {  } { { "QD1/synthesis/submodules/QD1_lcd_display.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_lcd_display.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/qd1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_jtag_uart_0_sim_scfifo_w " "Found entity 1: QD1_jtag_uart_0_sim_scfifo_w" {  } { { "QD1/synthesis/submodules/QD1_jtag_uart_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222885 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_jtag_uart_0_scfifo_w " "Found entity 2: QD1_jtag_uart_0_scfifo_w" {  } { { "QD1/synthesis/submodules/QD1_jtag_uart_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222885 ""} { "Info" "ISGN_ENTITY_NAME" "3 QD1_jtag_uart_0_sim_scfifo_r " "Found entity 3: QD1_jtag_uart_0_sim_scfifo_r" {  } { { "QD1/synthesis/submodules/QD1_jtag_uart_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222885 ""} { "Info" "ISGN_ENTITY_NAME" "4 QD1_jtag_uart_0_scfifo_r " "Found entity 4: QD1_jtag_uart_0_scfifo_r" {  } { { "QD1/synthesis/submodules/QD1_jtag_uart_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222885 ""} { "Info" "ISGN_ENTITY_NAME" "5 QD1_jtag_uart_0 " "Found entity 5: QD1_jtag_uart_0" {  } { { "QD1/synthesis/submodules/QD1_jtag_uart_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/egm_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/egm_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 egm-syn " "Found design unit 1: egm-syn" {  } { { "QD1/synthesis/submodules/egm_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/egm_core.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222887 ""} { "Info" "ISGN_ENTITY_NAME" "1 egm " "Found entity 1: egm" {  } { { "QD1/synthesis/submodules/egm_core.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/egm_core.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/logicalstep_latency_tracker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/logicalstep_latency_tracker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_latency_tracker-a " "Found design unit 1: LogicalStep_latency_tracker-a" {  } { { "QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222890 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_latency_tracker " "Found entity 1: LogicalStep_latency_tracker" {  } { { "QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/logicalstep_pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/logicalstep_pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_pulse_generator-a " "Found design unit 1: LogicalStep_pulse_generator-a" {  } { { "QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222893 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_pulse_generator " "Found entity 1: LogicalStep_pulse_generator" {  } { { "QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_button_pio " "Found entity 1: QD1_button_pio" {  } { { "QD1/synthesis/submodules/QD1_button_pio.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "QD1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "QD1/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222901 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536850222903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_audio_i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_audio_i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_audio_i2c_config " "Found entity 1: QD1_audio_i2c_config" {  } { { "QD1/synthesis/submodules/QD1_audio_i2c_config.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_audio_i2c_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file qd1/synthesis/submodules/qd1_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_altpll_0_dffpipe_l2c " "Found entity 1: QD1_altpll_0_dffpipe_l2c" {  } { { "QD1/synthesis/submodules/QD1_altpll_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222936 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_altpll_0_stdsync_sv6 " "Found entity 2: QD1_altpll_0_stdsync_sv6" {  } { { "QD1/synthesis/submodules/QD1_altpll_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222936 ""} { "Info" "ISGN_ENTITY_NAME" "3 QD1_altpll_0_altpll_5ag2 " "Found entity 3: QD1_altpll_0_altpll_5ag2" {  } { { "QD1/synthesis/submodules/QD1_altpll_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222936 ""} { "Info" "ISGN_ENTITY_NAME" "4 QD1_altpll_0 " "Found entity 4: QD1_altpll_0" {  } { { "QD1/synthesis/submodules/QD1_altpll_0.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "QD1/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "QD1/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "QD1/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "QD1/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222947 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "QD1/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1536850222949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "QD1/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_Audio " "Found entity 1: QD1_Audio" {  } { { "QD1/synthesis/submodules/QD1_Audio.v" "" { Text "C:/Users/umo/ECE-224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536850222952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850222952 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/umo/ECE-224/LogicalStep/output_files/LogicalStep_top.map.smsg " "Generated suppressed messages file C:/Users/umo/ECE-224/LogicalStep/output_files/LogicalStep_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850223038 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "917 " "Peak virtual memory: 917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536850223950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 13 10:50:23 2018 " "Processing ended: Thu Sep 13 10:50:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536850223950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536850223950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536850223950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536850223950 ""}
