#define RCC_BASE 0x40021000

//RCC_CR
#define RCC_CR (RCC_BASE + 0x00)
#define RCC_CR_HSION 0x0
#define RCC_CR_HSIRDY 0x1
#define RCC_CR_HSITRIM 0x7
#define RCC_CR_HSICAL 0x0f
#define RCC_CR_HSEON 0x10
#define RCC_CR_HSERDY 0x11
#define RCC_CR_HSEBYP 0x12
#define RCC_CR_CSSON 0x13
#define RCC_CR_PLLON 0x18
#define RCC_CR_PLLRDY 0x19

//RCC_CFGR
#define RCC_CFGR (RCC_BASE + 0x04)
#define RCC_CFGR_SW 0x01
#define RCC_CFGR_SWS 0x02
#define RCC_CFGR_HPRE 0x07
#define RCC_CFGR_PPRE1 0x0a
#define RCC_CFGR_PPRE2 0x0d
#define RCC_CFGR_ADCPRE 0x0f
#define RCC_CFGR_PLLSRC 0x10
#define RCC_CFGR_PLLXTPRE 0x11
#define RCC_CFGR_PLLMUL 0x15
#define RCC_CFGR_USBPRE 0x16
#define RCC_CFGR_MCO 0x1a

#define RCC_CIR (RCC_BASE + 0x08)
#define RCC_APB2RSTR (RCC_BASE + 0x0c)
#define RCC_APB1RSTR (RCC_BASE + 0x10)
#define RCC_AHBENR (RCC_BASE + 0x14)

#define RCC_APB2ENR (RCC_BASE + 0x18)
#define RCC_APB2ENR_AFIOEN 0x00
#define RCC_APB2ENR_IOPAEN 0x02
#define RCC_APB2ENR_IOPBEN 0x03
#define RCC_APB2ENR_IOPCEN 0x04
#define RCC_APB2ENR_IOPDEN 0x05
#define RCC_APB2ENR_IOPEEN 0x06
#define RCC_APB2ENR_IOPFEN 0x07
#define RCC_APB2ENR_IOPGEN 0x08
#define RCC_APB2ENR_ADC1EN 0x09
#define RCC_APB2ENR_ADC2EN 0x0a
#define RCC_APB2ENR_TIM1EN 0x0b
#define RCC_APB2ENR_SPI1EN 0x0c
#define RCC_APB2ENR_TIM8EN 0x0d
#define RCC_APB2ENR_USART1EN 0x0e
#define RCC_APB2ENR_ADC3EN 0x0f
#define RCC_APB2ENR_TIM9EN 0x13
#define RCC_APB2ENR_TIM10EN 0x14
#define RCC_APB2ENR_TIM11EN 0x15

#define RCC_APB1ENR (RCC_BASE + 0x1c)
#define RCC_BDCR (RCC_BASE + 0x20)
#define RCC_CSR (RCC_BASE + 0x24)

#define GPIOA_BASE 0x40010800 
#define GPIOA_CRL (GPIOA_BASE + 0x00)
#define GPIOA_CRH (GPIOA_BASE + 0x04)
#define GPIOA_IDR (GPIOA_BASE + 0x08)
#define GPIOA_ODR (GPIOA_BASE + 0x0c)
#define GPIOA_BSRR (GPIOA_BASE + 0x10)
#define GPIOA_BRR (GPIOA_BASE + 0x14)
#define GPIOA_LCKR (GPIOA_BASE + 0x18)

#define GPIOB_BASE 0x40010C00 
#define GPIOB_CRL (GPIOB_BASE + 0x00)
#define GPIOB_CRH (GPIOB_BASE + 0x04)
#define GPIOB_IDR (GPIOB_BASE + 0x08)
#define GPIOB_ODR (GPIOB_BASE + 0x0c)
#define GPIOB_BSRR (GPIOB_BASE + 0x10)
#define GPIOB_BRR (GPIOB_BASE + 0x14)
#define GPIOB_LCKR (GPIOB_BASE + 0x18)

#define GPIOC_BASE 0x40011000
#define GPIOC_CRL (GPIOC_BASE + 0x00)
#define GPIOC_CRH (GPIOC_BASE + 0x04)
#define GPIOC_IDR (GPIOC_BASE + 0x08)
#define GPIOC_ODR (GPIOC_BASE + 0x0c)
#define GPIOC_BSRR (GPIOC_BASE + 0x10)
#define GPIOC_BRR (GPIOC_BASE + 0x14)
#define GPIOC_LCKR (GPIOC_BASE + 0x18)

#define GPIOD_BASE 0x40011400
#define GPIOD_CRL (GPIOD_BASE + 0x00)
#define GPIOD_CRH (GPIOD_BASE + 0x04)
#define GPIOD_IDR (GPIOD_BASE + 0x08)
#define GPIOD_ODR (GPIOD_BASE + 0x0c)
#define GPIOD_BSRR (GPIOD_BASE + 0x10)
#define GPIOD_BRR (GPIOD_BASE + 0x14)
#define GPIOD_LCKR (GPIOD_BASE + 0x18)

#define GPIOE_BASE 0x40011800
#define GPIOE_CRL (GPIOE_BASE + 0x00)
#define GPIOE_CRH (GPIOE_BASE + 0x04)
#define GPIOE_IDR (GPIOE_BASE + 0x08)
#define GPIOE_ODR (GPIOE_BASE + 0x0c)
#define GPIOE_BSRR (GPIOE_BASE + 0x10)
#define GPIOE_BRR (GPIOE_BASE + 0x14)
#define GPIOE_LCKR (GPIOE_BASE + 0x18)

#define GPIOF_BASE 0x40011C00
#define GPIOF_CRL (GPIOF_BASE + 0x00)
#define GPIOF_CRH (GPIOF_BASE + 0x04)
#define GPIOF_IDR (GPIOF_BASE + 0x08)
#define GPIOF_ODR (GPIOF_BASE + 0x0c)
#define GPIOF_BSRR (GPIOF_BASE + 0x10)
#define GPIOF_BRR (GPIOF_BASE + 0x14)
#define GPIOF_LCKR (GPIOF_BASE + 0x18)

#define GPIOG_BASE 0x40012000
#define GPIOG_CRL (GPIOG_BASE + 0x00)
#define GPIOG_CRH (GPIOG_BASE + 0x04)
#define GPIOG_IDR (GPIOG_BASE + 0x08)
#define GPIOG_ODR (GPIOG_BASE + 0x0c)
#define GPIOG_BSRR (GPIOG_BASE + 0x10)
#define GPIOG_BRR (GPIOG_BASE + 0x14)
#define GPIOG_LCKR (GPIOG_BASE + 0x18)

#define USART1_BASE 0x40013800
#define USART1_SR	 (USART1_BASE + 0x00)
#define USART1_DR (USART1_BASE + 0x04)
#define USART1_BRR (USART1_BASE + 0x08)
#define USART1_CR1 (USART1_BASE + 0x0c)
#define USART1_CR2 (USART1_BASE + 0x10)
#define USART1_CR3 (USART1_BASE + 0x14)
#define USART1_GTPR (USART1_BASE + 0x18)


//stuff related to the NVIC I worked hard for this :D
#define NVIC_BASE 0xE000E100
#define NVIC_ISER0 (NVIC_BASE + 0x00)
#define NVIC_ISER1 (NVIC_BASE + 0x04)
#define NVIC_ISER2 (NVIC_BASE + 0x08)
#define NVIC_ICER0 (NVIC_BASE + 0x080)
#define NVIC_ICER1 (NVIC_BASE + 0x084)
#define NVIC_ICER2 (NVIC_BASE + 0x088)
#define NVIC_ISPR0 (NVIC_BASE + 0x100)
#define NVIC_ISPR1 (NVIC_BASE + 0x104)
#define NVIC_ISPR2 (NVIC_BASE + 0x108)
#define NVIC_ICPR0 (NVIC_BASE + 0x180)
#define NVIC_ICPR1 (NVIC_BASE + 0x184)
#define NVIC_ICPR2 (NVIC_BASE + 0x188)
#define NVIC_IABR0 (NVIC_BASE + 0x200)
#define NVIC_IABR1 (NVIC_BASE + 0x204)
#define NVIC_IABR2 (NVIC_BASE + 0x208)
#define NVIC_IPR0 (NVIC_BASE + 0x300)
#define NVIC_IPR1 (NVIC_BASE + 0x304)
#define NVIC_IPR2 (NVIC_BASE + 0x308)
#define NVIC_IPR3 (NVIC_BASE + 0x30c)
#define NVIC_IPR4 (NVIC_BASE + 0x310)
#define NVIC_IPR5 (NVIC_BASE + 0x314)
#define NVIC_IPR6 (NVIC_BASE + 0x318)
#define NVIC_IPR7 (NVIC_BASE + 0x31c)
#define NVIC_IPR8 (NVIC_BASE + 0x320)
#define NVIC_IPR9 (NVIC_BASE + 0x324)
#define NVIC_IPR10 (NVIC_BASE + 0x328)
#define NVIC_IPR11 (NVIC_BASE + 0x32c)
#define NVIC_IPR12 (NVIC_BASE + 0x330)
#define NVIC_IPR13 (NVIC_BASE + 0x334)
#define NVIC_IPR14 (NVIC_BASE + 0x338)
#define NVIC_IPR15 (NVIC_BASE + 0x33c)
#define NVIC_IPR16 (NVIC_BASE + 0x340)
#define NVIC_IPR17 (NVIC_BASE + 0x344)
#define NVIC_IPR18 (NVIC_BASE + 0x348)
#define NVIC_IPR19 (NVIC_BASE + 0x34c)
#define NVIC_IPR20 (NVIC_BASE + 0x350)
#define NVIC_STIR (NVIC_BASE + 0xE00)