/** @author joelai */

#ifndef _H_MKR4000_CMSIS_GCLK
#define _H_MKR4000_CMSIS_GCLK

#include "mkr4000.h"

#ifdef __cplusplus
extern "C" {
#endif

/** @defgroup MKR4000_CMSIS_GCLK Generic Clock
 *
 * @ingroup MKR4000_CMSIS
 *
 * @{
 */

/** Power manager register map. */
typedef struct {
	__IOM uint8_t CTRL, STATUS; // 0..0x1
	__IOM uint16_t CLKCTRL; // 0x2..0x3
	__IOM uint32_t GENCTRL, GENDIV; // 0x4..0x11
} MKR4000_GCLK_T;

#define MKR4000_GCLK ((MKR4000_GCLK_T*)MKR4000_GCLK_BASE)

#define MKR4000_GCLK_CTRL_SWRST_SHIFT 0

#define MKR4000_GCLK_STATUS_SYNCBUSY_SHIFT 7

#define MKR4000_GCLK_CLKCTRL_ID_SHIFT 0
#define MKR4000_GCLK_CLKCTRL_ID_BITS 6

#define MKR4000_GCLK_CLKCTRL_GEN_SHIFT 8
#define MKR4000_GCLK_CLKCTRL_GEN_BITS 4

#define MKR4000_GCLK_CLKCTRL_CLKEN_SHIFT 14
#define MKR4000_GCLK_CLKCTRL_WRTLOCK_SHIFT 15

#define MKR4000_GCLK_GENCTRL_ID_SHIFT 0
#define MKR4000_GCLK_GENCTRL_ID_BITS 4

#define MKR4000_GCLK_GENCTRL_SRC_SHIFT 8
#define MKR4000_GCLK_GENCTRL_SRC_BITS 5

#define MKR4000_GCLK_GENCTRL_GENEN_SHIFT 16
#define MKR4000_GCLK_GENCTRL_IDC_SHIFT 17
#define MKR4000_GCLK_GENCTRL_OOV_SHIFT 18
#define MKR4000_GCLK_GENCTRL_OE_SHIFT 19
#define MKR4000_GCLK_GENCTRL_DIVSEL_SHIFT 20
#define MKR4000_GCLK_GENCTRL_RUNSTDBY_SHIFT 21

#define MKR4000_GCLK_GENDIV_ID_SHIFT 0
#define MKR4000_GCLK_GENDIV_ID_BITS 4

#define MKR4000_GCLK_GENDIV_DIV_SHIFT 8
#define MKR4000_GCLK_GENDIV_DIV_BITS 16

typedef enum {
	MKR4000_GCLK_GENDIV

};

typedef enum {
	MKR4000_GCLK_ID_SERCOM5_CORE = 0x19,
} MKR4000_GCLK_ID_T;

/** @} MKR4000_CMSIS_GCLK */

#ifdef __cplusplus
} // extern "C"
#endif

#endif /* _H_MKR4000_CMSIS_GCLK */
