<?xml version="1.0" encoding="UTF-8"?>
<module id="TAC_DATA" HW_revision="" XML_version="1" description="">
  <!-- csl_tac_dataregs -->
  <register id="be_act_out" offset="0x00000" width="64" description="(1 of 128, stride 8)">
    <bitfield id="c1_q" width="16" begin="63" end="48" description="" rwaccess="RW" />
    <bitfield id="c1_i" width="16" begin="47" end="32" description="" rwaccess="RW" />
    <bitfield id="c0_q" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="c0_i" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="be_time" offset="0x00400" width="32" description="">
    <bitfield id="frame" width="12" begin="27" end="16" description="" rwaccess="RW" />
    <bitfield id="slot" width="4" begin="15" end="12" description="" rwaccess="RW" />
    <bitfield id="chip" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spmr_side0" offset="0x00800" width="64" description="(1 of 128, stride 8)">
    <bitfield id="trunc_frame_id" width="8" begin="63" end="56" description="" rwaccess="RW" />
    <bitfield id="slot_id" width="4" begin="55" end="52" description="" rwaccess="RW" />
    <bitfield id="symbol_id" width="4" begin="51" end="48" description="" rwaccess="RW" />
    <bitfield id="accumulator" width="48" begin="47" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spmr_side1" offset="0x00c00" width="64" description="(1 of 128, stride 8)">
    <bitfield id="trunc_frame_id" width="8" begin="63" end="56" description="" rwaccess="RW" />
    <bitfield id="slot_id" width="4" begin="55" end="52" description="" rwaccess="RW" />
    <bitfield id="symbol_id" width="4" begin="51" end="48" description="" rwaccess="RW" />
    <bitfield id="accumulator" width="48" begin="47" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spmr_inact_side" offset="0x01000" width="64" description="(1 of 128, stride 8)">
    <bitfield id="trunc_frame_id" width="8" begin="63" end="56" description="" rwaccess="RW" />
    <bitfield id="slot_id" width="4" begin="55" end="52" description="" rwaccess="RW" />
    <bitfield id="symbol_id" width="4" begin="51" end="48" description="" rwaccess="RW" />
    <bitfield id="accumulator" width="48" begin="47" end="0" description="" rwaccess="RW" />
  </register>
  <register id="eab_wr" offset="0x04000" width="32" description="(1 of 1536, stride 4)">
    <bitfield id="word" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="eab_rd" offset="0x05800" width="32" description="(1 of 768, stride 4)">
    <bitfield id="word" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w0" offset="0x10000" width="32" description="(1 of 384, stride 64)">
    <bitfield id="init_gain_sig4kplus0" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w1" offset="0x10004" width="32" description="(1 of 384, stride 64)">
    <bitfield id="delta_gain1_sig4kplus0" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w2" offset="0x10008" width="32" description="(1 of 384, stride 64)">
    <bitfield id="delta_gain2_sig4kplus0" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w4" offset="0x10010" width="32" description="(1 of 384, stride 64)">
    <bitfield id="init_gain_sig4kplus1" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w5" offset="0x10014" width="32" description="(1 of 384, stride 64)">
    <bitfield id="delta_gain1_sig4kplus1" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w6" offset="0x10018" width="32" description="(1 of 384, stride 64)">
    <bitfield id="delta_gain2_sig4kplus1" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w8" offset="0x10020" width="32" description="(1 of 384, stride 64)">
    <bitfield id="init_gain_sig4kplus2" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w9" offset="0x10024" width="32" description="(1 of 384, stride 64)">
    <bitfield id="delta_gain1_sig4kplus2" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w10" offset="0x10028" width="32" description="(1 of 384, stride 64)">
    <bitfield id="delta_gain2_sig4kplus2" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w12" offset="0x10030" width="32" description="(1 of 384, stride 64)">
    <bitfield id="init_gain_sig4kplus3" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w13" offset="0x10034" width="32" description="(1 of 384, stride 64)">
    <bitfield id="delta_gain1_sig4kplus3" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_gain_sg0_sig_gain_w14" offset="0x10038" width="32" description="(1 of 384, stride 64)">
    <bitfield id="delta_gain2_sig4kplus3" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_out" offset="0x16000" width="32" description="(1 of 2048, stride 4)">
    <bitfield id="word" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_ft_queue_sg0_ftq_w0" offset="0x18000" width="32" description="(1 of 512, stride 16)">
    <bitfield id="start_addr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_ft_queue_sg0_ftq_w1" offset="0x18004" width="32" description="(1 of 512, stride 16)">
    <bitfield id="frame_id" width="12" begin="28" end="17" description="" rwaccess="RW" />
    <bitfield id="spr_idx" width="9" begin="16" end="8" description="" rwaccess="RW" />
    <bitfield id="nb_bytes" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_ft_queue_sg0_ftq_w2" offset="0x18008" width="32" description="(1 of 512, stride 16)">
    <bitfield id="sig_task_id" width="9" begin="17" end="9" description="" rwaccess="RW" />
    <bitfield id="header_flg" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="channel_kind" width="4" begin="7" end="4" description="" rwaccess="RW" />
    <bitfield id="option" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_ib" offset="0x1a000" width="32" description="(1 of 2048, stride 4)">
    <bitfield id="word" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_ob0" offset="0x1c000" width="32" description="(1 of 1024, stride 4)">
    <bitfield id="word" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_ob1" offset="0x1d000" width="32" description="(1 of 1024, stride 4)">
    <bitfield id="word" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_wt_queue_sg0_wtq_w0" offset="0x1e800" width="32" description="(1 of 128, stride 8)">
    <bitfield id="option" width="4" begin="31" end="28" description="" rwaccess="RW" />
    <bitfield id="frame_id" width="12" begin="27" end="16" description="" rwaccess="RW" />
    <bitfield id="spr_idx" width="9" begin="12" end="4" description="" rwaccess="RW" />
    <bitfield id="channel_kind" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_wt_queue_sg0_wtq_w1" offset="0x1e804" width="32" description="(1 of 128, stride 8)">
    <bitfield id="warning_flag" width="4" begin="15" end="12" description="" rwaccess="RW" />
    <bitfield id="channel_idx" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg0_cpmq" offset="0x1ec00" width="64" description="(1 of 128, stride 8)">
    <bitfield id="slot_id" width="4" begin="39" end="36" description="" rwaccess="RW" />
    <bitfield id="frame_id" width="12" begin="35" end="24" description="" rwaccess="RW" />
    <bitfield id="rls_id" width="7" begin="22" end="16" description="" rwaccess="RW" />
    <bitfield id="acc_gain" width="2" begin="10" end="9" description="" rwaccess="RW" />
  </register>
  <register id="sg0_sig_input" offset="0x1f000" width="32" description="(1 of 768, stride 4)">
    <bitfield id="sig_data" width="20" begin="19" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w0" offset="0x20000" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w1" offset="0x20004" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w2" offset="0x20008" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w4" offset="0x20010" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w5" offset="0x20014" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w6" offset="0x20018" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w7" offset="0x20020" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w8" offset="0x20024" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w10" offset="0x20028" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w12" offset="0x20030" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w13" offset="0x20034" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_gain_sg1_sig_gain_w14" offset="0x20038" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg1_sig_out" offset="0x26000" width="32" description="(1 of 2048, stride 4)">
  </register>
  <register id="sg1_ft_queue_sg1_ftq_w0" offset="0x28000" width="32" description="(1 of 512, stride 16)">
  </register>
  <register id="sg1_ft_queue_sg1_ftq_w1" offset="0x28004" width="32" description="(1 of 512, stride 16)">
  </register>
  <register id="sg1_ft_queue_sg1_ftq_w2" offset="0x28008" width="32" description="(1 of 512, stride 16)">
  </register>
  <register id="sg1_ib" offset="0x2a000" width="32" description="(1 of 2048, stride 4)">
  </register>
  <register id="sg1_ob0" offset="0x2c000" width="32" description="(1 of 1024, stride 4)">
  </register>
  <register id="sg1_ob1" offset="0x2d000" width="32" description="(1 of 1024, stride 4)">
  </register>
  <register id="sg1_wt_queue_sg1_wtq_w0" offset="0x2e800" width="32" description="(1 of 128, stride 8)">
  </register>
  <register id="sg1_wt_queue_sg1_wtq_w1" offset="0x2e804" width="32" description="(1 of 128, stride 8)">
  </register>
  <register id="sg1_cpmq" offset="0x2ec00" width="64" description="(1 of 128, stride 8)">
  </register>
  <register id="sg1_sig_input" offset="0x2f000" width="32" description="(1 of 768, stride 4)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w0" offset="0x30000" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w1" offset="0x30004" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w2" offset="0x30008" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w4" offset="0x30010" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w5" offset="0x30014" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w6" offset="0x30018" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w8" offset="0x30020" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w9" offset="0x30024" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w10" offset="0x30028" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w12" offset="0x30030" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w13" offset="0x30034" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_gain_sg2_sig_gain_w14" offset="0x30038" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg2_sig_out" offset="0x36000" width="32" description="(1 of 2048, stride 4)">
  </register>
  <register id="sg2_ft_queue_sg2_ftq_w0" offset="0x38000" width="32" description="(1 of 512, stride 16)">
  </register>
  <register id="sg2_ft_queue_sg2_ftq_w1" offset="0x38004" width="32" description="(1 of 512, stride 16)">
  </register>
  <register id="sg2_ft_queue_sg2_ftq_w2" offset="0x38008" width="32" description="(1 of 512, stride 16)">
  </register>
  <register id="sg2_ib" offset="0x3a000" width="32" description="(1 of 2048, stride 4)">
  </register>
  <register id="sg2_ob0" offset="0x3c000" width="32" description="(1 of 1024, stride 4)">
  </register>
  <register id="sg2_ob1" offset="0x3d000" width="32" description="(1 of 1024, stride 4)">
  </register>
  <register id="sg2_wt_queue_sg2_wtq_w0" offset="0x3e800" width="32" description="(1 of 128, stride 8)">
  </register>
  <register id="sg2_wt_queue_sg2_wtq_w1" offset="0x3e804" width="32" description="(1 of 128, stride 8)">
  </register>
  <register id="sg2_cpmq" offset="0x3ec00" width="64" description="(1 of 128, stride 8)">
  </register>
  <register id="sg2_sig_input" offset="0x3f000" width="32" description="(1 of 768, stride 4)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w0" offset="0x40000" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w1" offset="0x40004" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w2" offset="0x40008" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w4" offset="0x40010" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w5" offset="0x40014" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w6" offset="0x40018" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w8" offset="0x40020" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w9" offset="0x40024" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w10" offset="0x40028" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w12" offset="0x40030" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w13" offset="0x40034" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_gain_sg3_sig_gain_w14" offset="0x40038" width="32" description="(1 of 384, stride 64)">
  </register>
  <register id="sg3_sig_out" offset="0x46000" width="32" description="(1 of 2048, stride 4)">
  </register>
  <register id="sg3_ft_queue_sg3_ftq_w0" offset="0x48000" width="32" description="(1 of 512, stride 16)">
  </register>
  <register id="sg3_ft_queue_sg3_ftq_w1" offset="0x48004" width="32" description="(1 of 512, stride 16)">
  </register>
  <register id="sg3_ft_queue_sg3_ftq_w2" offset="0x48008" width="32" description="(1 of 512, stride 16)">
  </register>
  <register id="sg3_ib" offset="0x4a000" width="32" description="(1 of 2048, stride 4)">
  </register>
  <register id="sg3_ob0" offset="0x4c000" width="32" description="(1 of 1024, stride 4)">
  </register>
  <register id="sg3_ob1" offset="0x4d000" width="32" description="(1 of 1024, stride 4)">
  </register>
  <register id="sg3_wt_queue_sg3_wtq_w0" offset="0x4e800" width="32" description="(1 of 128, stride 8)">
  </register>
  <register id="sg3_wt_queue_sg3_wtq_w1" offset="0x4e804" width="32" description="(1 of 128, stride 8)">
  </register>
  <register id="sg3_cpmq" offset="0x4ec00" width="64" description="(1 of 128, stride 8)">
  </register>
  <register id="sg3_sig_input" offset="0x4f000" width="32" description="(1 of 768, stride 4)">
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
