/*
Developer   - Sriram Venkata Krishna
Date        - 27-10-2025
Platform    - HDL Bits
*/

//124. Simple One-Hot State Moore FSM

module top_module
    (
        input in,
        input [3:0] state,
        output [3:0] next_state,
        output out
    ); 

    parameter A = 0, B = 1, C = 2, D = 3;

    assign next_state[A] = (state[A] | state[C]) & (~in);
    assign next_state[B] = (state[A] | state[B] | state[D]) & in;
    assign next_state[C] = (state[B] | state[D]) & (~in);
    assign next_state[D] = state[C] & in;
    
    assign out = (state[D] ==Â 1);

endmodule
