<!-- received="Sat Dec 28 22:58:08 1996 MST" -->
<!-- sent="Sat, 28 Dec 1996 21:41:25 -0800 (PST)" -->
<!-- name="Ray Peck" -->
<!-- email="rpeck@PureAtria.COM" -->
<!-- subject="Re: tech snippets" -->
<!-- id="199612290541.VAA11621@pure.PureAtria.COM" -->
<!-- inreplyto="32C1DC04.446B@mit.edu" -->
<title>extropians: Re: tech snippets</title>
<h1>Re: tech snippets</h1>
Ray Peck (<i>rpeck@PureAtria.COM</i>)<br>
<i>Sat, 28 Dec 1996 21:41:25 -0800 (PST)</i>
<p>
<ul>
<li> <b>Messages sorted by:</b> <a href="date.html#4984">[ date ]</a><a href="index.html#4984">[ thread ]</a><a href="subject.html#4984">[ subject ]</a><a href="author.html#4984">[ author ]</a>
<!-- next="start" -->
<li> <b>Next message:</b> <a href="4985.html">Chris Hind: "Breakfast in a Pill"</a>
<li> <b>Previous message:</b> <a href="4983.html">John K Clark: "PHYSICS: Time to collapse of universe?"</a>
<!-- nextthread="start" -->
<!-- reply="end" -->
</ul>
<hr>
<!-- body="start" -->
Dejan Vucinic writes:<br>
<i>&gt;Taking this yet another step further:</i><br>
<i>&gt;Over the last fifteen years all major CPU makers have migrated from</i><br>
<i>&gt;a monolithic design to microcode.  </i><br>
<p>
This is incorrect.  AFAIK, at least most RISC CPUs have hardwired<br>
control.  I haven't done CPU design in 5 years (that CPU is now<br>
available at your local Target store running a Sony Playstation), but<br>
ours and all of MIPS' through the R4000 were hardwired.  As were the<br>
SPARC chips of the time (those even used automatic place-and-route for<br>
the datapath: ugh!).<br>
<!-- body="end" -->
<hr>
<p>
<ul>
<!-- next="start" -->
<li> <b>Next message:</b> <a href="4985.html">Chris Hind: "Breakfast in a Pill"</a>
<li> <b>Previous message:</b> <a href="4983.html">John K Clark: "PHYSICS: Time to collapse of universe?"</a>
<!-- nextthread="start" -->
<!-- reply="end" -->
</ul>
