
---------- Begin Simulation Statistics ----------
simSeconds                                   0.009759                       # Number of seconds simulated (Second)
simTicks                                   9759213000                       # Number of ticks simulated (Tick)
finalTick                                  9759213000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     65.11                       # Real time elapsed on the host (Second)
hostTickRate                                149888510                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     632724                       # Number of bytes of host memory used (Byte)
simInsts                                      2163555                       # Number of instructions simulated (Count)
simOps                                        3479380                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    33229                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      53439                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          9759214                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3794359                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       62                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3699995                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    547                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               315035                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            429463                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  44                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9736366                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.380018                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.998828                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8064847     82.83%     82.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    656103      6.74%     89.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    453022      4.65%     94.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    263910      2.71%     96.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    196289      2.02%     98.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     64500      0.66%     99.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     28558      0.29%     99.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      5982      0.06%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      3155      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9736366                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    6591     97.79%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     63      0.93%     98.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     10      0.15%     98.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     98.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.01%     98.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.03%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     37      0.55%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    17      0.25%     99.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 8      0.12%     99.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               11      0.16%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2901      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3060060     82.70%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          566      0.02%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            21      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          138      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        34794      0.94%     83.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          148      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           46      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          217      0.01%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           20      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           21      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       293080      7.92%     91.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       272471      7.36%     99.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          111      0.00%     99.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        35401      0.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3699995                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.379128                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                6740                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001822                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 16940570                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 4001841                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3557640                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    203073                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   107635                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            99483                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3602252                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       101582                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         16717                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        7262980                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       248643                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3794421                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      598                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       296100                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      309587                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        23                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         43384                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       159909                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 21                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              10719                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            8803                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    19522                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3663797                       # Number of executed instructions (Count)
system.cpu.loadInsts                           291779                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     36198                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             599538                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         293856                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       307759                       # Number of stores executed (Count)
system.cpu.numRate                           0.375419                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3661669                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3657123                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2913291                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       5621598                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.374735                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.518232                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             319                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           22848                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2163555                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3479380                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.510731                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.510731                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.221694                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.221694                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5895094                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2991357                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      201746                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      65994                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2303495                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    2210521                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1207724                       # number of misc regfile reads (Count)
system.cpu.robFull                              10777                       # Number of times that the ROB becomes full (Count)
system.cpu.totalRobSizeAtEnterRA              6736142                       # Sum of number of entries in the ROB when the CPU would enter runahead (Count)
system.cpu.totalRobSizeAtExitRA               7372462                       # Sum of number of entries in the ROB when the CPU would exit runahead (Count)
system.cpu.enterRA                              64674                       # number of times the CPU would enter runahead (Count)
system.cpu.avgRobSizeAtEnterRA                104.155                       # Average number of entries in the ROB when the CPU would enter runahead (Ratio)
system.cpu.avgRobSizeAtExitRA                 113.994                       # Average number of entries in the ROB when the CPU would exit runahead (Ratio)
system.cpu.robFullRA                              177                       # how many times the ROB becomes full, when CPU would be in runahead (Count)
system.cpu.cyclesAvgRA                        109.589                       # average number of cycles the CPU would spend in runahead ((Cycle/Count))
system.cpu.totalCyclesRA                      7087590                       # total number of cycles the CPU would spend in runahead (Cycle)
system.cpu.totalInsertedRA                     636320                       # total number of instructions inserted into ROB when the CPU would be in runahead (Count)
system.cpu.insertedAvgRA                        9.839                       # average number of instructions inserted into ROB when the CPU would be in runahead (Ratio)
system.cpu.totalDecodedRA                      643920                       # total number of instructions decoded when the CPU would be in runahead (Count)
system.cpu.decodedAvgRA                         9.956                       # average number of instructions decoded when the CPU would be in runahead (Ratio)
system.cpu.MemDepUnit__0.insertedLoads         296100                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        309587                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       191160                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       244455                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  359762                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            341538                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16754                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               236346                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  235368                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995862                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     474                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             401                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 21                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              380                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           93                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          314630                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16620                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      9689104                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.359102                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.284233                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         8417107     86.87%     86.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          740374      7.64%     94.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           85713      0.88%     95.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           38616      0.40%     95.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           63828      0.66%     96.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          172535      1.78%     98.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14905      0.15%     98.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            3893      0.04%     98.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          152133      1.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      9689104                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2163555                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3479380                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      585907                       # Number of memory references committed (Count)
system.cpu.commit.loads                        280920                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          12                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     277457                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      95423                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3414728                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   280                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2479      0.07%      0.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2857155     82.12%     82.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          523      0.02%     82.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     82.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          137      0.00%     82.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        32768      0.94%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          216      0.01%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           17      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult           17      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       280837      8.07%     91.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       271753      7.81%     99.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           83      0.00%     99.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        33234      0.96%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3479380                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        152133                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         499991                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            499991                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        499991                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           499991                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        94401                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           94401                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        94401                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          94401                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   8544787999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   8544787999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   8544787999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   8544787999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       594392                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        594392                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       594392                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       594392                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.158819                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.158819                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.158819                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.158819                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 90515.863169                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 90515.863169                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 90515.863169                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 90515.863169                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3970                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          157                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      25.286624                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        93515                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             93515                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          285                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           285                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          285                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          285                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        94116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        94116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        94116                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        94116                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   8340064999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   8340064999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   8340064999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   8340064999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.158340                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.158340                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.158340                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.158340                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 88614.741372                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 88614.741372                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 88614.741372                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 88614.741372                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  93604                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       199264                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          199264                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        90141                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         90141                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   8115996000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8115996000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       289405                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       289405                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.311470                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.311470                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 90036.675874                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 90036.675874                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          284                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          284                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        89857                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        89857                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7919865000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7919865000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.310489                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.310489                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 88138.542351                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 88138.542351                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       300727                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         300727                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         4260                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         4260                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    428791999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    428791999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       304987                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       304987                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.013968                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.013968                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 100655.398826                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 100655.398826                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4259                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4259                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    420199999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    420199999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.013965                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.013965                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 98661.657431                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 98661.657431                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.438805                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               594107                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              94116                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.312497                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.438805                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           87                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          346                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1282900                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1282900                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   296625                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               8797117                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    341023                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                284884                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16717                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               229537                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   250                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3949593                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1141                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             362473                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2475100                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      359762                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             235863                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       9356108                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   33908                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           664                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    343703                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5011                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9736366                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.415718                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.601970                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  8986186     92.30%     92.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    33334      0.34%     92.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    99980      1.03%     93.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   106810      1.10%     94.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    95470      0.98%     95.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    36771      0.38%     96.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    31773      0.33%     96.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    30846      0.32%     96.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   315196      3.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9736366                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.036864                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.253617                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         343028                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            343028                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        343028                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           343028                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          674                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             674                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          674                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            674                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     63695000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     63695000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     63695000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     63695000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       343702                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        343702                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       343702                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       343702                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001961                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001961                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001961                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001961                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 94502.967359                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 94502.967359                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 94502.967359                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 94502.967359                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          172                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      28.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          131                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           131                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          131                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          131                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          543                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          543                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          543                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          543                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     53173000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     53173000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     53173000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     53173000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 97924.493554                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 97924.493554                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 97924.493554                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 97924.493554                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    288                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       343028                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          343028                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          674                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           674                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     63695000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     63695000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       343702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       343702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001961                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001961                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 94502.967359                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 94502.967359                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          131                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          131                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          543                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          543                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     53173000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     53173000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001580                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001580                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 97924.493554                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 97924.493554                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           250.551670                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               343570                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                542                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             633.892989                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   250.551670                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.978717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.978717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          254                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          208                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             687946                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            687946                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        2092                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   15180                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  21                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   4600                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    127                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             280920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             31.218884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            49.151670                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 190843     67.93%     67.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  131      0.05%     67.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                23935      8.52%     76.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   25      0.01%     76.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    9      0.00%     76.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  239      0.09%     76.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1366      0.49%     77.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   46      0.02%     77.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   13      0.00%     77.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                21511      7.66%     84.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                186      0.07%     84.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              18176      6.47%     91.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              20674      7.36%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                273      0.10%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                496      0.18%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                555      0.20%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                565      0.20%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                367      0.13%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                178      0.06%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                112      0.04%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 91      0.03%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 24      0.01%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 18      0.01%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 14      0.00%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 15      0.01%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 31      0.01%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 34      0.01%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 56      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 53      0.02%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 93      0.03%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              791      0.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              491                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               280920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  291558                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  307759                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1440                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2048                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  343824                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       172                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16717                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   386621                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7722920                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            144                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    508364                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1101600                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3896454                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   712                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 747299                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                 293625                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             5560659                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10327792                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  6254160                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    202346                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               5047164                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   513489                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       7                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1516404                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         26051518                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7635349                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2163555                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3479380                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    12                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                90399                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         162230                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              34114                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                4259                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               4259                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           90400                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1373                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       281836                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   283209                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        34688                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     12008384                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  12043072                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            102452                       # Total snoops (Count)
system.l2bus.snoopTraffic                     4397760                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              197111                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.169793                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.375451                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    163643     83.02%     83.02% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     33468     16.98%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                197111                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            375581000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1626000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           282348000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          188551                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        93892                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             33468                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        33468                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                26                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             24224                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                24250                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               26                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            24224                       # number of overall hits (Count)
system.l2cache.overallHits::total               24250                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             517                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           69892                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              70409                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            517                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          69892                       # number of overall misses (Count)
system.l2cache.overallMisses::total             70409                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     50991000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   7539541000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    7590532000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     50991000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   7539541000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   7590532000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           543                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         94116                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            94659                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          543                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        94116                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           94659                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.952118                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.742615                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.743817                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.952118                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.742615                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.743817                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 98628.626692                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 107874.162994                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 107806.274766                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 98628.626692                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 107874.162994                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 107806.274766                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           68715                       # number of writebacks (Count)
system.l2cache.writebacks::total                68715                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          517                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        69892                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          70409                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          517                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        69892                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         70409                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     40671000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   6141701000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   6182372000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     40671000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   6141701000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   6182372000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.952118                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.742615                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.743817                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.952118                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.742615                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.743817                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 78667.311412                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 87874.162994                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 87806.558821                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 78667.311412                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 87874.162994                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 87806.558821                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                    102452                       # number of replacements (Count)
system.l2cache.l2Miss                          131324                       # number of times a miss in L2 occurred in normal mode (Count)
system.l2cache.l2MissRA                          3501                       # number of times a miss in L2 occurred in runahead mode (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           81                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           81                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data            13                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               13                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         4246                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           4246                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    406979000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    406979000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         4259                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         4259                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.996948                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.996948                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 95849.976448                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 95849.976448                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         4246                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         4246                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    322059000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    322059000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.996948                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.996948                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 75849.976448                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 75849.976448                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           26                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        24211                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        24237                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          517                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        65646                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        66163                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     50991000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   7132562000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   7183553000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          543                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        89857                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        90400                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.952118                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.730561                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.731892                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 98628.626692                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 108651.890443                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 108573.568309                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          517                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        65646                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        66163                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     40671000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   5819642000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   5860313000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.952118                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.730561                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.731892                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 78667.311412                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 88651.890443                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 88573.870592                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        93515                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        93515                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        93515                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        93515                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             1019.827965                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  188469                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                103476                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.821379                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   308.713204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     4.856969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   706.257791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.301478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.004743                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.689705                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.995926                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             147                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             581                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             296                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1611884                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1611884                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     68630.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       516.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     68566.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001228850500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          4018                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          4019                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               204596                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               64662                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        70408                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       68715                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      70408                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     68715                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1326                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     85                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  70408                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 68715                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    67703                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1175                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      180                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1854                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2104                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3604                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    4238                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    4387                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    4072                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    4068                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    4036                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    4024                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    4026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    4028                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    4042                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    4021                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    4019                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    4021                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    4022                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    4020                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    4019                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         4019                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       17.188853                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.591736                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      23.450071                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63            4017     99.95%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127             1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1472-1535            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           4019                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         4018                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.072424                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.034261                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.149507                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              2045     50.90%     50.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                83      2.07%     52.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1468     36.54%     89.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               402     10.00%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                16      0.40%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 4      0.10%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           4018                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    84864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  4506112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               4397760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               461729034.91295868                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               450626500.31308883                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     9759177000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       70147.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        33024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      4388224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      4390656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 3383879.417325966991                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 449649372.341806709766                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 449898572.764012873173                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          516                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        69892                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        68715                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     14181000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2557002750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 232519993250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27482.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     36585.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   3383831.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        33024                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      4473088                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         4506112                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        33024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        33024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      4397760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      4397760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           516                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         69892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            70408                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        68715                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           68715                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         3383879                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       458345155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          461729035                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      3383879                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        3383879                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    450626500                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         450626500                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    450626500                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        3383879                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      458345155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         912355535                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 69082                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                68604                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3973                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          4202                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          4308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          4271                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          4070                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3957                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          4887                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          4625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         4286                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         4251                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         4384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         4339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         4388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         4159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4489                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3921                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          4158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          4373                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          4239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          4072                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3962                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          4868                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          4550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         4266                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         4240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         4375                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4338                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         4351                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         4135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1275896250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              345410000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2571183750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 18469.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            37219.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                27175                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               51565                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             39.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            75.16                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        58942                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   149.480642                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   120.989346                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   119.880261                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        23836     40.44%     40.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        24980     42.38%     82.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         7553     12.81%     95.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1732      2.94%     98.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          312      0.53%     99.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           62      0.11%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           36      0.06%     99.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           21      0.04%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          410      0.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        58942                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                4421248                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             4390656                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               453.033252                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               449.898573                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     7.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                3.51                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                57.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        207624060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        110343420                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       241067820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      174770820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 770143920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   4076198250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    314950080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     5895098370                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    604.054689                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    783871000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    325780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   8649562000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        213236100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        113330085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       252177660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      183310740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 770143920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   4083130020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    309112800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     5924441325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    607.061381                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    768290500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    325780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   8665142500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               66162                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         68715                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               349                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4246                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4246                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          66162                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       209880                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       209880                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  209880                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      8903872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      8903872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8903872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              70408                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    70408    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                70408                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9759213000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           414332000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          384343000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         139472                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        69064                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
