// Seed: 2762539955
module module_0 #(
    parameter id_7 = 32'd68
) (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output tri1 id_3,
    output tri0 id_4
);
  assign id_4 = -1;
  wire id_6, _id_7, id_8;
  if (1) logic id_9;
  wire [1 : id_7] id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd13
) (
    output uwire id_0 [-1 : -1],
    input  wire  id_1,
    input  wand  _id_2,
    output tri0  id_3,
    output logic id_4
);
  parameter integer [-1 : -1] id_6 = 1;
  wire id_7, id_8, id_9;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_7 = 0;
  wire [1 : id_2] id_10, id_11, id_12, id_13;
  final id_4 = id_7;
  assign id_4 = ~id_10;
endmodule : SymbolIdentifier
