

================================================================
== Vitis HLS Report for 'digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.932 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       68|  1.320 us|  1.360 us|   66|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                               |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                    Instance                                   |                                Module                               |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58           |cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s           |       31|       32|  0.620 us|  0.640 us|   31|   32|                                        no|
        |grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78  |writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s  |       32|       33|  0.640 us|  0.660 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      22|     420|    -|
|Memory           |        0|     -|     216|      56|    0|
|Multiplexer      |        -|     -|       -|     255|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     245|     733|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                    Instance                                   |                                Module                               | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58           |cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s           |        0|   0|   7|  194|    0|
    |grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78  |writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s  |        0|   0|  15|  226|    0|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                          |                                                                     |        0|   0|  22|  420|    0|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |             Memory            |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |digitReverseBuff_M_real_V_0_U  |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_digitfYi  |        0|  54|  14|    0|    32|   27|     1|          864|
    |digitReverseBuff_M_real_V_1_U  |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_digitfYi  |        0|  54|  14|    0|    32|   27|     1|          864|
    |digitReverseBuff_M_imag_V_0_U  |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_digitfYi  |        0|  54|  14|    0|    32|   27|     1|          864|
    |digitReverseBuff_M_imag_V_1_U  |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_digitfYi  |        0|  54|  14|    0|    32|   27|     1|          864|
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                          |                                                                                  |        0| 216|  56|    0|   128|  108|     4|         3456|
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done                               |   9|          2|    1|          2|
    |digitReverseBuff_M_imag_V_0_address0  |  14|          3|    5|         15|
    |digitReverseBuff_M_imag_V_0_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_imag_V_0_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_imag_V_1_address0  |  14|          3|    5|         15|
    |digitReverseBuff_M_imag_V_1_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_imag_V_1_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_real_V_0_address0  |  14|          3|    5|         15|
    |digitReverseBuff_M_real_V_0_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_real_V_0_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_real_V_1_address0  |  14|          3|    5|         15|
    |digitReverseBuff_M_real_V_1_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_real_V_1_we0       |   9|          2|    1|          2|
    |p_inData_0_0_0_0_01_read              |   9|          2|    1|          2|
    |p_inData_0_0_0_0_0_read               |   9|          2|    1|          2|
    |p_inData_0_1_0_0_02_read              |   9|          2|    1|          2|
    |p_inData_0_1_0_0_0_read               |   9|          2|    1|          2|
    |p_outData_0_0_0_0_03_write            |   9|          2|    1|          2|
    |p_outData_0_0_0_0_0_write             |   9|          2|    1|          2|
    |p_outData_0_1_0_0_04_write            |   9|          2|    1|          2|
    |p_outData_0_1_0_0_0_write             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 255|         55|   38|        103|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                            Name                                            | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                   |  4|   0|    4|          0|
    |ap_done_reg                                                                                 |  1|   0|    1|          0|
    |grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58_ap_start_reg           |  1|   0|    1|          0|
    |grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                       |  7|   0|    7|          0|
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                                     Source Object                                    |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|p_inData_0_0_0_0_0_dout      |   in|   27|     ap_fifo|                                                                    p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_empty_n   |   in|    1|     ap_fifo|                                                                    p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_read      |  out|    1|     ap_fifo|                                                                    p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_01_dout     |   in|   27|     ap_fifo|                                                                   p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_empty_n  |   in|    1|     ap_fifo|                                                                   p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_read     |  out|    1|     ap_fifo|                                                                   p_inData_0_0_0_0_01|       pointer|
|p_inData_0_1_0_0_0_dout      |   in|   27|     ap_fifo|                                                                    p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_empty_n   |   in|    1|     ap_fifo|                                                                    p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_read      |  out|    1|     ap_fifo|                                                                    p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_02_dout     |   in|   27|     ap_fifo|                                                                   p_inData_0_1_0_0_02|       pointer|
|p_inData_0_1_0_0_02_empty_n  |   in|    1|     ap_fifo|                                                                   p_inData_0_1_0_0_02|       pointer|
|p_inData_0_1_0_0_02_read     |  out|    1|     ap_fifo|                                                                   p_inData_0_1_0_0_02|       pointer|
|p_outData_0_0_0_0_0_din      |  out|   27|     ap_fifo|                                                                   p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_full_n   |   in|    1|     ap_fifo|                                                                   p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_write    |  out|    1|     ap_fifo|                                                                   p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_03_din     |  out|   27|     ap_fifo|                                                                  p_outData_0_0_0_0_03|       pointer|
|p_outData_0_0_0_0_03_full_n  |   in|    1|     ap_fifo|                                                                  p_outData_0_0_0_0_03|       pointer|
|p_outData_0_0_0_0_03_write   |  out|    1|     ap_fifo|                                                                  p_outData_0_0_0_0_03|       pointer|
|p_outData_0_1_0_0_0_din      |  out|   27|     ap_fifo|                                                                   p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_full_n   |   in|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_write    |  out|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_04_din     |  out|   27|     ap_fifo|                                                                  p_outData_0_1_0_0_04|       pointer|
|p_outData_0_1_0_0_04_full_n  |   in|    1|     ap_fifo|                                                                  p_outData_0_1_0_0_04|       pointer|
|p_outData_0_1_0_0_04_write   |  out|    1|     ap_fifo|                                                                  p_outData_0_1_0_0_04|       pointer|
+-----------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+

