// Generated by CIRCT firtool-1.128.0
module RegFile(	// src/main/scala/mycpu/core/components/RegFile.scala:6:7
  input         clock,	// src/main/scala/mycpu/core/components/RegFile.scala:6:7
                reset,	// src/main/scala/mycpu/core/components/RegFile.scala:6:7
  input  [4:0]  io_raddr1,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_raddr2,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
  output [31:0] io_rdata1,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_rdata2,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
  input         io_wen,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
  input  [4:0]  io_waddr,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
  input  [31:0] io_wdata,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
  output [31:0] io_debug_regs_0,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_1,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_2,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_3,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_4,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_5,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_6,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_7,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_8,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_9,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_10,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_11,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_12,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_13,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_14,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_15,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_16,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_17,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_18,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_19,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_20,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_21,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_22,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_23,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_24,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_25,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_26,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_27,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_28,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_29,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_30,	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
                io_debug_regs_31	// src/main/scala/mycpu/core/components/RegFile.scala:7:14
);

  reg  [31:0]       regs_0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_1;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_2;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_3;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_4;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_5;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_6;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_7;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_8;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_9;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_10;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_11;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_12;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_13;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_14;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_15;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_16;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_17;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_18;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_19;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_20;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_21;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_22;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_23;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_24;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_25;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_26;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_27;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_28;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_29;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_30;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  reg  [31:0]       regs_31;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
  wire [31:0][31:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :29:19
  always @(posedge clock) begin	// src/main/scala/mycpu/core/components/RegFile.scala:6:7
    if (reset) begin	// src/main/scala/mycpu/core/components/RegFile.scala:6:7
      regs_0 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_1 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_2 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_3 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_4 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_5 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_6 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_7 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_8 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_9 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_10 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_11 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_12 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_13 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_14 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_15 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_16 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_17 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_18 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_19 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_20 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_21 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_22 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_23 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_24 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_25 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_26 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_27 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_28 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_29 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_30 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      regs_31 <= 32'h0;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
    end
    else begin	// src/main/scala/mycpu/core/components/RegFile.scala:6:7
      automatic logic _GEN_0 = io_wen & (|io_waddr);	// src/main/scala/mycpu/core/components/RegFile.scala:25:{15,27}
      if (_GEN_0 & ~(|io_waddr))	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,27,36}, :26:20
        regs_0 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h1)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_1 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h2)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_2 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h3)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_3 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h4)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_4 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h5)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_5 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h6)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_6 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h7)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_7 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h8)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_8 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h9)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_9 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'hA)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_10 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'hB)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_11 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'hC)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_12 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'hD)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_13 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'hE)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_14 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'hF)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_15 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h10)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_16 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h11)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_17 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h12)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_18 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h13)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_19 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h14)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_20 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h15)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_21 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h16)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_22 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h17)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_23 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h18)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_24 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h19)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_25 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h1A)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_26 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h1B)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_27 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h1C)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_28 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h1D)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_29 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & io_waddr == 5'h1E)	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_30 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
      if (_GEN_0 & (&io_waddr))	// src/main/scala/mycpu/core/components/RegFile.scala:23:21, :25:{15,36}, :26:20
        regs_31 <= io_wdata;	// src/main/scala/mycpu/core/components/RegFile.scala:23:21
    end
  end // always @(posedge)
  assign io_rdata1 = io_raddr1 == 5'h0 ? 32'h0 : _GEN[io_raddr1];	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :25:27, :29:{19,30}
  assign io_rdata2 = io_raddr2 == 5'h0 ? 32'h0 : _GEN[io_raddr2];	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :25:27, :29:19, :30:{19,30}
  assign io_debug_regs_0 = regs_0;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_1 = regs_1;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_2 = regs_2;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_3 = regs_3;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_4 = regs_4;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_5 = regs_5;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_6 = regs_6;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_7 = regs_7;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_8 = regs_8;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_9 = regs_9;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_10 = regs_10;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_11 = regs_11;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_12 = regs_12;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_13 = regs_13;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_14 = regs_14;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_15 = regs_15;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_16 = regs_16;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_17 = regs_17;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_18 = regs_18;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_19 = regs_19;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_20 = regs_20;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_21 = regs_21;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_22 = regs_22;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_23 = regs_23;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_24 = regs_24;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_25 = regs_25;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_26 = regs_26;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_27 = regs_27;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_28 = regs_28;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_29 = regs_29;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_30 = regs_30;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
  assign io_debug_regs_31 = regs_31;	// src/main/scala/mycpu/core/components/RegFile.scala:6:7, :23:21
endmodule

