Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: vga_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : vga_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "vga_sync.v" in library work
Compiling verilog file "ipcore_dir/rom_2.v" in library work
Module <vga_sync> compiled
Compiling verilog file "controller.v" in library work
Module <rom_2> compiled
Compiling verilog file "vga_top.v" in library work
Module <controller> compiled
Module <vga_top> compiled
No errors in compilation
Analysis of file <"vga_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <vga_top> in library <work>.

Analyzing hierarchy for module <controller> in library <work>.

Analyzing hierarchy for module <vga_sync> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <vga_top>.
WARNING:Xst:2211 - "ipcore_dir/rom_2.v" line 47: Instantiating black box module <rom_2>.
Module <vga_top> is correct for synthesis.
 
Analyzing module <controller> in library <work>.
Module <controller> is correct for synthesis.
 
Analyzing module <vga_sync> in library <work>.
Module <vga_sync> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controller>.
    Related source file is "controller.v".
    Found 16-bit up counter for signal <address>.
    Found 10-bit comparator less for signal <address$cmp_lt0000> created at line 29.
    Found 10-bit comparator less for signal <address$cmp_lt0001> created at line 29.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <controller> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "vga_sync.v".
WARNING:Xst:646 - Signal <video_on> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <blue_out>.
    Found 10-bit register for signal <pixel_row>.
    Found 10-bit register for signal <pixel_col>.
    Found 1-bit register for signal <red_out>.
    Found 1-bit register for signal <green_out>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit up counter for signal <h_cnt>.
    Found 10-bit comparator greatequal for signal <h_cnt$cmp_ge0000> created at line 27.
    Found 10-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 32.
    Found 10-bit comparator lessequal for signal <hsync$cmp_le0000> created at line 32.
    Found 10-bit comparator lessequal for signal <old_video_on_2$cmp_le0000> created at line 52.
    Found 10-bit comparator lessequal for signal <old_video_on_2$cmp_le0001> created at line 52.
    Found 10-bit up counter for signal <v_cnt>.
    Found 10-bit comparator greatequal for signal <v_cnt$cmp_ge0000> created at line 41.
    Found 10-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 46.
    Found 10-bit comparator lessequal for signal <vsync$cmp_le0000> created at line 46.
    Summary:
	inferred   2 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <vga_top>.
    Related source file is "vga_top.v".
WARNING:Xst:1780 - Signal <S_red> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <S_green> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <S_blue> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ck_25>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <vga_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 6
 10-bit register                                       : 2
# Comparators                                          : 10
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/rom_2.ngc>.
Loading core <rom_2> for timing and area information for instance <a1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 10
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_top> ...

Optimizing unit <vga_sync> ...
WARNING:Xst:2677 - Node <vga_driver/pixel_col_7> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_col_6> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_col_5> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_col_4> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_col_3> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_col_2> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_col_1> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_col_0> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_row_7> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_row_6> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_row_5> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_row_4> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_row_3> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_row_2> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_row_1> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vga_driver/pixel_row_0> of sequential type is unconnected in block <vga_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_top.ngr
Top Level Output File Name         : vga_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 145
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 32
#      LUT2                        : 4
#      LUT3                        : 13
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 11
#      LUT4_L                      : 1
#      MUXCY                       : 33
#      MUXF5                       : 3
#      VCC                         : 2
#      XORCY                       : 36
# FlipFlops/Latches                : 48
#      FD                          : 4
#      FDE                         : 18
#      FDR                         : 16
#      FDRE                        : 10
# RAMS                             : 12
#      RAMB16_S1_S1                : 12
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       37  out of   4656     0%  
 Number of Slice Flip Flops:             48  out of   9312     0%  
 Number of 4 input LUTs:                 69  out of   9312     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  
 Number of BRAMs:                        12  out of     20    60%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                   | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
ck_251                             | BUFG                                                                                                                    | 59    |
a1/N1                              | NONE(a1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp1x1.ram)| 12    |
clk_50MHz                          | BUFGP                                                                                                                   | 1     |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.345ns (Maximum Frequency: 136.147MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck_251'
  Clock period: 7.345ns (frequency: 136.147MHz)
  Total number of paths / destination ports: 959 / 276
-------------------------------------------------------------------------
Delay:               7.345ns (Levels of Logic = 4)
  Source:            vga_driver/h_cnt_0 (FF)
  Destination:       vga_driver/v_cnt_9 (FF)
  Source Clock:      ck_251 rising
  Destination Clock: ck_251 rising

  Data Path: vga_driver/h_cnt_0 to vga_driver/v_cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  vga_driver/h_cnt_0 (vga_driver/h_cnt_0)
     LUT3_D:I0->LO         1   0.704   0.135  vga_driver/v_cnt_and00002111 (N8)
     LUT3:I2->O            2   0.704   0.451  vga_driver/v_cnt_and0000211 (vga_driver/N9)
     LUT4:I3->O           11   0.704   0.937  vga_driver/v_cnt_and00002 (vga_driver/v_cnt_cmp_eq0000)
     LUT4:I3->O           10   0.704   0.882  vga_driver/v_cnt_and000023 (vga_driver/v_cnt_and0000)
     FDRE:R                    0.911          vga_driver/v_cnt_0
    ----------------------------------------
    Total                      7.345ns (4.318ns logic, 3.027ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            ck_25 (FF)
  Destination:       ck_25 (FF)
  Source Clock:      clk_50MHz rising
  Destination Clock: clk_50MHz rising

  Data Path: ck_25 to ck_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  ck_25 (ck_251)
     FDR:R                     0.911          ck_25
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck_251'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            vga_driver/hsync (FF)
  Destination:       vga_hsync (PAD)
  Source Clock:      ck_251 rising

  Data Path: vga_driver/hsync to vga_hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  vga_driver/hsync (vga_driver/hsync)
     OBUF:I->O                 3.272          vga_hsync_OBUF (vga_hsync)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.72 secs
 
--> 

Total memory usage is 4513200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    1 (   0 filtered)

