# DES_Encryption

æœ¬ç§‘çš„æ—¶å€™å†™çš„ `_(:Ğ·ã€âˆ )_`

**è¿™ä¸ªé¡¹ç›®ç°åœ¨ä¸»è¦ç”¨æ¥æµ‹è¯•VCS+Verdiç¯å¢ƒæ˜¯å¦å¯ç”¨**  ğŸ‘»

DES Encryption Verilog

use iverilog:

```bash
make ivlsim_run
```

use vcs:

```bash
make simv_run
```


```bash
make verdi
```

Compile verilog files and generate fsdb wave file with Synopsys VCS, then view design and wave in Verdi.
