#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov 13 13:42:02 2023
# Process ID: 10595
# Current directory: /home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.runs/synth_1
# Command line: vivado -log Teset_Harness.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Teset_Harness.tcl
# Log file: /home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.runs/synth_1/Teset_Harness.vds
# Journal file: /home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.runs/synth_1/vivado.jou
# Running On: Lenova, OS: Linux, CPU Frequency: 1796.602 MHz, CPU Physical cores: 12, Host memory: 15517 MB
#-----------------------------------------------------------
source Teset_Harness.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.805 ; gain = 0.023 ; free physical = 3479 ; free virtual = 8572
Command: read_checkpoint -auto_incremental -incremental /home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/utils_1/imports/synth_1/Teset_Harness.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/utils_1/imports/synth_1/Teset_Harness.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Teset_Harness -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10637
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1996.676 ; gain = 379.738 ; free physical = 2503 ; free virtual = 7597
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Teset_Harness' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/sources_1/new/Teset_Harness.vhd:49]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Teset_Harness' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/sources_1/new/Teset_Harness.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2063.645 ; gain = 446.707 ; free physical = 2426 ; free virtual = 7521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2078.488 ; gain = 461.551 ; free physical = 2415 ; free virtual = 7509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2078.488 ; gain = 461.551 ; free physical = 2415 ; free virtual = 7509
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.488 ; gain = 0.000 ; free physical = 2415 ; free virtual = 7509
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_out_OBUF'. [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Teset_Harness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Teset_Harness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.238 ; gain = 0.000 ; free physical = 2337 ; free virtual = 7432
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.238 ; gain = 0.000 ; free physical = 2337 ; free virtual = 7431
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2331 ; free virtual = 7425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2331 ; free virtual = 7425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2331 ; free virtual = 7425
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2328 ; free virtual = 7424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 10    
	   9 Input    9 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2283 ; free virtual = 7385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2273 ; free virtual = 7378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2273 ; free virtual = 7378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (I2C_Master/FSM_onehot_state_reg[7]) is unused and will be removed from module Teset_Harness.
WARNING: [Synth 8-3332] Sequential element (I2C_Master/FSM_onehot_state_reg[6]) is unused and will be removed from module Teset_Harness.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2273 ; free virtual = 7378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2276 ; free virtual = 7380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2276 ; free virtual = 7380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2276 ; free virtual = 7380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2276 ; free virtual = 7380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2276 ; free virtual = 7380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2276 ; free virtual = 7380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     5|
|4     |LUT3  |     5|
|5     |LUT4  |     7|
|6     |LUT5  |    12|
|7     |LUT6  |    19|
|8     |FDRE  |    27|
|9     |IBUF  |     2|
|10    |IOBUF |     2|
|11    |OBUF  |     3|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2276 ; free virtual = 7380
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2227.238 ; gain = 461.551 ; free physical = 2275 ; free virtual = 7379
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2227.238 ; gain = 610.301 ; free physical = 2275 ; free virtual = 7379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.238 ; gain = 0.000 ; free physical = 2270 ; free virtual = 7375
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.238 ; gain = 0.000 ; free physical = 2554 ; free virtual = 7661
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete | Checksum: ad6d0695
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2227.238 ; gain = 895.434 ; free physical = 2554 ; free virtual = 7661
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1739.326; main = 1416.852; forked = 355.178
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3164.570; main = 2227.238; forked = 969.348
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Master/project_1/project_1.runs/synth_1/Teset_Harness.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Teset_Harness_utilization_synth.rpt -pb Teset_Harness_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 13:42:33 2023...
