
--- a/include/ddr-fpga/chips/DDR2_M14D1G1664A.h	1969-12-31 19:00:00.000000000 -0500
+++ b/include/ddr-fpga/chips/DDR2_M14D1G1664A.h	2023-07-26 11:31:38.000000000 -0400
@@ -0,0 +1,67 @@
+#ifndef __DDR2_CONFIG_H
+#define __DDR2_CONFIG_H
+
+/*
+ * This file contains the memory configuration parameters for the cygnus board.
+ */
+/*--------------------------------------------------------------------------------
+ * DDR2 info
+ */
+/* DDR2 paramters */
+#define DDR_ROW 13  /* ROW : 12 to 14 row address */
+#define DDR_COL 10  /* COL :  8 to 10 column address */
+#define DDR_ROW1 13  /* ROW : 12 to 14 row address */
+#define DDR_COL1 10  /* COL :  8 to 10 column address */
+
+#define DDR_BANK8 1/* Banks each chip: 0-4bank, 1-8bank */
+#define DDR_CL 7   /* CAS latency: 1 to 7 */
+
+/*
+ * DDR2 controller timing1 register
+ */
+#define DDR_tRAS	DDR__ns(45)  /* tRAS: ACTIVE to PRECHARGE command period to the same bank. */
+#define DDR_tRTP	DDR__ps(7500)   /* 7.5ns READ to PRECHARGE command period. */
+#define DDR_tRP		DDR__ps(16000)  /* tRP: PRECHARGE command period to the same bank */
+#define DDR_tRCD	DDR__ps(16000)  /* ACTIVE to READ or WRITE command period to the same bank. */
+//#define DDR_tRC		(DDR_tRAS + DDR_tRP)  /* ACTIVE to ACTIVE command period to the same bank.*/
+#define DDR_tRC		DDR__ps(56250)  /* ACTIVE to ACTIVE command period to the same bank.*/
+#define DDR_tRRD	DDR__ns(10)  /* ACTIVE bank A to ACTIVE bank B command period. */
+#define DDR_tWR		DDR__ns(15)  /* WRITE Recovery Time defined by register MR of DDR2 memory */
+#define DDR_tWTR	DDR__ps(7500)  /* WRITE to READ command delay. */
+/*
+ * DDR2 controller timing2 register
+ */
+#define DDR_tRFC    DDR__ps(127500) /* ns,  AUTO-REFRESH command period. */
+#define DDR_tMINSR	DDR__ns(60) /* Minimum Self-Refresh / Deep-Power-Down */
+#define DDR_tXP		DDR__tck(3)    /* tCK EXIT-POWER-DOWN to next valid command period: 1 to 8 tCK. */
+#define DDR_tMRD	DDR__tck(2)   /* unit: tCK. Load-Mode-Register to next valid command period: 1 to 4 tCK */
+
+/* new add */
+#define DDR_BL		 8   /* Burst length: 3 - 8 burst, 2 - 4 burst , 1 - 2 burst*/
+/*#define DDR_RL		DDR__tck(DDR_CL)  [> DDR2: Read Latency = tAL + tCL <]*/
+/*#define DDR_WL		(DDR_CL - 1)[>(DDR_tRL - 1)        DDR2: Write Latency = tAL + tCL - 1<]*/
+#define DDR_RL    DDR__tck(7)
+#define DDR_WL    DDR__tck(6)
+#define DDR_tCCD	DDR__tck(2)      /* CAS# to CAS# command delay , tCK*/
+#define DDR_tRTW	(((DDR_BL > 4) ? 6 : 4) + 1) /* 4 in case of BL=4, 6 in case of BL=8 */
+#define DDR_tFAW	DDR__ns(45)     /* Four bank activate period, ns */
+#define DDR_tCKE	DDR__tck(3)      /* CKE minimum pulse width, tCK */
+#define DDR_tCKESR	DDR__tck(3)      /* CKE minimum pulse width, tCK */
+#define DDR_tRDLAT  (DDR_tRL - DDR__tck(2))
+#define DDR_tWDLAT  DDR__tck(3)/*(DDR_tWL - 1)*/
+#define DDR_tXARD	DDR__tck(3)     /* DDR2 only: Exit active power down to read command , tCK*/
+#define DDR_tXARDS	DDR__tck(10)/* DDR2 only: Exit active power down to read command (slow exit/low power mode), tCK */
+
+#define DDR_tXSNR		(DDR_tRFC + DDR__ns(10))   /*DDR2 only: Exit self-refresh to a non-read command , ns */
+#define DDR_tXSRD   DDR__tck(200) /* DDR2 only : Exit self-refresh to a read command , tCK */
+#define DDR_tCKSRE	DDR__ns(10000)   /* DDR2 no:Valid Clock Requirement after Self Refresh Entry or Power-Down Entry */
+/*
+ * DDR2 controller refcnt register
+ */
+#define DDR_tREFI	DDR__ns(7800)	/* Refresh period: ns */
+
+#define DDR_CLK_DIV 1    /* Clock Divider. auto refresh
+						  *	cnt_clk = memclk/(16*(2^DDR_CLK_DIV))
+						  */
+
+#endif /* __DDR2_CONFIG_H */
