-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/jselfridge/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/single_to_int_fast/test/single_to_int_fast_tb_isim_beh.exe" -prj "/home/jselfridge/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/single_to_int_fast/test/single_to_int_fast_tb_beh.prj" "work.single_to_int_fast_tb" "work.glbl" 
