

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Thu Apr 20 13:46:30 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        threshold_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  383|    1|  383|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  257|  257|         3|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      90|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     309|
|Register         |        -|      -|     267|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     267|     399|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_954_p2         |     +    |      0|  0|   9|           9|           1|
    |sum_fu_932_p2         |     +    |      0|  0|  60|          60|          60|
    |ap_block_state129     |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_io    |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_948_p2       |   icmp   |      0|  0|   4|           9|          10|
    |ap_enable_pp0         |    or    |      0|  0|   1|           1|           1|
    |newIndex3_fu_1020_p2  |    or    |      0|  0|  14|           9|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  90|          90|          75|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  294|        128|    1|        128|
    |ap_enable_reg_pp0_iter2            |    1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_to_V_AWREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_to_V_WREADY   |    1|          2|    1|          2|
    |i_reg_905                          |    9|          2|    9|         18|
    |to_V_blk_n_AW                      |    1|          2|    1|          2|
    |to_V_blk_n_B                       |    1|          2|    1|          2|
    |to_V_blk_n_W                       |    1|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  309|        142|   16|        158|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |  127|   0|  127|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_reg_1401  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_WREADY          |    1|   0|    1|          0|
    |from_0_load_1_reg_1890                    |    1|   0|    1|          0|
    |from_0_load_reg_1730                      |    1|   0|    1|          0|
    |from_10_load_1_reg_1940                   |    1|   0|    1|          0|
    |from_10_load_reg_1780                     |    1|   0|    1|          0|
    |from_11_load_1_reg_1945                   |    1|   0|    1|          0|
    |from_11_load_reg_1785                     |    1|   0|    1|          0|
    |from_12_load_1_reg_1950                   |    1|   0|    1|          0|
    |from_12_load_reg_1790                     |    1|   0|    1|          0|
    |from_13_load_1_reg_1955                   |    1|   0|    1|          0|
    |from_13_load_reg_1795                     |    1|   0|    1|          0|
    |from_14_load_1_reg_1960                   |    1|   0|    1|          0|
    |from_14_load_reg_1800                     |    1|   0|    1|          0|
    |from_15_load_1_reg_1965                   |    1|   0|    1|          0|
    |from_15_load_reg_1805                     |    1|   0|    1|          0|
    |from_16_load_1_reg_1970                   |    1|   0|    1|          0|
    |from_16_load_reg_1810                     |    1|   0|    1|          0|
    |from_17_load_1_reg_1975                   |    1|   0|    1|          0|
    |from_17_load_reg_1815                     |    1|   0|    1|          0|
    |from_18_load_1_reg_1980                   |    1|   0|    1|          0|
    |from_18_load_reg_1820                     |    1|   0|    1|          0|
    |from_19_load_1_reg_1985                   |    1|   0|    1|          0|
    |from_19_load_reg_1825                     |    1|   0|    1|          0|
    |from_1_load_1_reg_1895                    |    1|   0|    1|          0|
    |from_1_load_reg_1735                      |    1|   0|    1|          0|
    |from_20_load_1_reg_1990                   |    1|   0|    1|          0|
    |from_20_load_reg_1830                     |    1|   0|    1|          0|
    |from_21_load_1_reg_1995                   |    1|   0|    1|          0|
    |from_21_load_reg_1835                     |    1|   0|    1|          0|
    |from_22_load_1_reg_2000                   |    1|   0|    1|          0|
    |from_22_load_reg_1840                     |    1|   0|    1|          0|
    |from_23_load_1_reg_2005                   |    1|   0|    1|          0|
    |from_23_load_reg_1845                     |    1|   0|    1|          0|
    |from_24_load_1_reg_2010                   |    1|   0|    1|          0|
    |from_24_load_reg_1850                     |    1|   0|    1|          0|
    |from_25_load_1_reg_2015                   |    1|   0|    1|          0|
    |from_25_load_reg_1855                     |    1|   0|    1|          0|
    |from_26_load_1_reg_2020                   |    1|   0|    1|          0|
    |from_26_load_reg_1860                     |    1|   0|    1|          0|
    |from_27_load_1_reg_2025                   |    1|   0|    1|          0|
    |from_27_load_reg_1865                     |    1|   0|    1|          0|
    |from_28_load_1_reg_2030                   |    1|   0|    1|          0|
    |from_28_load_reg_1870                     |    1|   0|    1|          0|
    |from_29_load_1_reg_2035                   |    1|   0|    1|          0|
    |from_29_load_reg_1875                     |    1|   0|    1|          0|
    |from_2_load_1_reg_1900                    |    1|   0|    1|          0|
    |from_2_load_reg_1740                      |    1|   0|    1|          0|
    |from_30_load_1_reg_2040                   |    1|   0|    1|          0|
    |from_30_load_reg_1880                     |    1|   0|    1|          0|
    |from_31_load_1_reg_2045                   |    1|   0|    1|          0|
    |from_31_load_reg_1885                     |    1|   0|    1|          0|
    |from_3_load_1_reg_1905                    |    1|   0|    1|          0|
    |from_3_load_reg_1745                      |    1|   0|    1|          0|
    |from_4_load_1_reg_1910                    |    1|   0|    1|          0|
    |from_4_load_reg_1750                      |    1|   0|    1|          0|
    |from_5_load_1_reg_1915                    |    1|   0|    1|          0|
    |from_5_load_reg_1755                      |    1|   0|    1|          0|
    |from_6_load_1_reg_1920                    |    1|   0|    1|          0|
    |from_6_load_reg_1760                      |    1|   0|    1|          0|
    |from_7_load_1_reg_1925                    |    1|   0|    1|          0|
    |from_7_load_reg_1765                      |    1|   0|    1|          0|
    |from_8_load_1_reg_1930                    |    1|   0|    1|          0|
    |from_8_load_reg_1770                      |    1|   0|    1|          0|
    |from_9_load_1_reg_1935                    |    1|   0|    1|          0|
    |from_9_load_reg_1775                      |    1|   0|    1|          0|
    |i_reg_905                                 |    9|   0|    9|          0|
    |sum_reg_1391                              |   60|   0|   60|          0|
    |tmp_1_reg_1401                            |    1|   0|    1|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  267|   0|  267|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_start             |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_done              | out |    1| ap_ctrl_hs |        store       | return value |
|ap_idle              | out |    1| ap_ctrl_hs |        store       | return value |
|ap_ready             | out |    1| ap_ctrl_hs |        store       | return value |
|store_flag           |  in |    1|   ap_none  |     store_flag     |    scalar    |
|m_axi_to_V_AWVALID   | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWREADY   |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWADDR    | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWID      | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWLEN     | out |   32|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWSIZE    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWBURST   | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWLOCK    | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWCACHE   | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWPROT    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWQOS     | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWREGION  | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWUSER    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WVALID    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WREADY    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WDATA     | out |  512|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WSTRB     | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WLAST     | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WID       | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WUSER     | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARVALID   | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARREADY   |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARADDR    | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARID      | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARLEN     | out |   32|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARSIZE    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARBURST   | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARLOCK    | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARCACHE   | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARPROT    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARQOS     | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARREGION  | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARUSER    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RVALID    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RREADY    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RDATA     |  in |  512|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RLAST     |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RID       |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RUSER     |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RRESP     |  in |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BVALID    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BREADY    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BRESP     |  in |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BID       |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BUSER     |  in |    1|    m_axi   |        to_V        |    pointer   |
|var_threshold_y_V1   |  in |   58|   ap_none  | var_threshold_y_V1 |    scalar    |
|from_0_address0      | out |    9|  ap_memory |       from_0       |     array    |
|from_0_ce0           | out |    1|  ap_memory |       from_0       |     array    |
|from_0_q0            |  in |    1|  ap_memory |       from_0       |     array    |
|from_0_address1      | out |    9|  ap_memory |       from_0       |     array    |
|from_0_ce1           | out |    1|  ap_memory |       from_0       |     array    |
|from_0_q1            |  in |    1|  ap_memory |       from_0       |     array    |
|from_1_address0      | out |    9|  ap_memory |       from_1       |     array    |
|from_1_ce0           | out |    1|  ap_memory |       from_1       |     array    |
|from_1_q0            |  in |    1|  ap_memory |       from_1       |     array    |
|from_1_address1      | out |    9|  ap_memory |       from_1       |     array    |
|from_1_ce1           | out |    1|  ap_memory |       from_1       |     array    |
|from_1_q1            |  in |    1|  ap_memory |       from_1       |     array    |
|from_2_address0      | out |    9|  ap_memory |       from_2       |     array    |
|from_2_ce0           | out |    1|  ap_memory |       from_2       |     array    |
|from_2_q0            |  in |    1|  ap_memory |       from_2       |     array    |
|from_2_address1      | out |    9|  ap_memory |       from_2       |     array    |
|from_2_ce1           | out |    1|  ap_memory |       from_2       |     array    |
|from_2_q1            |  in |    1|  ap_memory |       from_2       |     array    |
|from_3_address0      | out |    9|  ap_memory |       from_3       |     array    |
|from_3_ce0           | out |    1|  ap_memory |       from_3       |     array    |
|from_3_q0            |  in |    1|  ap_memory |       from_3       |     array    |
|from_3_address1      | out |    9|  ap_memory |       from_3       |     array    |
|from_3_ce1           | out |    1|  ap_memory |       from_3       |     array    |
|from_3_q1            |  in |    1|  ap_memory |       from_3       |     array    |
|from_4_address0      | out |    9|  ap_memory |       from_4       |     array    |
|from_4_ce0           | out |    1|  ap_memory |       from_4       |     array    |
|from_4_q0            |  in |    1|  ap_memory |       from_4       |     array    |
|from_4_address1      | out |    9|  ap_memory |       from_4       |     array    |
|from_4_ce1           | out |    1|  ap_memory |       from_4       |     array    |
|from_4_q1            |  in |    1|  ap_memory |       from_4       |     array    |
|from_5_address0      | out |    9|  ap_memory |       from_5       |     array    |
|from_5_ce0           | out |    1|  ap_memory |       from_5       |     array    |
|from_5_q0            |  in |    1|  ap_memory |       from_5       |     array    |
|from_5_address1      | out |    9|  ap_memory |       from_5       |     array    |
|from_5_ce1           | out |    1|  ap_memory |       from_5       |     array    |
|from_5_q1            |  in |    1|  ap_memory |       from_5       |     array    |
|from_6_address0      | out |    9|  ap_memory |       from_6       |     array    |
|from_6_ce0           | out |    1|  ap_memory |       from_6       |     array    |
|from_6_q0            |  in |    1|  ap_memory |       from_6       |     array    |
|from_6_address1      | out |    9|  ap_memory |       from_6       |     array    |
|from_6_ce1           | out |    1|  ap_memory |       from_6       |     array    |
|from_6_q1            |  in |    1|  ap_memory |       from_6       |     array    |
|from_7_address0      | out |    9|  ap_memory |       from_7       |     array    |
|from_7_ce0           | out |    1|  ap_memory |       from_7       |     array    |
|from_7_q0            |  in |    1|  ap_memory |       from_7       |     array    |
|from_7_address1      | out |    9|  ap_memory |       from_7       |     array    |
|from_7_ce1           | out |    1|  ap_memory |       from_7       |     array    |
|from_7_q1            |  in |    1|  ap_memory |       from_7       |     array    |
|from_8_address0      | out |    9|  ap_memory |       from_8       |     array    |
|from_8_ce0           | out |    1|  ap_memory |       from_8       |     array    |
|from_8_q0            |  in |    1|  ap_memory |       from_8       |     array    |
|from_8_address1      | out |    9|  ap_memory |       from_8       |     array    |
|from_8_ce1           | out |    1|  ap_memory |       from_8       |     array    |
|from_8_q1            |  in |    1|  ap_memory |       from_8       |     array    |
|from_9_address0      | out |    9|  ap_memory |       from_9       |     array    |
|from_9_ce0           | out |    1|  ap_memory |       from_9       |     array    |
|from_9_q0            |  in |    1|  ap_memory |       from_9       |     array    |
|from_9_address1      | out |    9|  ap_memory |       from_9       |     array    |
|from_9_ce1           | out |    1|  ap_memory |       from_9       |     array    |
|from_9_q1            |  in |    1|  ap_memory |       from_9       |     array    |
|from_10_address0     | out |    9|  ap_memory |       from_10      |     array    |
|from_10_ce0          | out |    1|  ap_memory |       from_10      |     array    |
|from_10_q0           |  in |    1|  ap_memory |       from_10      |     array    |
|from_10_address1     | out |    9|  ap_memory |       from_10      |     array    |
|from_10_ce1          | out |    1|  ap_memory |       from_10      |     array    |
|from_10_q1           |  in |    1|  ap_memory |       from_10      |     array    |
|from_11_address0     | out |    9|  ap_memory |       from_11      |     array    |
|from_11_ce0          | out |    1|  ap_memory |       from_11      |     array    |
|from_11_q0           |  in |    1|  ap_memory |       from_11      |     array    |
|from_11_address1     | out |    9|  ap_memory |       from_11      |     array    |
|from_11_ce1          | out |    1|  ap_memory |       from_11      |     array    |
|from_11_q1           |  in |    1|  ap_memory |       from_11      |     array    |
|from_12_address0     | out |    9|  ap_memory |       from_12      |     array    |
|from_12_ce0          | out |    1|  ap_memory |       from_12      |     array    |
|from_12_q0           |  in |    1|  ap_memory |       from_12      |     array    |
|from_12_address1     | out |    9|  ap_memory |       from_12      |     array    |
|from_12_ce1          | out |    1|  ap_memory |       from_12      |     array    |
|from_12_q1           |  in |    1|  ap_memory |       from_12      |     array    |
|from_13_address0     | out |    9|  ap_memory |       from_13      |     array    |
|from_13_ce0          | out |    1|  ap_memory |       from_13      |     array    |
|from_13_q0           |  in |    1|  ap_memory |       from_13      |     array    |
|from_13_address1     | out |    9|  ap_memory |       from_13      |     array    |
|from_13_ce1          | out |    1|  ap_memory |       from_13      |     array    |
|from_13_q1           |  in |    1|  ap_memory |       from_13      |     array    |
|from_14_address0     | out |    9|  ap_memory |       from_14      |     array    |
|from_14_ce0          | out |    1|  ap_memory |       from_14      |     array    |
|from_14_q0           |  in |    1|  ap_memory |       from_14      |     array    |
|from_14_address1     | out |    9|  ap_memory |       from_14      |     array    |
|from_14_ce1          | out |    1|  ap_memory |       from_14      |     array    |
|from_14_q1           |  in |    1|  ap_memory |       from_14      |     array    |
|from_15_address0     | out |    9|  ap_memory |       from_15      |     array    |
|from_15_ce0          | out |    1|  ap_memory |       from_15      |     array    |
|from_15_q0           |  in |    1|  ap_memory |       from_15      |     array    |
|from_15_address1     | out |    9|  ap_memory |       from_15      |     array    |
|from_15_ce1          | out |    1|  ap_memory |       from_15      |     array    |
|from_15_q1           |  in |    1|  ap_memory |       from_15      |     array    |
|from_16_address0     | out |    9|  ap_memory |       from_16      |     array    |
|from_16_ce0          | out |    1|  ap_memory |       from_16      |     array    |
|from_16_q0           |  in |    1|  ap_memory |       from_16      |     array    |
|from_16_address1     | out |    9|  ap_memory |       from_16      |     array    |
|from_16_ce1          | out |    1|  ap_memory |       from_16      |     array    |
|from_16_q1           |  in |    1|  ap_memory |       from_16      |     array    |
|from_17_address0     | out |    9|  ap_memory |       from_17      |     array    |
|from_17_ce0          | out |    1|  ap_memory |       from_17      |     array    |
|from_17_q0           |  in |    1|  ap_memory |       from_17      |     array    |
|from_17_address1     | out |    9|  ap_memory |       from_17      |     array    |
|from_17_ce1          | out |    1|  ap_memory |       from_17      |     array    |
|from_17_q1           |  in |    1|  ap_memory |       from_17      |     array    |
|from_18_address0     | out |    9|  ap_memory |       from_18      |     array    |
|from_18_ce0          | out |    1|  ap_memory |       from_18      |     array    |
|from_18_q0           |  in |    1|  ap_memory |       from_18      |     array    |
|from_18_address1     | out |    9|  ap_memory |       from_18      |     array    |
|from_18_ce1          | out |    1|  ap_memory |       from_18      |     array    |
|from_18_q1           |  in |    1|  ap_memory |       from_18      |     array    |
|from_19_address0     | out |    9|  ap_memory |       from_19      |     array    |
|from_19_ce0          | out |    1|  ap_memory |       from_19      |     array    |
|from_19_q0           |  in |    1|  ap_memory |       from_19      |     array    |
|from_19_address1     | out |    9|  ap_memory |       from_19      |     array    |
|from_19_ce1          | out |    1|  ap_memory |       from_19      |     array    |
|from_19_q1           |  in |    1|  ap_memory |       from_19      |     array    |
|from_20_address0     | out |    9|  ap_memory |       from_20      |     array    |
|from_20_ce0          | out |    1|  ap_memory |       from_20      |     array    |
|from_20_q0           |  in |    1|  ap_memory |       from_20      |     array    |
|from_20_address1     | out |    9|  ap_memory |       from_20      |     array    |
|from_20_ce1          | out |    1|  ap_memory |       from_20      |     array    |
|from_20_q1           |  in |    1|  ap_memory |       from_20      |     array    |
|from_21_address0     | out |    9|  ap_memory |       from_21      |     array    |
|from_21_ce0          | out |    1|  ap_memory |       from_21      |     array    |
|from_21_q0           |  in |    1|  ap_memory |       from_21      |     array    |
|from_21_address1     | out |    9|  ap_memory |       from_21      |     array    |
|from_21_ce1          | out |    1|  ap_memory |       from_21      |     array    |
|from_21_q1           |  in |    1|  ap_memory |       from_21      |     array    |
|from_22_address0     | out |    9|  ap_memory |       from_22      |     array    |
|from_22_ce0          | out |    1|  ap_memory |       from_22      |     array    |
|from_22_q0           |  in |    1|  ap_memory |       from_22      |     array    |
|from_22_address1     | out |    9|  ap_memory |       from_22      |     array    |
|from_22_ce1          | out |    1|  ap_memory |       from_22      |     array    |
|from_22_q1           |  in |    1|  ap_memory |       from_22      |     array    |
|from_23_address0     | out |    9|  ap_memory |       from_23      |     array    |
|from_23_ce0          | out |    1|  ap_memory |       from_23      |     array    |
|from_23_q0           |  in |    1|  ap_memory |       from_23      |     array    |
|from_23_address1     | out |    9|  ap_memory |       from_23      |     array    |
|from_23_ce1          | out |    1|  ap_memory |       from_23      |     array    |
|from_23_q1           |  in |    1|  ap_memory |       from_23      |     array    |
|from_24_address0     | out |    9|  ap_memory |       from_24      |     array    |
|from_24_ce0          | out |    1|  ap_memory |       from_24      |     array    |
|from_24_q0           |  in |    1|  ap_memory |       from_24      |     array    |
|from_24_address1     | out |    9|  ap_memory |       from_24      |     array    |
|from_24_ce1          | out |    1|  ap_memory |       from_24      |     array    |
|from_24_q1           |  in |    1|  ap_memory |       from_24      |     array    |
|from_25_address0     | out |    9|  ap_memory |       from_25      |     array    |
|from_25_ce0          | out |    1|  ap_memory |       from_25      |     array    |
|from_25_q0           |  in |    1|  ap_memory |       from_25      |     array    |
|from_25_address1     | out |    9|  ap_memory |       from_25      |     array    |
|from_25_ce1          | out |    1|  ap_memory |       from_25      |     array    |
|from_25_q1           |  in |    1|  ap_memory |       from_25      |     array    |
|from_26_address0     | out |    9|  ap_memory |       from_26      |     array    |
|from_26_ce0          | out |    1|  ap_memory |       from_26      |     array    |
|from_26_q0           |  in |    1|  ap_memory |       from_26      |     array    |
|from_26_address1     | out |    9|  ap_memory |       from_26      |     array    |
|from_26_ce1          | out |    1|  ap_memory |       from_26      |     array    |
|from_26_q1           |  in |    1|  ap_memory |       from_26      |     array    |
|from_27_address0     | out |    9|  ap_memory |       from_27      |     array    |
|from_27_ce0          | out |    1|  ap_memory |       from_27      |     array    |
|from_27_q0           |  in |    1|  ap_memory |       from_27      |     array    |
|from_27_address1     | out |    9|  ap_memory |       from_27      |     array    |
|from_27_ce1          | out |    1|  ap_memory |       from_27      |     array    |
|from_27_q1           |  in |    1|  ap_memory |       from_27      |     array    |
|from_28_address0     | out |    9|  ap_memory |       from_28      |     array    |
|from_28_ce0          | out |    1|  ap_memory |       from_28      |     array    |
|from_28_q0           |  in |    1|  ap_memory |       from_28      |     array    |
|from_28_address1     | out |    9|  ap_memory |       from_28      |     array    |
|from_28_ce1          | out |    1|  ap_memory |       from_28      |     array    |
|from_28_q1           |  in |    1|  ap_memory |       from_28      |     array    |
|from_29_address0     | out |    9|  ap_memory |       from_29      |     array    |
|from_29_ce0          | out |    1|  ap_memory |       from_29      |     array    |
|from_29_q0           |  in |    1|  ap_memory |       from_29      |     array    |
|from_29_address1     | out |    9|  ap_memory |       from_29      |     array    |
|from_29_ce1          | out |    1|  ap_memory |       from_29      |     array    |
|from_29_q1           |  in |    1|  ap_memory |       from_29      |     array    |
|from_30_address0     | out |    9|  ap_memory |       from_30      |     array    |
|from_30_ce0          | out |    1|  ap_memory |       from_30      |     array    |
|from_30_q0           |  in |    1|  ap_memory |       from_30      |     array    |
|from_30_address1     | out |    9|  ap_memory |       from_30      |     array    |
|from_30_ce1          | out |    1|  ap_memory |       from_30      |     array    |
|from_30_q1           |  in |    1|  ap_memory |       from_30      |     array    |
|from_31_address0     | out |    9|  ap_memory |       from_31      |     array    |
|from_31_ce0          | out |    1|  ap_memory |       from_31      |     array    |
|from_31_q0           |  in |    1|  ap_memory |       from_31      |     array    |
|from_31_address1     | out |    9|  ap_memory |       from_31      |     array    |
|from_31_ce1          | out |    1|  ap_memory |       from_31      |     array    |
|from_31_q1           |  in |    1|  ap_memory |       from_31      |     array    |
|tile_index           |  in |   32|   ap_none  |     tile_index     |    scalar    |
+---------------------+-----+-----+------------+--------------------+--------------+

