0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/AESL_automem_A.v,1730891548,systemVerilog,,,,AESL_automem_A,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/AESL_automem_AB.v,1730891548,systemVerilog,,,,AESL_automem_AB,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/AESL_automem_B.v,1730891548,systemVerilog,,,,AESL_automem_B,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/csv_file_dump.svh,1730891548,verilog,,,,,,,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/dataflow_monitor.sv,1730891548,systemVerilog,C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/dump_file_agent.svh;C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/csv_file_dump.svh;C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/sample_agent.svh;C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/sample_manager.svh;C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/dump_file_agent.svh,1730891548,verilog,,,,,,,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/fifo_para.vh,1730891548,verilog,,,,,,,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/loop_sample_agent.svh,1730891548,verilog,,,,,,,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/matrixMultiplication.autotb.v,1730891548,systemVerilog,,,C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/fifo_para.vh,apatb_matrixMultiplication_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/matrixMultiplication.v,1730889801,systemVerilog,,,,matrixMultiplication,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/matrixMultiplication_flow_control_loop_pipe.v,1730889808,systemVerilog,,,,matrixMultiplication_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/matrixMultiplication_mac_muladd_8ns_8ns_16ns_17_4_1.v,1730889808,systemVerilog,,,,matrixMultiplication_mac_muladd_8ns_8ns_16ns_17_4_1;matrixMultiplication_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/matrixMultiplication_mac_muladd_8ns_8ns_17ns_18_4_1.v,1730889808,systemVerilog,,,,matrixMultiplication_mac_muladd_8ns_8ns_17ns_18_4_1;matrixMultiplication_mac_muladd_8ns_8ns_17ns_18_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/matrixMultiplication_mul_8ns_8ns_16_1_1.v,1730889800,systemVerilog,,,,matrixMultiplication_mul_8ns_8ns_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/nodf_module_interface.svh,1730891548,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/nodf_module_monitor.svh,1730891548,verilog,,,,,,,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/sample_agent.svh,1730891548,verilog,,,,,,,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/sample_manager.svh,1730891548,verilog,,,,,,,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/upc_loop_interface.svh,1730891548,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/upc_loop_monitor.svh,1730891548,verilog,,,,,,,,,,,,
