

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>PCIE CONVERSION UNITS &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="DMA Calypte" href="../../dma/dma_calypte/readme.html" />
    <link rel="prev" title="PCIE Header parsing/deparsing" href="../others/hdr_gen/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../mtc/readme.html">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../others/hdr_gen/readme.html">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../dma/dma_calypte/readme.html">DMA Calypte</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../pcie.html">PCIe Tools</a></li>
      <li class="breadcrumb-item active">PCIE CONVERSION UNITS</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/comp/pcie/convertors/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="pcie-conversion-units">
<span id="convertors"></span><h1>PCIE CONVERSION UNITS<a class="headerlink" href="#pcie-conversion-units" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-pcie_cq_axi2mfb">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">PCIE_CQ_AXI2MFB</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-pcie_cq_axi2mfb" title="Link to this definition"></a></dt>
<dd><p>The Purpose of this component is to convert AXI to MFB bus.
Supported are 512b and 256b with and without straddling, but
variants with straddling and all 256 variant has not been tested.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MFB BUS CONFIGURATION:</p></td>
<td><p>=====</p></td>
<td><p>Supported configurations are: (2,1,8,32), (1,1,8,32)</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cq_axi2mfb-mfb_regions"><td><p>MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-pcie_cq_axi2mfb-mfb_region_size"><td><p>MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cq_axi2mfb-mfb_block_size"><td><p>MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-pcie_cq_axi2mfb-mfb_item_width"><td><p>MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cq_axi2mfb-mfb_region_width"><td><p>MFB_REGION_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH</p></td>
<td><p>MFB bus: width of single data region in bits, auxiliary parameter, do not change value!</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>AXI BUS CONFIGURATION:</p></td>
<td><p>=====</p></td>
<td><p>CQ_USER_WIDTH = 183 for Gen3x16 PCIe - with straddling and without straddling!
CQ_USER_WIDTH = 88  for Gen3x8 PCIe - without straddling!
CQ_USER_WIDTH = 85  for Gen3x8 PCIe - without straddling!</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cq_axi2mfb-axi_cquser_width"><td><p>AXI_CQUSER_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>183</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-pcie_cq_axi2mfb-axi_data_width"><td><p>AXI_DATA_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>MFB_REGIONS*MFB_REGION_WIDTH</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cq_axi2mfb-straddling"><td><p>STRADDLING</p></td>
<td><p>boolean</p></td>
<td><p>false</p></td>
<td><p>Straddling is permited only for CQ_USER_WIDTH = 183</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-pcie_cq_axi2mfb-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td><p>Select correct FPGA device: “ULTRASCALE”, “VIRTEX7”</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>AXI Completer Request Interface (CQ) - Xilinx FPGA Only</p></td>
<td><p>=====</p></td>
<td><p>See Xilinx PG213 (UltraScale+ Devices Integrated Block for PCI Express).</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_axi_data"><td><p>CQ_AXI_DATA</p></td>
<td><p>std_logic_vector(AXI_DATA_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>CQ_AXI: Data word. For detailed specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_axi_user"><td><p>CQ_AXI_USER</p></td>
<td><p>std_logic_vector(AXI_CQUSER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>CQ_AXI: Set of signals with sideband information about trasferred
transaction. For detailed specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_axi_last"><td><p>CQ_AXI_LAST</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>CQ_AXI: Indication of the last word of a transaction. For detailed
specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_axi_keep"><td><p>CQ_AXI_KEEP</p></td>
<td><p>std_logic_vector(AXI_DATA_WIDTH/32-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>CQ_AXI: Indication of valid data: each bit determines validity of
different Dword. For detailed specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_axi_valid"><td><p>CQ_AXI_VALID</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>CQ_AXI: Indication of valid data: i.e. completer is ready to send a
transaction. For detailed specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_axi_ready"><td><p>CQ_AXI_READY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>CQ_AXI: User application is ready to receive a transaction.
For detailed specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>MFB Completer Request Interface (CQ) - Intel FPGA Only</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_mfb_data"><td><p>CQ_MFB_DATA</p></td>
<td><p>std_logic_vector(MFB_REGIONS*MFB_REGION_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>CQ_MFB: data word with frames (packets)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_mfb_sof"><td><p>CQ_MFB_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>CQ_MFB: Start Of Frame (SOF) flag for each MFB region</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_mfb_eof"><td><p>CQ_MFB_EOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>CQ_MFB: End Of Frame (EOF) flag for each MFB region</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_mfb_sof_pos"><td><p>CQ_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>CQ_MFB: SOF position for each MFB region in MFB blocks</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_mfb_eof_pos"><td><p>CQ_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE*MFB_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>CQ_MFB: EOF position for each MFB region in MFB items</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_mfb_src_rdy"><td><p>CQ_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>CQ_MFB: source ready of each MFB bus</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_mfb_dst_rdy"><td><p>CQ_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>CQ_MFB: destination ready of each MFB bus</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>CQ_AXI_USER SIGNAL ITEMS</p></td>
<td><p>=====</p></td>
<td><p>Ports below are valid only with CQ_MFB_SOF</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_tph_present"><td><p>CQ_TPH_PRESENT</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>This bit indicates presence of Transaction Processing Hint (TPH)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_tph_type"><td><p>CQ_TPH_TYPE</p></td>
<td><p>std_logic_vector(MFB_REGIONS*2-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>These two bits provide the value of the PH field associated with the hint</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_tph_st_tag"><td><p>CQ_TPH_ST_TAG</p></td>
<td><p>std_logic_vector(MFB_REGIONS*8-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>This output provides the 8-bit Steering Tag associated with the hint</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_fbe"><td><p>CQ_FBE</p></td>
<td><p>std_logic_vector(MFB_REGIONS*4-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Byte enables for the first DWORD</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_axi2mfb-cq_lbe"><td><p>CQ_LBE</p></td>
<td><p>std_logic_vector(MFB_REGIONS*4-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Byte enables for the last DWORD</p></td>
</tr>
</tbody>
</table>
</dd></dl>

<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-pcie_cc_mfb2axi">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">PCIE_CC_MFB2AXI</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-pcie_cc_mfb2axi" title="Link to this definition"></a></dt>
<dd><p>The Purpose of this component is to convert MFB to AXI bus.
Supported is only 512b variant without straddling</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MFB BUS CONFIGURATION:</p></td>
<td><p>=====</p></td>
<td><p>Supported configuration is: (2,1,8,32), (1,1,8,32)</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cc_mfb2axi-mfb_regions"><td><p>MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-pcie_cc_mfb2axi-mfb_region_size"><td><p>MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cc_mfb2axi-mfb_block_size"><td><p>MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-pcie_cc_mfb2axi-mfb_item_width"><td><p>MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cc_mfb2axi-mfb_region_width"><td><p>MFB_REGION_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH</p></td>
<td><p>MFB bus: width of single data region in bits, auxiliary parameter, do not change value!</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>AXI BUS CONFIGURATION:</p></td>
<td><p>=====</p></td>
<td><p>CC_USER_WIDTH = 81 for Gen3x16 PCIe - without straddling!
CC_USER_WIDTH = 33 for Gen3x8 PCIe - without straddling!</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cc_mfb2axi-axi_ccuser_width"><td><p>AXI_CCUSER_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>81</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-pcie_cc_mfb2axi-axi_data_width"><td><p>AXI_DATA_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>512</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cc_mfb2axi-straddling"><td><p>STRADDLING</p></td>
<td><p>boolean</p></td>
<td><p>false</p></td>
<td><p>Not supported</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MFB Completer Request Interface (CC) - Intel FPGA Only</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_mfb_data"><td><p>CC_MFB_DATA</p></td>
<td><p>std_logic_vector(MFB_REGIONS*MFB_REGION_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>CC_MFB: data word with frames (packets)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_mfb_sof"><td><p>CC_MFB_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>CC_MFB: Start Of Frame (SOF) flag for each MFB region</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_mfb_eof"><td><p>CC_MFB_EOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>CC_MFB: End Of Frame (EOF) flag for each MFB region</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_mfb_sof_pos"><td><p>CC_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>CC_MFB: SOF position for each MFB region in MFB blocks</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_mfb_eof_pos"><td><p>CC_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE*MFB_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>CC_MFB: EOF position for each MFB region in MFB items</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_mfb_src_rdy"><td><p>CC_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>CC_MFB: source ready of each MFB bus</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_mfb_dst_rdy"><td><p>CC_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>CC_MFB: destination ready of each MFB bus</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>AXI Completer Request Interface (CC) - Xilinx FPGA Only</p></td>
<td><p>=====</p></td>
<td><p>See Xilinx PG213 (UltraScale+ Devices Integrated Block for PCI Express).</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_axi_data"><td><p>CC_AXI_DATA</p></td>
<td><p>std_logic_vector(AXI_DATA_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>CC_AXI: Data word. For detailed specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_axi_user"><td><p>CC_AXI_USER</p></td>
<td><p>std_logic_vector(AXI_CCUSER_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>CC_AXI: Set of signals with sideband information about trasferred
transaction. For detailed specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_axi_last"><td><p>CC_AXI_LAST</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>CC_AXI: Indication of the last word of a transaction. For detailed
specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_axi_keep"><td><p>CC_AXI_KEEP</p></td>
<td><p>std_logic_vector(AXI_DATA_WIDTH/32-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>CC_AXI: Indication of valid data: each bit determines validity of
different Dword. For detailed specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_axi_valid"><td><p>CC_AXI_VALID</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>CC_AXI: Indication of valid data: i.e. completer is ready to send a
transaction. For detailed specifications, see Xilinx PG213.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_mfb2axi-cc_axi_ready"><td><p>CC_AXI_READY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>CC_AXI: User application is ready to receive a transaction.
For detailed specifications, see Xilinx PG213.</p></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../others/hdr_gen/readme.html" class="btn btn-neutral float-left" title="PCIE Header parsing/deparsing" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../dma/dma_calypte/readme.html" class="btn btn-neutral float-right" title="DMA Calypte" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>