vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2_sim_netlist.vhdl" \
"../../../bd/design_1/ipshared/25f6/hdl/sentinel_search_ip_slave_lite_v2_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/25f6/hdl/sentinel_search_ip_slave_lite_inter_v2_0_S_AXI_INTR.vhd" \
"../../../bd/design_1/ipshared/25f6/hdl/sentinel_search_ip.vhd" \
"../../../bd/design_1/ip/design_1_sentinel_search_ip_0_3/sim/design_1_sentinel_search_ip_0_3.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_intc_0_1/sim/design_1_axi_intc_0_1.vhd" \
"../../../bd/design_1/ip/design_1_smartconnect_0_1/design_1_smartconnect_0_1_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_2/sim/design_1_rst_ps7_0_50M_2.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
