{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_B11 " "New assignment LOCATION with value PIN_B11 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1570739133252 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1570739133252 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_B11 " "New assignment LOCATION with value PIN_B11 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1570739133273 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1570739133273 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_B11 " "New assignment LOCATION with value PIN_B11 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1570739133292 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1570739133292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570739134305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570739134332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 22:25:34 2019 " "Processing started: Thu Oct 10 22:25:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570739134332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739134332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739134333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570739134561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570739134561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GECKO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file GECKO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739148891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739148891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739148892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739148892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739148892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739148892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149299 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149301 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149301 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149302 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149303 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149304 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/IR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149304 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/LEDs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/LEDs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149305 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149305 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149306 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149307 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149307 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149308 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149308 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149309 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149310 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149311 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM_Block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/ROM_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149312 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149313 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570739149369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { -208 240 400 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149378 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_state controller.vhd(58) " "VHDL Process Statement warning at controller.vhd(58): inferring latch(es) for signal or variable \"s_next_state\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.LOAD2 controller.vhd(58) " "Inferred latch for \"s_next_state.LOAD2\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.LOAD1 controller.vhd(58) " "Inferred latch for \"s_next_state.LOAD1\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.BREAK controller.vhd(58) " "Inferred latch for \"s_next_state.BREAK\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.STORE controller.vhd(58) " "Inferred latch for \"s_next_state.STORE\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.I_OP controller.vhd(58) " "Inferred latch for \"s_next_state.I_OP\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.R_OP controller.vhd(58) " "Inferred latch for \"s_next_state.R_OP\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.DECODE controller.vhd(58) " "Inferred latch for \"s_next_state.DECODE\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149380 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.FETCH2 controller.vhd(58) " "Inferred latch for \"s_next_state.FETCH2\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149380 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.FETCH1 controller.vhd(58) " "Inferred latch for \"s_next_state.FETCH1\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149380 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:inst\|IR:IR_0 " "Elaborating entity \"IR\" for hierarchy \"CPU:inst\|IR:IR_0\"" {  } { { "CPU.bdf" "IR_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:inst\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:inst\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { -40 1088 1144 56 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:PC_0 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { -184 808 968 -8 "PC_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { 120 904 992 232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub CPU:inst\|ALU:alu_0\|add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"CPU:inst\|ALU:alu_0\|add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU:inst\|ALU:alu_0\|comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"CPU:inst\|ALU:alu_0\|comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149387 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r comparator.vhd(19) " "Inferred latch for \"r\" at comparator.vhd(19)" {  } { { "../vhdl/comparator.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/comparator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149387 "|GECKO|CPU:inst|ALU:alu_0|comparator:comparator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:inst\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149392 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[31\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[31\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "register_file.vhd(32) " "Constant driver at register_file.vhd(32)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 32 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[30\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[30\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[29\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[29\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[28\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[28\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[27\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[27\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[26\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[26\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[25\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[25\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[24\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[24\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[23\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[23\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[22\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[22\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[21\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[21\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[20\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[20\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[19\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[19\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[18\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[18\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[17\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[17\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[16\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[16\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[15\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[15\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149464 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[14\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[14\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149464 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CPU:inst\|register_file:register_file_0 " "Can't elaborate user hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149469 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570739149604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 10 22:25:49 2019 " "Processing ended: Thu Oct 10 22:25:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570739149604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570739149604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570739149604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149604 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570739134305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570739134332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 22:25:34 2019 " "Processing started: Thu Oct 10 22:25:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570739134332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739134332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739134333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570739134561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570739134561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GECKO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file GECKO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739148891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739148891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739148892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739148892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739148892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739148892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149299 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149301 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149301 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149302 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149303 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149304 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/IR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149304 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/LEDs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/LEDs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149305 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149305 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149306 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149307 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149307 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149308 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/mux2x32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149308 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149309 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149310 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149311 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM_Block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/ROM_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149312 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/ArchOrd/Projet1/template/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_student/ArchOrd/Projet1/template/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149313 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570739149313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570739149369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { -208 240 400 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149378 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_state controller.vhd(58) " "VHDL Process Statement warning at controller.vhd(58): inferring latch(es) for signal or variable \"s_next_state\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.LOAD2 controller.vhd(58) " "Inferred latch for \"s_next_state.LOAD2\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.LOAD1 controller.vhd(58) " "Inferred latch for \"s_next_state.LOAD1\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.BREAK controller.vhd(58) " "Inferred latch for \"s_next_state.BREAK\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.STORE controller.vhd(58) " "Inferred latch for \"s_next_state.STORE\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.I_OP controller.vhd(58) " "Inferred latch for \"s_next_state.I_OP\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.R_OP controller.vhd(58) " "Inferred latch for \"s_next_state.R_OP\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149379 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.DECODE controller.vhd(58) " "Inferred latch for \"s_next_state.DECODE\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149380 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.FETCH2 controller.vhd(58) " "Inferred latch for \"s_next_state.FETCH2\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149380 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state.FETCH1 controller.vhd(58) " "Inferred latch for \"s_next_state.FETCH1\" at controller.vhd(58)" {  } { { "../vhdl/controller.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/controller.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149380 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:inst\|IR:IR_0 " "Elaborating entity \"IR\" for hierarchy \"CPU:inst\|IR:IR_0\"" {  } { { "CPU.bdf" "IR_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:inst\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:inst\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { -40 1088 1144 56 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:PC_0 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { -184 808 968 -8 "PC_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { 120 904 992 232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub CPU:inst\|ALU:alu_0\|add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"CPU:inst\|ALU:alu_0\|add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU:inst\|ALU:alu_0\|comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"CPU:inst\|ALU:alu_0\|comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149387 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r comparator.vhd(19) " "Inferred latch for \"r\" at comparator.vhd(19)" {  } { { "../vhdl/comparator.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/comparator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149387 "|GECKO|CPU:inst|ALU:alu_0|comparator:comparator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:inst\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149392 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[31\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[31\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "register_file.vhd(32) " "Constant driver at register_file.vhd(32)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 32 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[30\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[30\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[29\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[29\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[28\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[28\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[27\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[27\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[26\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[26\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[25\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[25\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[24\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[24\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[23\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[23\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[22\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[22\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[21\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[21\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[20\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[20\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[19\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[19\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[18\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[18\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[17\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[17\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[16\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[16\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149463 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[15\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[15\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149464 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reg\[0\]\[14\] register_file.vhd(27) " "Can't resolve multiple constant drivers for net \"s_reg\[0\]\[14\]\" at register_file.vhd(27)" {  } { { "../vhdl/register_file.vhd" "" { Text "/media/sf_student/ArchOrd/Projet1/template/vhdl/register_file.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149464 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CPU:inst\|register_file:register_file_0 " "Can't elaborate user hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "/media/sf_student/ArchOrd/Projet1/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570739149469 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570739149604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 10 22:25:49 2019 " "Processing ended: Thu Oct 10 22:25:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570739149604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570739149604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570739149604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570739149604 ""}
