$date
	Sun Apr  3 06:54:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module blocking_tb $end
$scope module blocking_tb $end
$var wire 1 ! a_i $end
$var wire 1 " a_o $end
$var wire 1 # b_i $end
$var wire 1 $ b_o $end
$var wire 1 % clk $end
$var wire 1 & rst_n $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
0&
0%
0$
0#
1"
1!
$end
#5000
1&
#10000
0"
0'
1%
#20000
0%
#30000
1%
#40000
0%
#50000
1%
#60000
0%
#70000
1%
#80000
0%
#90000
1%
#100000
0%
#105000
