# ANN_in_Verilog
In this project, Artificial neural network is designed in Verilog HDL, which recognizes handwritten digits and displays the output. It is implemented in Quartus prime lite and Modelsim simulation softwares.

# Simulation Results:

![WhatsApp Image 2022-02-06 at 1 03 12 PM](https://user-images.githubusercontent.com/89019323/164028062-9178935e-df66-4790-be56-c88e1fec42c5.jpeg)
