

================================================================
== Vivado HLS Report for 'quicksort'
================================================================
* Date:           Thu Mar  1 12:20:59 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_Quicksort.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_partition_fu_127  |partition  |    ?|    ?|    ?|    ?|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- QWHILE  |    ?|    ?|         ?|          -|          -| 0 ~ 10 |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     788|    310|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     999|    446|
|Memory           |        0|      -|     256|     20|
|Multiplexer      |        -|      -|       -|    126|
|Register         |        -|      -|     330|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    2373|    902|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       2|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+-----------+---------+-------+-----+-----+
    |grp_partition_fu_127  |partition  |        0|      0|  999|  446|
    +----------------------+-----------+---------+-------+-----+-----+
    |Total                 |           |        0|      0|  999|  446|
    +----------------------+-----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+-------------------+---------+-----+----+------+-----+------+-------------+
    |   Memory  |       Module      | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------+---------+-----+----+------+-----+------+-------------+
    |stack_0_U  |quicksort_stack_0  |        0|  128|  10|    10|   64|     1|          640|
    |stack_1_U  |quicksort_stack_0  |        0|  128|  10|    10|   64|     1|          640|
    +-----------+-------------------+---------+-----+----+------+-----+------+-------------+
    |Total      |                   |        0|  256|  20|    20|  128|     2|         1280|
    +-----------+-------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+-----+----+------------+------------+
    |stack_size_1_fu_171_p2           |     +    |      0|  197|  69|          64|           1|
    |stack_size_2_fu_161_p2           |     +    |      0|  197|  69|          64|           2|
    |tmp_3_fu_182_p2                  |     +    |      0|  197|  69|          64|           1|
    |tmp_5_fu_189_p2                  |     +    |      0|  197|  69|          64|           2|
    |ap_block_state4_on_subcall_done  |    and   |      0|    0|   2|           1|           1|
    |tmp_1_fu_155_p2                  |   icmp   |      0|    0|  32|          64|          64|
    +---------------------------------+----------+-------+-----+----+------------+------------+
    |Total                            |          |      0|  788| 310|         321|          71|
    +---------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  27|          5|    1|          5|
    |stack_0_address0  |  27|          5|    4|         20|
    |stack_0_d0        |  21|          4|   64|        256|
    |stack_1_address0  |  21|          4|    4|         16|
    |stack_1_d0        |  15|          3|   64|        192|
    |stack_size_fu_46  |  15|          3|   64|        192|
    +------------------+----+-----------+-----+-----------+
    |Total             | 126|         24|  201|        681|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_reg_grp_partition_fu_127_ap_start  |   1|   0|    1|          0|
    |base_reg_223                          |  64|   0|   64|          0|
    |stack_0_addr_reg_210                  |   4|   0|    4|          0|
    |stack_1_load_reg_228                  |  64|   0|   64|          0|
    |stack_size_1_reg_237                  |  64|   0|   64|          0|
    |stack_size_fu_46                      |  64|   0|   64|          0|
    |stack_size_load_reg_204               |  64|   0|   64|          0|
    |tmp_1_reg_233                         |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 330|   0|  330|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   quicksort  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   quicksort  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   quicksort  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   quicksort  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   quicksort  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   quicksort  | return value |
|i           |  in |   64|   ap_none  |       i      |    scalar    |
|f           |  in |   64|   ap_none  |       f      |    scalar    |
|a_address0  | out |    4|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_we0       | out |    1|  ap_memory |       a      |     array    |
|a_d0        | out |   64|  ap_memory |       a      |     array    |
|a_q0        |  in |   64|  ap_memory |       a      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 4.64ns
ST_1: stack_size (4)  [1/1] 0.00ns
:0  %stack_size = alloca i64

ST_1: StgValue_6 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64 %i) nounwind, !map !11

ST_1: StgValue_7 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64 %f) nounwind, !map !17

ST_1: StgValue_8 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([10 x i64]* %a) nounwind, !map !21

ST_1: StgValue_9 (8)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @quicksort_str) nounwind

ST_1: f_read (9)  [1/1] 0.00ns
:5  %f_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %f) nounwind

ST_1: i_read (10)  [1/1] 0.00ns
:6  %i_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %i) nounwind

ST_1: stack_0 (11)  [1/1] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:41
:7  %stack_0 = alloca [10 x i64], align 16

ST_1: stack_1 (12)  [1/1] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:41
:8  %stack_1 = alloca [10 x i64], align 16

ST_1: top (13)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:45
:9  %top = getelementptr [10 x i64]* %stack_0, i64 0, i64 0

ST_1: StgValue_15 (14)  [1/1] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:50
:10  store i64 %i_read, i64* %top, align 16

ST_1: stack_1_addr (15)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:51
:11  %stack_1_addr = getelementptr [10 x i64]* %stack_1, i64 0, i64 0

ST_1: StgValue_17 (16)  [1/1] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:51
:12  store i64 %f_read, i64* %stack_1_addr, align 16

ST_1: StgValue_18 (17)  [1/1] 1.77ns
:13  store i64 0, i64* %stack_size

ST_1: StgValue_19 (18)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:53
:14  br label %1


 <State 2>: 2.32ns
ST_2: stack_size_load (20)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:63
:0  %stack_size_load = load i64* %stack_size

ST_2: stack_0_addr (21)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:73
:1  %stack_0_addr = getelementptr [10 x i64]* %stack_0, i64 0, i64 %stack_size_load

ST_2: tmp (22)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:53
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %stack_size_load, i32 63)

ST_2: StgValue_23 (23)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:53
:3  br i1 %tmp, label %6, label %2

ST_2: base (28)  [2/2] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:55
:3  %base = load i64* %stack_0_addr, align 16

ST_2: stack_1_addr_1 (29)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:55
:4  %stack_1_addr_1 = getelementptr [10 x i64]* %stack_1, i64 0, i64 %stack_size_load

ST_2: stack_1_load (30)  [2/2] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:55
:5  %stack_1_load = load i64* %stack_1_addr_1, align 8

ST_2: StgValue_27 (53)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:75
:0  ret void


 <State 3>: 6.12ns
ST_3: StgValue_28 (25)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:54
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind

ST_3: tmp_2 (26)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:54
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind

ST_3: StgValue_30 (27)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:55
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 10, i32 5, [1 x i8]* @p_str2) nounwind

ST_3: base (28)  [1/2] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:55
:3  %base = load i64* %stack_0_addr, align 16

ST_3: stack_1_load (30)  [1/2] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:55
:5  %stack_1_load = load i64* %stack_1_addr_1, align 8

ST_3: tmp_1 (31)  [1/1] 3.73ns  loc: RTL_Quicksort.prj/quicksort.c:55
:6  %tmp_1 = icmp slt i64 %base, %stack_1_load

ST_3: StgValue_34 (32)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:55
:7  br i1 %tmp_1, label %3, label %4

ST_3: stack_size_2 (34)  [1/1] 3.79ns  loc: RTL_Quicksort.prj/quicksort.c:69
:0  %stack_size_2 = add nsw i64 %stack_size_load, -1

ST_3: StgValue_36 (35)  [1/1] 1.77ns  loc: RTL_Quicksort.prj/quicksort.c:69
:1  store i64 %stack_size_2, i64* %stack_size

ST_3: StgValue_37 (36)  [1/1] 0.00ns
:2  br label %5

ST_3: pivot_position (38)  [2/2] 1.59ns  loc: RTL_Quicksort.prj/quicksort.c:57
:0  %pivot_position = call fastcc i64 @partition(i64 %base, i64 %stack_1_load, [10 x i64]* %a) nounwind

ST_3: stack_size_1 (41)  [1/1] 3.79ns  loc: RTL_Quicksort.prj/quicksort.c:63
:3  %stack_size_1 = add nsw i64 %stack_size_load, 1

ST_3: stack_0_addr_1 (42)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:64
:4  %stack_0_addr_1 = getelementptr [10 x i64]* %stack_0, i64 0, i64 %stack_size_1

ST_3: StgValue_41 (43)  [1/1] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:64
:5  store i64 %base, i64* %stack_0_addr_1, align 16

ST_3: StgValue_42 (47)  [1/1] 1.77ns  loc: RTL_Quicksort.prj/quicksort.c:63
:9  store i64 %stack_size_1, i64* %stack_size


 <State 4>: 6.12ns
ST_4: pivot_position (38)  [1/2] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:57
:0  %pivot_position = call fastcc i64 @partition(i64 %base, i64 %stack_1_load, [10 x i64]* %a) nounwind

ST_4: tmp_3 (39)  [1/1] 3.79ns  loc: RTL_Quicksort.prj/quicksort.c:61
:1  %tmp_3 = add nsw i64 %pivot_position, 1

ST_4: StgValue_45 (40)  [1/1] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:61
:2  store i64 %tmp_3, i64* %stack_0_addr, align 16

ST_4: tmp_5 (44)  [1/1] 3.79ns  loc: RTL_Quicksort.prj/quicksort.c:65
:6  %tmp_5 = add nsw i64 %pivot_position, -1

ST_4: stack_1_addr_2 (45)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:65
:7  %stack_1_addr_2 = getelementptr [10 x i64]* %stack_1, i64 0, i64 %stack_size_1

ST_4: StgValue_48 (46)  [1/1] 2.32ns  loc: RTL_Quicksort.prj/quicksort.c:65
:8  store i64 %tmp_5, i64* %stack_1_addr_2, align 8

ST_4: StgValue_49 (48)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:67
:10  br label %5

ST_4: empty (50)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:74
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_2) nounwind

ST_4: StgValue_51 (51)  [1/1] 0.00ns  loc: RTL_Quicksort.prj/quicksort.c:74
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stack_size      (alloca           ) [ 01111]
StgValue_6      (specbitsmap      ) [ 00000]
StgValue_7      (specbitsmap      ) [ 00000]
StgValue_8      (specbitsmap      ) [ 00000]
StgValue_9      (spectopmodule    ) [ 00000]
f_read          (read             ) [ 00000]
i_read          (read             ) [ 00000]
stack_0         (alloca           ) [ 00111]
stack_1         (alloca           ) [ 00111]
top             (getelementptr    ) [ 00000]
StgValue_15     (store            ) [ 00000]
stack_1_addr    (getelementptr    ) [ 00000]
StgValue_17     (store            ) [ 00000]
StgValue_18     (store            ) [ 00000]
StgValue_19     (br               ) [ 00000]
stack_size_load (load             ) [ 00010]
stack_0_addr    (getelementptr    ) [ 00011]
tmp             (bitselect        ) [ 00111]
StgValue_23     (br               ) [ 00000]
stack_1_addr_1  (getelementptr    ) [ 00010]
StgValue_27     (ret              ) [ 00000]
StgValue_28     (specloopname     ) [ 00000]
tmp_2           (specregionbegin  ) [ 00001]
StgValue_30     (speclooptripcount) [ 00000]
base            (load             ) [ 00001]
stack_1_load    (load             ) [ 00001]
tmp_1           (icmp             ) [ 00111]
StgValue_34     (br               ) [ 00000]
stack_size_2    (add              ) [ 00000]
StgValue_36     (store            ) [ 00000]
StgValue_37     (br               ) [ 00000]
stack_size_1    (add              ) [ 00001]
stack_0_addr_1  (getelementptr    ) [ 00000]
StgValue_41     (store            ) [ 00000]
StgValue_42     (store            ) [ 00000]
pivot_position  (call             ) [ 00000]
tmp_3           (add              ) [ 00000]
StgValue_45     (store            ) [ 00000]
tmp_5           (add              ) [ 00000]
stack_1_addr_2  (getelementptr    ) [ 00000]
StgValue_48     (store            ) [ 00000]
StgValue_49     (br               ) [ 00000]
empty           (specregionend    ) [ 00000]
StgValue_51     (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="quicksort_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partition"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="stack_size_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stack_size/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="stack_0_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stack_0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="stack_1_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stack_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="f_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="top_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_15/1 base/2 StgValue_41/3 StgValue_45/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="stack_1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stack_1_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_17/1 stack_1_load/2 StgValue_48/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="stack_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stack_0_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="stack_1_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="64" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stack_1_addr_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="stack_0_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stack_0_addr_1/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="stack_1_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="1"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stack_1_addr_2/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_partition_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="0" index="2" bw="64" slack="0"/>
<pin id="131" dir="0" index="3" bw="64" slack="0"/>
<pin id="132" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="pivot_position/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="StgValue_18_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="stack_size_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stack_size_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="stack_size_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stack_size_2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="StgValue_36_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="2"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="stack_size_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stack_size_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="StgValue_42_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="2"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_5_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="stack_size_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="stack_size "/>
</bind>
</comp>

<comp id="204" class="1005" name="stack_size_load_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="stack_size_load "/>
</bind>
</comp>

<comp id="210" class="1005" name="stack_0_addr_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stack_0_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="stack_1_addr_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stack_1_addr_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="base_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="228" class="1005" name="stack_1_load_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="stack_1_load "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="stack_size_1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="stack_size_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="50" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="64" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="83"><net_src comp="70" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="54" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="58" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="97"><net_src comp="84" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="98" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="105" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="78" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="120" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="78" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="92" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="142" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="142" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="78" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="92" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="176"><net_src comp="171" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="127" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="182" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="193"><net_src comp="127" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="199"><net_src comp="46" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="207"><net_src comp="142" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="213"><net_src comp="98" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="221"><net_src comp="105" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="226"><net_src comp="78" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="231"><net_src comp="92" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="236"><net_src comp="155" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="171" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="120" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {3 4 }
 - Input state : 
	Port: quicksort : i | {1 }
	Port: quicksort : f | {1 }
	Port: quicksort : a | {3 4 }
  - Chain level:
	State 1
		top : 1
		StgValue_15 : 2
		stack_1_addr : 1
		StgValue_17 : 2
		StgValue_18 : 1
	State 2
		stack_0_addr : 1
		tmp : 1
		StgValue_23 : 2
		base : 2
		stack_1_addr_1 : 1
		stack_1_load : 2
	State 3
		tmp_1 : 1
		StgValue_34 : 2
		StgValue_36 : 1
		pivot_position : 1
		stack_0_addr_1 : 1
		StgValue_41 : 2
		StgValue_42 : 1
	State 4
		tmp_3 : 1
		StgValue_45 : 2
		tmp_5 : 1
		StgValue_48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   call   | grp_partition_fu_127 |  4.067  |   1056  |   357   |
|----------|----------------------|---------|---------|---------|
|          |  stack_size_2_fu_161 |    0    |   197   |    69   |
|    add   |  stack_size_1_fu_171 |    0    |   197   |    69   |
|          |     tmp_3_fu_182     |    0    |   197   |    69   |
|          |     tmp_5_fu_189     |    0    |   197   |    69   |
|----------|----------------------|---------|---------|---------|
|   icmp   |     tmp_1_fu_155     |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   read   |   f_read_read_fu_58  |    0    |    0    |    0    |
|          |   i_read_read_fu_64  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_147      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |  4.067  |   1844  |   665   |
|----------|----------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|stack_0|    0   |   128  |   10   |
|stack_1|    0   |   128  |   10   |
+-------+--------+--------+--------+
| Total |    0   |   256  |   20   |
+-------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      base_reg_223     |   64   |
|  stack_0_addr_reg_210 |    4   |
| stack_1_addr_1_reg_218|    4   |
|  stack_1_load_reg_228 |   64   |
|  stack_size_1_reg_237 |   64   |
|stack_size_load_reg_204|   64   |
|   stack_size_reg_196  |   64   |
|     tmp_1_reg_233     |    1   |
+-----------------------+--------+
|         Total         |   329  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_78   |  p0  |   4  |   4  |   16   ||    21   |
|   grp_access_fu_78   |  p1  |   3  |  64  |   192  ||    15   |
|   grp_access_fu_92   |  p0  |   4  |   4  |   16   ||    21   |
|   grp_access_fu_92   |  p1  |   2  |  64  |   128  ||    9    |
| grp_partition_fu_127 |  p1  |   2  |  64  |   128  ||    9    |
| grp_partition_fu_127 |  p2  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   608  ||  10.453 ||    84   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    4   |  1844  |   665  |
|   Memory  |    0   |    -   |   256  |   20   |
|Multiplexer|    -   |   10   |    -   |   84   |
|  Register |    -   |    -   |   329  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |  2429  |   769  |
+-----------+--------+--------+--------+--------+
