{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651727187709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651727187712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 15:06:27 2022 " "Processing started: Thu May 05 15:06:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651727187712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727187712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727187712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651727188207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651727188207 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fourbit_counter.v(7) " "Verilog HDL information at fourbit_counter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "part2/fourbit_counter.v" "" { Text "E:/lab6 elec2602/part2/fourbit_counter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651727195063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/fourbit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/fourbit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_counter " "Found entity 1: fourbit_counter" {  } { { "part2/fourbit_counter.v" "" { Text "E:/lab6 elec2602/part2/fourbit_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab5 elec2602/p1/binary_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab5 elec2602/p1/binary_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7Seg " "Found entity 1: binary_to_7Seg" {  } { { "../lab5 elec2602/p1/binary_to_7Seg.v" "" { Text "E:/lab5 elec2602/p1/binary_to_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/state_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/state_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_reg " "Found entity 1: state_reg" {  } { { "part1/state_reg.v" "" { Text "E:/lab6 elec2602/part1/state_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/output_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/output_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_sig " "Found entity 1: output_sig" {  } { { "part1/output_sig.v" "" { Text "E:/lab6 elec2602/part1/output_sig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "part1/next_state.v" "" { Text "E:/lab6 elec2602/part1/next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/lab6_p1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/lab6_p1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_p1_TB " "Found entity 1: lab6_p1_TB" {  } { { "part1/lab6_p1_TB.v" "" { Text "E:/lab6 elec2602/part1/lab6_p1_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/four1s_four0s.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/four1s_four0s.v" { { "Info" "ISGN_ENTITY_NAME" "1 four1s_four0s " "Found entity 1: four1s_four0s" {  } { { "part1/four1s_four0s.v" "" { Text "E:/lab6 elec2602/part1/four1s_four0s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/inst_seq_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/inst_seq_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_seq_detect " "Found entity 1: inst_seq_detect" {  } { { "part1/inst_seq_detect.v" "" { Text "E:/lab6 elec2602/part1/inst_seq_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/next_state_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/next_state_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state_P2 " "Found entity 1: next_state_P2" {  } { { "part2/next_state_P2.v" "" { Text "E:/lab6 elec2602/part2/next_state_P2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/state_reg_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/state_reg_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 threebit_state_reg_P2 " "Found entity 1: threebit_state_reg_P2" {  } { { "part2/state_reg_P2.v" "" { Text "E:/lab6 elec2602/part2/state_reg_P2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/output_sig_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/output_sig_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_sig_P2 " "Found entity 1: output_sig_P2" {  } { { "part2/output_sig_P2.v" "" { Text "E:/lab6 elec2602/part2/output_sig_P2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/n1s_n0s.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/n1s_n0s.v" { { "Info" "ISGN_ENTITY_NAME" "1 n1s_n0s " "Found entity 1: n1s_n0s" {  } { { "part2/n1s_n0s.v" "" { Text "E:/lab6 elec2602/part2/n1s_n0s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/counter_module.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/counter_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "part2/counter_module.v" "" { Text "E:/lab6 elec2602/part2/counter_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_n1s_n0s.v 1 1 " "Found 1 design units, including 1 entities, in source file int_n1s_n0s.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_n1s_n0s " "Found entity 1: int_n1s_n0s" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727195135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727195135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "int_n1s_n0s " "Elaborating entity \"int_n1s_n0s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651727195199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n1s_n0s n1s_n0s:thing " "Elaborating entity \"n1s_n0s\" for hierarchy \"n1s_n0s:thing\"" {  } { { "int_n1s_n0s.v" "thing" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651727195253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_reg n1s_n0s:thing\|state_reg:four_bit_reg " "Elaborating entity \"state_reg\" for hierarchy \"n1s_n0s:thing\|state_reg:four_bit_reg\"" {  } { { "part2/n1s_n0s.v" "four_bit_reg" { Text "E:/lab6 elec2602/part2/n1s_n0s.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651727195254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module n1s_n0s:thing\|counter_module:counter_thing " "Elaborating entity \"counter_module\" for hierarchy \"n1s_n0s:thing\|counter_module:counter_thing\"" {  } { { "part2/n1s_n0s.v" "counter_thing" { Text "E:/lab6 elec2602/part2/n1s_n0s.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651727195256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbit_counter n1s_n0s:thing\|counter_module:counter_thing\|fourbit_counter:counter " "Elaborating entity \"fourbit_counter\" for hierarchy \"n1s_n0s:thing\|counter_module:counter_thing\|fourbit_counter:counter\"" {  } { { "part2/counter_module.v" "counter" { Text "E:/lab6 elec2602/part2/counter_module.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651727195257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fourbit_counter.v(11) " "Verilog HDL assignment warning at fourbit_counter.v(11): truncated value with size 32 to match size of target (4)" {  } { { "part2/fourbit_counter.v" "" { Text "E:/lab6 elec2602/part2/fourbit_counter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651727195258 "|int_n1s_n0s|n1s_n0s:thing|counter_module:counter_thing|fourbit_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_sig_P2 n1s_n0s:thing\|output_sig_P2:get_out " "Elaborating entity \"output_sig_P2\" for hierarchy \"n1s_n0s:thing\|output_sig_P2:get_out\"" {  } { { "part2/n1s_n0s.v" "get_out" { Text "E:/lab6 elec2602/part2/n1s_n0s.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651727195263 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state output_sig_P2.v(14) " "Verilog HDL Always Construct warning at output_sig_P2.v(14): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part2/output_sig_P2.v" "" { Text "E:/lab6 elec2602/part2/output_sig_P2.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651727195266 "|int_n1s_n0s|n1s_n0s:thing|output_sig_P2:get_out"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "output_sig_P2.v(19) " "Verilog HDL Case Statement warning at output_sig_P2.v(19): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "part2/output_sig_P2.v" "" { Text "E:/lab6 elec2602/part2/output_sig_P2.v" 19 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1651727195266 "|int_n1s_n0s|n1s_n0s:thing|output_sig_P2:get_out"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "output_sig_P2.v(20) " "Verilog HDL Case Statement warning at output_sig_P2.v(20): case item expression never matches the case expression" {  } { { "part2/output_sig_P2.v" "" { Text "E:/lab6 elec2602/part2/output_sig_P2.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1651727195266 "|int_n1s_n0s|n1s_n0s:thing|output_sig_P2:get_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state_P2 n1s_n0s:thing\|next_state_P2:get_state " "Elaborating entity \"next_state_P2\" for hierarchy \"n1s_n0s:thing\|next_state_P2:get_state\"" {  } { { "part2/n1s_n0s.v" "get_state" { Text "E:/lab6 elec2602/part2/n1s_n0s.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651727195267 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "next_state_P2.v(18) " "Verilog HDL Case Statement warning at next_state_P2.v(18): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "part2/next_state_P2.v" "" { Text "E:/lab6 elec2602/part2/next_state_P2.v" 18 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1651727195268 "|int_n1s_n0s|n1s_n0s:thing|next_state_P2:get_state"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "next_state_P2.v(19) " "Verilog HDL Case Statement warning at next_state_P2.v(19): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "part2/next_state_P2.v" "" { Text "E:/lab6 elec2602/part2/next_state_P2.v" 19 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1651727195268 "|int_n1s_n0s|n1s_n0s:thing|next_state_P2:get_state"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "next_state_P2.v(23) " "Verilog HDL Case Statement warning at next_state_P2.v(23): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "part2/next_state_P2.v" "" { Text "E:/lab6 elec2602/part2/next_state_P2.v" 23 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1651727195268 "|int_n1s_n0s|n1s_n0s:thing|next_state_P2:get_state"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "next_state_P2.v(25) " "Verilog HDL Case Statement warning at next_state_P2.v(25): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "part2/next_state_P2.v" "" { Text "E:/lab6 elec2602/part2/next_state_P2.v" 25 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1651727195275 "|int_n1s_n0s|n1s_n0s:thing|next_state_P2:get_state"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "next_state_P2.v(26) " "Verilog HDL Case Statement warning at next_state_P2.v(26): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "part2/next_state_P2.v" "" { Text "E:/lab6 elec2602/part2/next_state_P2.v" 26 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1651727195275 "|int_n1s_n0s|n1s_n0s:thing|next_state_P2:get_state"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "next_state_P2.v(30) " "Verilog HDL Case Statement warning at next_state_P2.v(30): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "part2/next_state_P2.v" "" { Text "E:/lab6 elec2602/part2/next_state_P2.v" 30 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1651727195275 "|int_n1s_n0s|n1s_n0s:thing|next_state_P2:get_state"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "next_state_P2.v(32) " "Verilog HDL Case Statement warning at next_state_P2.v(32): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "part2/next_state_P2.v" "" { Text "E:/lab6 elec2602/part2/next_state_P2.v" 32 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1651727195275 "|int_n1s_n0s|n1s_n0s:thing|next_state_P2:get_state"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "next_state_P2.v(33) " "Verilog HDL Case Statement warning at next_state_P2.v(33): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "part2/next_state_P2.v" "" { Text "E:/lab6 elec2602/part2/next_state_P2.v" 33 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1651727195275 "|int_n1s_n0s|n1s_n0s:thing|next_state_P2:get_state"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threebit_state_reg_P2 n1s_n0s:thing\|threebit_state_reg_P2:state_reg " "Elaborating entity \"threebit_state_reg_P2\" for hierarchy \"n1s_n0s:thing\|threebit_state_reg_P2:state_reg\"" {  } { { "part2/n1s_n0s.v" "state_reg" { Text "E:/lab6 elec2602/part2/n1s_n0s.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651727195290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_7Seg binary_to_7Seg:display " "Elaborating entity \"binary_to_7Seg\" for hierarchy \"binary_to_7Seg:display\"" {  } { { "int_n1s_n0s.v" "display" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651727195295 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651727196042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651727196096 "|int_n1s_n0s|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651727196096 "|int_n1s_n0s|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651727196096 "|int_n1s_n0s|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651727196096 "|int_n1s_n0s|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651727196096 "|int_n1s_n0s|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651727196096 "|int_n1s_n0s|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651727196096 "|int_n1s_n0s|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651727196096 "|int_n1s_n0s|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651727196096 "|int_n1s_n0s|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651727196096 "|int_n1s_n0s|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651727196096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651727196157 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 24 " "Ignored 24 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651727196356 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651727196356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/lab6 elec2602/output_files/lab6.map.smsg " "Generated suppressed messages file E:/lab6 elec2602/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727196415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651727197046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651727197046 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651727197432 "|int_n1s_n0s|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651727197432 "|int_n1s_n0s|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651727197432 "|int_n1s_n0s|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651727197432 "|int_n1s_n0s|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651727197432 "|int_n1s_n0s|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651727197432 "|int_n1s_n0s|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651727197432 "|int_n1s_n0s|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651727197432 "|int_n1s_n0s|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651727197432 "|int_n1s_n0s|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651727197432 "|int_n1s_n0s|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651727197432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651727197437 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651727197437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651727197437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651727197437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651727197643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 15:06:37 2022 " "Processing ended: Thu May 05 15:06:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651727197643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651727197643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651727197643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727197643 ""}
