<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/tlb.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tlb.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv_2tlb_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2001-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *          Steve Reinhardt</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *          Jaidev Patwardhan</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *          Korey Sewell</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_TLB_HH__</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_TLB_HH__</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2tlb_8hh.html">arch/generic/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2isa__traits_8hh.html">arch/riscv/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2pagetable_8hh.html">arch/riscv/pagetable.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2utility_8hh.html">arch/riscv/utility.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2vtophys_8hh.html">arch/riscv/vtophys.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="statistics_8hh.html">base/statistics.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;params/RiscvTLB.hh&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* To maintain compatibility with other architectures, we&#39;ll</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">   simply create an ITLB and DTLB that will point to the real TLB */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a> {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html">   56</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1TLB.html">TLB</a> : <span class="keyword">public</span> <a class="code" href="classBaseTLB.html">BaseTLB</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#abcff3ffe3ee7de853f6b54f19a309b75">   59</a></span>&#160;    <span class="keyword">typedef</span> std::multimap&lt;Addr, int&gt; <a class="code" href="classRiscvISA_1_1TLB.html#abcff3ffe3ee7de853f6b54f19a309b75">PageTable</a>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a9506dde1379d7c7694a10f20c1aac949">   60</a></span>&#160;    PageTable <a class="code" href="classRiscvISA_1_1TLB.html#a9506dde1379d7c7694a10f20c1aac949">lookupTable</a>;      <span class="comment">// Quick lookup into page table</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a8b6fd2f95970c7b9e2b8ce7ee94690fb">   62</a></span>&#160;    <a class="code" href="structRiscvISA_1_1PTE.html">RiscvISA::PTE</a> *<a class="code" href="classRiscvISA_1_1TLB.html#a8b6fd2f95970c7b9e2b8ce7ee94690fb">table</a>;        <span class="comment">// the Page Table</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a4f46a4e352cc3a61a291659e0c31abff">   63</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1TLB.html#a4f46a4e352cc3a61a291659e0c31abff">size</a>;                   <span class="comment">// TLB Size</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#ac8d6a5a0e2197a0aca6deca9cd2a6f6d">   64</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1TLB.html#ac8d6a5a0e2197a0aca6deca9cd2a6f6d">nlu</a>;                    <span class="comment">// not last used entry (for replacement)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a6bcf7f16110485795603546ba82b3a1f">   66</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1TLB.html#a6bcf7f16110485795603546ba82b3a1f">nextnlu</a>() { <span class="keywordflow">if</span> (++nlu &gt;= size) nlu = 0; }</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="structRiscvISA_1_1PTE.html">RiscvISA::PTE</a> *<a class="code" href="classRiscvISA_1_1TLB.html#aa17979f3fe18aed0a1346d598498783d">lookup</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vpn, uint8_t asn) <span class="keyword">const</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#ab6497958d1ef05fbd0522cf911dc9e6b">   69</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classRiscvISA_1_1TLB.html#ab6497958d1ef05fbd0522cf911dc9e6b">read_hits</a>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#aab1cda045990eddc654a16d9cbd5f0aa">   70</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classRiscvISA_1_1TLB.html#aab1cda045990eddc654a16d9cbd5f0aa">read_misses</a>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#aed2aaf3efadfe2b29f3fbda44694ff27">   71</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classRiscvISA_1_1TLB.html#aed2aaf3efadfe2b29f3fbda44694ff27">read_acv</a>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#af0b97d2267ad5dc105889578be8baf00">   72</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classRiscvISA_1_1TLB.html#af0b97d2267ad5dc105889578be8baf00">read_accesses</a>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a68e40f3310c4407d09452842f07c9a8d">   73</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classRiscvISA_1_1TLB.html#a68e40f3310c4407d09452842f07c9a8d">write_hits</a>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a832857878d3a39274c8c52428c32632d">   74</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classRiscvISA_1_1TLB.html#a832857878d3a39274c8c52428c32632d">write_misses</a>;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a40b18204e90bf290314b07b669d2a82d">   75</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classRiscvISA_1_1TLB.html#a40b18204e90bf290314b07b669d2a82d">write_acv</a>;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a1dbf3af54820ad1d2fd14b325ed4a6a2">   76</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classRiscvISA_1_1TLB.html#a1dbf3af54820ad1d2fd14b325ed4a6a2">write_accesses</a>;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a6cb083cca817921e6d7601eb5d44705c">   77</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classRiscvISA_1_1TLB.html#a6cb083cca817921e6d7601eb5d44705c">hits</a>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a866135bf53945e6fd6f33149161de318">   78</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classRiscvISA_1_1TLB.html#a866135bf53945e6fd6f33149161de318">misses</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a4a5d1763cb8fd51371a43cd8be00ecd1">   79</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classRiscvISA_1_1TLB.html#a4a5d1763cb8fd51371a43cd8be00ecd1">accesses</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#af513b8ad6148a2ed833d31d1199d1e63">   82</a></span>&#160;    <span class="keyword">typedef</span> RiscvTLBParams <a class="code" href="classRiscvISA_1_1TLB.html#af513b8ad6148a2ed833d31d1199d1e63">Params</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="classRiscvISA_1_1TLB.html#a1034a8eb233b9f02b62edc8145a5f878">TLB</a>(<span class="keyword">const</span> Params *<a class="code" href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">p</a>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1TLB.html#a32821f62825cc4204508132b372093dd">probeEntry</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vpn,uint8_t) <span class="keyword">const</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="structRiscvISA_1_1PTE.html">RiscvISA::PTE</a> *<a class="code" href="classRiscvISA_1_1TLB.html#ae201359096b582bdba64ff429383f926">getEntry</a>(<span class="keywordtype">unsigned</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classRiscvISA_1_1TLB.html#a9d8f87cca781927c8e02f95ea719a799">~TLB</a>();</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#af55a008804278ae97ef44547016bd34d">   89</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1TLB.html#af55a008804278ae97ef44547016bd34d">takeOverFrom</a>(<a class="code" href="classBaseTLB.html">BaseTLB</a> *otlb)<span class="keyword"> override </span>{}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#abb3c67b50a69866f27608c4ceaaadb08">   91</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1TLB.html#abb3c67b50a69866f27608c4ceaaadb08">smallPages</a>;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#a6c0c8ce76e4d8173ffe46af7ba165b25">   92</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1TLB.html#a6c0c8ce76e4d8173ffe46af7ba165b25">getsize</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1TLB.html#a4f46a4e352cc3a61a291659e0c31abff">size</a>; }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="structRiscvISA_1_1PTE.html">RiscvISA::PTE</a> &amp;<a class="code" href="classRiscvISA_1_1TLB.html#a69322da64a07cc7e041d8408ae8d07b8">index</a>(<span class="keywordtype">bool</span> advance = <span class="keyword">true</span>);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1TLB.html#a791dd3bb375ca5623e0c66a62b43f9ab">insert</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceRiscvISA.html#a66dfc3654c923021c946931c0fad0dc6">vaddr</a>, <a class="code" href="structRiscvISA_1_1PTE.html">RiscvISA::PTE</a> &amp;pte);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1TLB.html#a7db7b4f3294c541020edc0fdd7bcee16">insertAt</a>(<a class="code" href="structRiscvISA_1_1PTE.html">RiscvISA::PTE</a> &amp;pte, <span class="keywordtype">unsigned</span> Index, <span class="keywordtype">int</span> _smallPages);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1TLB.html#a0008f9c6c4edc2233cda8e41338acd38">flushAll</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1TLB.html#affa13357b7af445837517f40364c069c">   98</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1TLB.html#affa13357b7af445837517f40364c069c">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)<span class="keyword"> override</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;demapPage unimplemented.\n&quot;</span>);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    }</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// static helper functions... really</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1TLB.html#ad65f6a02d640df8cad197dc76872508c">validVirtualAddress</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classRiscvISA_1_1TLB.html#ac2e31df4e4f6c7f17b21d61d3c835d41">checkCacheability</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">// Checkpointing</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1TLB.html#aebc0eb37921c57c4e952693f513d0d2c">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1TLB.html#afb4f14716ae71486c2e8b14a5389fdc6">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp) <span class="keyword">override</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1TLB.html#adab6e305d7437e6cfca84773206471b6">regStats</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classRiscvISA_1_1TLB.html#ab8f8fa7b2e4100020c7f5aa0d8abb4ff">translateAtomic</a>(</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1TLB.html#aac6acee7fc88ded9faf8ff1ea22b5e2e">translateTiming</a>(</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> mode) <span class="keyword">override</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classRiscvISA_1_1TLB.html#ac9a64d325d3e604472105aa60aa823f6">finalizePhysical</a>(</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> mode) <span class="keyword">const override</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classRiscvISA_1_1TLB.html#a06cd6f669c306eb036d2ce031e4ddc74">translateInst</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classRiscvISA_1_1TLB.html#a583938f30f2e59bba39629ca4bdf614e">translateData</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">bool</span> write);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;};</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif // __RISCV_MEMORY_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a1dbf3af54820ad1d2fd14b325ed4a6a2"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a1dbf3af54820ad1d2fd14b325ed4a6a2">RiscvISA::TLB::write_accesses</a></div><div class="ttdeci">Stats::Scalar write_accesses</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00076">tlb.hh:76</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a791dd3bb375ca5623e0c66a62b43f9ab"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a791dd3bb375ca5623e0c66a62b43f9ab">RiscvISA::TLB::insert</a></div><div class="ttdeci">void insert(Addr vaddr, RiscvISA::PTE &amp;pte)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00188">tlb.cc:188</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a7db7b4f3294c541020edc0fdd7bcee16"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a7db7b4f3294c541020edc0fdd7bcee16">RiscvISA::TLB::insertAt</a></div><div class="ttdeci">void insertAt(RiscvISA::PTE &amp;pte, unsigned Index, int _smallPages)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00160">tlb.cc:160</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_abb3c67b50a69866f27608c4ceaaadb08"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#abb3c67b50a69866f27608c4ceaaadb08">RiscvISA::TLB::smallPages</a></div><div class="ttdeci">int smallPages</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00091">tlb.hh:91</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_affa13357b7af445837517f40364c069c"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#affa13357b7af445837517f40364c069c">RiscvISA::TLB::demapPage</a></div><div class="ttdeci">void demapPage(Addr vaddr, uint64_t asn) override</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00098">tlb.hh:98</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_ac2e31df4e4f6c7f17b21d61d3c835d41"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#ac2e31df4e4f6c7f17b21d61d3c835d41">RiscvISA::TLB::checkCacheability</a></div><div class="ttdeci">static Fault checkCacheability(const RequestPtr &amp;req)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00147">tlb.cc:147</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a9506dde1379d7c7694a10f20c1aac949"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a9506dde1379d7c7694a10f20c1aac949">RiscvISA::TLB::lookupTable</a></div><div class="ttdeci">PageTable lookupTable</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00060">tlb.hh:60</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a4a5d1763cb8fd51371a43cd8be00ecd1"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a4a5d1763cb8fd51371a43cd8be00ecd1">RiscvISA::TLB::accesses</a></div><div class="ttdeci">Stats::Formula accesses</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00079">tlb.hh:79</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a866135bf53945e6fd6f33149161de318"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a866135bf53945e6fd6f33149161de318">RiscvISA::TLB::misses</a></div><div class="ttdeci">Stats::Formula misses</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00078">tlb.hh:78</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a6bcf7f16110485795603546ba82b3a1f"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a6bcf7f16110485795603546ba82b3a1f">RiscvISA::TLB::nextnlu</a></div><div class="ttdeci">void nextnlu()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00066">tlb.hh:66</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a40b18204e90bf290314b07b669d2a82d"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a40b18204e90bf290314b07b669d2a82d">RiscvISA::TLB::write_acv</a></div><div class="ttdeci">Stats::Scalar write_acv</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00075">tlb.hh:75</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html"><div class="ttname"><a href="structRiscvISA_1_1PTE.html">RiscvISA::PTE</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00048">pagetable.hh:48</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a6c0c8ce76e4d8173ffe46af7ba165b25"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a6c0c8ce76e4d8173ffe46af7ba165b25">RiscvISA::TLB::getsize</a></div><div class="ttdeci">int getsize() const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00092">tlb.hh:92</a></div></div>
<div class="ttc" id="riscv_2isa__traits_8hh_html"><div class="ttname"><a href="riscv_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_aa17979f3fe18aed0a1346d598498783d"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#aa17979f3fe18aed0a1346d598498783d">RiscvISA::TLB::lookup</a></div><div class="ttdeci">RiscvISA::PTE * lookup(Addr vpn, uint8_t asn) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00081">tlb.cc:81</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_aebc0eb37921c57c4e952693f513d0d2c"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#aebc0eb37921c57c4e952693f513d0d2c">RiscvISA::TLB::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00203">tlb.cc:203</a></div></div>
<div class="ttc" id="statistics_8hh_html"><div class="ttname"><a href="statistics_8hh.html">statistics.hh</a></div><div class="ttdoc">Declaration of Statistics objects. </div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a8b6fd2f95970c7b9e2b8ce7ee94690fb"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a8b6fd2f95970c7b9e2b8ce7ee94690fb">RiscvISA::TLB::table</a></div><div class="ttdeci">RiscvISA::PTE * table</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00062">tlb.hh:62</a></div></div>
<div class="ttc" id="classStats_1_1Scalar_html"><div class="ttname"><a href="classStats_1_1Scalar.html">Stats::Scalar</a></div><div class="ttdoc">This is a simple scalar statistic, like a counter. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02510">statistics.hh:2510</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae13e44bce796f1fd5777a4bfc54a66a3"><div class="ttname"><a href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">RiscvISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a4f46a4e352cc3a61a291659e0c31abff"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a4f46a4e352cc3a61a291659e0c31abff">RiscvISA::TLB::size</a></div><div class="ttdeci">int size</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00063">tlb.hh:63</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a66dfc3654c923021c946931c0fad0dc6"><div class="ttname"><a href="namespaceRiscvISA.html#a66dfc3654c923021c946931c0fad0dc6">RiscvISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a6cb083cca817921e6d7601eb5d44705c"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a6cb083cca817921e6d7601eb5d44705c">RiscvISA::TLB::hits</a></div><div class="ttdeci">Stats::Formula hits</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00077">tlb.hh:77</a></div></div>
<div class="ttc" id="classBaseTLB_html"><div class="ttname"><a href="classBaseTLB.html">BaseTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00052">tlb.hh:52</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a06cd6f669c306eb036d2ce031e4ddc74"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a06cd6f669c306eb036d2ce031e4ddc74">RiscvISA::TLB::translateInst</a></div><div class="ttdeci">Fault translateInst(const RequestPtr &amp;req, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00287">tlb.cc:287</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a0008f9c6c4edc2233cda8e41338acd38"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a0008f9c6c4edc2233cda8e41338acd38">RiscvISA::TLB::flushAll</a></div><div class="ttdeci">void flushAll() override</div><div class="ttdoc">Remove all entries from the TLB. </div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00194">tlb.cc:194</a></div></div>
<div class="ttc" id="riscv_2vtophys_8hh_html"><div class="ttname"><a href="riscv_2vtophys_8hh.html">vtophys.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_ad65f6a02d640df8cad197dc76872508c"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#ad65f6a02d640df8cad197dc76872508c">RiscvISA::TLB::validVirtualAddress</a></div><div class="ttdeci">static bool validVirtualAddress(Addr vaddr)</div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html"><div class="ttname"><a href="classRiscvISA_1_1TLB.html">RiscvISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00056">tlb.hh:56</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_adab6e305d7437e6cfca84773206471b6"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#adab6e305d7437e6cfca84773206471b6">RiscvISA::TLB::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00230">tlb.cc:230</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_af0b97d2267ad5dc105889578be8baf00"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#af0b97d2267ad5dc105889578be8baf00">RiscvISA::TLB::read_accesses</a></div><div class="ttdeci">Stats::Scalar read_accesses</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00072">tlb.hh:72</a></div></div>
<div class="ttc" id="riscv_2utility_8hh_html"><div class="ttname"><a href="riscv_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a69322da64a07cc7e041d8408ae8d07b8"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a69322da64a07cc7e041d8408ae8d07b8">RiscvISA::TLB::index</a></div><div class="ttdeci">RiscvISA::PTE &amp; index(bool advance=true)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00393">tlb.cc:393</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_af55a008804278ae97ef44547016bd34d"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#af55a008804278ae97ef44547016bd34d">RiscvISA::TLB::takeOverFrom</a></div><div class="ttdeci">void takeOverFrom(BaseTLB *otlb) override</div><div class="ttdoc">Take over from an old tlb context. </div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00089">tlb.hh:89</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_af513b8ad6148a2ed833d31d1199d1e63"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#af513b8ad6148a2ed833d31d1199d1e63">RiscvISA::TLB::Params</a></div><div class="ttdeci">RiscvTLBParams Params</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00082">tlb.hh:82</a></div></div>
<div class="ttc" id="classStats_1_1Formula_html"><div class="ttname"><a href="classStats_1_1Formula.html">Stats::Formula</a></div><div class="ttdoc">A formula for statistics that is calculated when printed. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l03014">statistics.hh:3014</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585e"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_aac6acee7fc88ded9faf8ff1ea22b5e2e"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#aac6acee7fc88ded9faf8ff1ea22b5e2e">RiscvISA::TLB::translateTiming</a></div><div class="ttdeci">void translateTiming(const RequestPtr &amp;req, ThreadContext *tc, Translation *translation, Mode mode) override</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00377">tlb.cc:377</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_abcff3ffe3ee7de853f6b54f19a309b75"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#abcff3ffe3ee7de853f6b54f19a309b75">RiscvISA::TLB::PageTable</a></div><div class="ttdeci">std::multimap&lt; Addr, int &gt; PageTable</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_aab1cda045990eddc654a16d9cbd5f0aa"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#aab1cda045990eddc654a16d9cbd5f0aa">RiscvISA::TLB::read_misses</a></div><div class="ttdeci">Stats::Scalar read_misses</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00070">tlb.hh:70</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_ab6497958d1ef05fbd0522cf911dc9e6b"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#ab6497958d1ef05fbd0522cf911dc9e6b">RiscvISA::TLB::read_hits</a></div><div class="ttdeci">Stats::Scalar read_hits</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00069">tlb.hh:69</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_afb4f14716ae71486c2e8b14a5389fdc6"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#afb4f14716ae71486c2e8b14a5389fdc6">RiscvISA::TLB::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00215">tlb.cc:215</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a32821f62825cc4204508132b372093dd"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a32821f62825cc4204508132b372093dd">RiscvISA::TLB::probeEntry</a></div><div class="ttdeci">int probeEntry(Addr vpn, uint8_t) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00119">tlb.cc:119</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_ab8f8fa7b2e4100020c7f5aa0d8abb4ff"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#ab8f8fa7b2e4100020c7f5aa0d8abb4ff">RiscvISA::TLB::translateAtomic</a></div><div class="ttdeci">Fault translateAtomic(const RequestPtr &amp;req, ThreadContext *tc, Mode mode) override</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00368">tlb.cc:368</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_aed2aaf3efadfe2b29f3fbda44694ff27"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#aed2aaf3efadfe2b29f3fbda44694ff27">RiscvISA::TLB::read_acv</a></div><div class="ttdeci">Stats::Scalar read_acv</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00071">tlb.hh:71</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html"><div class="ttname"><a href="classBaseTLB_1_1Translation.html">BaseTLB::Translation</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00061">tlb.hh:61</a></div></div>
<div class="ttc" id="sim__object_8hh_html"><div class="ttname"><a href="sim__object_8hh.html">sim_object.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_ac8d6a5a0e2197a0aca6deca9cd2a6f6d"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#ac8d6a5a0e2197a0aca6deca9cd2a6f6d">RiscvISA::TLB::nlu</a></div><div class="ttdeci">int nlu</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00064">tlb.hh:64</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a9d8f87cca781927c8e02f95ea719a799"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a9d8f87cca781927c8e02f95ea719a799">RiscvISA::TLB::~TLB</a></div><div class="ttdeci">virtual ~TLB()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00073">tlb.cc:73</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a1034a8eb233b9f02b62edc8145a5f878"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a1034a8eb233b9f02b62edc8145a5f878">RiscvISA::TLB::TLB</a></div><div class="ttdeci">TLB(const Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00065">tlb.cc:65</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a68e40f3310c4407d09452842f07c9a8d"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a68e40f3310c4407d09452842f07c9a8d">RiscvISA::TLB::write_hits</a></div><div class="ttdeci">Stats::Scalar write_hits</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00073">tlb.hh:73</a></div></div>
<div class="ttc" id="riscv_2pagetable_8hh_html"><div class="ttname"><a href="riscv_2pagetable_8hh.html">pagetable.hh</a></div></div>
<div class="ttc" id="generic_2tlb_8hh_html"><div class="ttname"><a href="generic_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_ae201359096b582bdba64ff429383f926"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#ae201359096b582bdba64ff429383f926">RiscvISA::TLB::getEntry</a></div><div class="ttdeci">RiscvISA::PTE * getEntry(unsigned) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00111">tlb.cc:111</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a583938f30f2e59bba39629ca4bdf614e"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a583938f30f2e59bba39629ca4bdf614e">RiscvISA::TLB::translateData</a></div><div class="ttdeci">Fault translateData(const RequestPtr &amp;req, ThreadContext *tc, bool write)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00322">tlb.cc:322</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_a832857878d3a39274c8c52428c32632d"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#a832857878d3a39274c8c52428c32632d">RiscvISA::TLB::write_misses</a></div><div class="ttdeci">Stats::Scalar write_misses</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8hh_source.html#l00074">tlb.hh:74</a></div></div>
<div class="ttc" id="classRiscvISA_1_1TLB_html_ac9a64d325d3e604472105aa60aa823f6"><div class="ttname"><a href="classRiscvISA_1_1TLB.html#ac9a64d325d3e604472105aa60aa823f6">RiscvISA::TLB::finalizePhysical</a></div><div class="ttdeci">Fault finalizePhysical(const RequestPtr &amp;req, ThreadContext *tc, Mode mode) const override</div><div class="ttdoc">Do post-translation physical address finalization. </div><div class="ttdef"><b>Definition:</b> <a href="riscv_2tlb_8cc_source.html#l00385">tlb.cc:385</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
