// Seed: 2855649564
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output wire id_2,
    output supply1 id_3,
    output tri1 id_4,
    output supply1 id_5
);
  assign id_3 = 1;
  tri id_7 = 1;
  id_8 :
  assert property (@(1'b0) id_7)
  else;
  wire id_9;
  id_10(
      .id_0(1), .id_1(1'b0), .id_2(1), .id_3(id_7), .id_4(1)
  );
  wire id_11;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wor id_3
);
  assign id_2 = (1 <-> 1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.type_2 = 0;
endmodule
