#
# OPTION COMMAND FILE created byCadence Quantus Extraction Version 22.1.1-p041 from CCL
#
capacitance \
	 -decoupling_factor 1.0 \
	 -ground_net "gnd!" \
	 -ground_substrate_floating_nets "true"
distributed_processing \
	 -multi_cpu 1
extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -array_vias_spacing "auto" \
	 -max_fracture_length infinite \
	 -max_fracture_length_unit "MICRONS" \
	 -max_via_array_size \
		"auto" \
	 -net_name_space "LAYOUT"
filter_coupling_cap \
	 -coupling_cap_threshold_absolute 0.01 \
	 -coupling_cap_threshold_relative 0.001
filter_res \
	 -merge_parallel_res false \
	 -min_res 0.001
input_db -type pegasus \
	 -design_cell_name "1_bit_full_adder layout demo_lab1" \
	 -directory_name "/home/viterbi/06/dhkwak/work_gpdk045/LVS/svdb" \
	 -format "DFII" \
	 -library_definitions_file "/home/viterbi/06/dhkwak/work_gpdk045/cds.lib" \
	 -run_name "1_bit_full_adder"
log_file \
	 -file_name "/home/viterbi/06/dhkwak/work_gpdk045/LVS/svdb/qrc.1_bit_full_adder.log"
output_db -type extracted_view \
	 -cap_component "pcapacitor" \
	 -cap_property_name "c" \
	 -cdl_out_map_directory \
		"/home/viterbi/06/dhkwak/work_gpdk045/LVS" \
	 -device_finger_delimiter "@" \
	 -enable_cellview_check true \
	 -include_cap_model "false" \
	 -include_parasitic_cap_model "false" \
	 -include_parasitic_res_model "comment" \
	 -include_parasitic_res_width true \
	 -include_res_model "false" \
	 -res_component "presistor" \
	 -res_property_name "r" \
	 -transfer_net_expression true \
	 -view_name "av_extracted"
output_setup \
	 -directory_name "/home/viterbi/06/dhkwak/work_gpdk045/LVS/svdb" \
	 -temporary_directory_name "1_bit_full_adder"
process_technology \
	 -technology_library_file "/home/viterbi/06/dhkwak/tech.def" \
	 -technology_name "qrc_tech_typical" \
	 -temperature \
		"25.0"


