MIG: 00:57:36 : xml_input_file: board.prj
MIG: 00:57:36 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/board.prj
MIG: 00:57:36 : xml_input_file: board.prj
MIG: 00:57:36 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/board.prj
MIG: 00:57:36 : In updateAllModelParams
MIG: 00:57:36 : ################# RUNNING MIG BATCH ###################
MIG: 00:57:36 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:57:36 : synp_flow:  -- synthesis_mode: Other
MIG: 00:57:36 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:57:36 : vivado_mode: xpg_bd
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 1
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 : isPortInterface: 0
MIG: 00:57:36 :  locked false  
MIG: 00:57:36 : HDL Language: Verilog
MIG: 00:57:36 : compInfo: true
MIG: 00:57:36 : Vivado Options xc7s50 csga324 -1
MIG: 00:57:36 : 1: xc7s50 2: csga324 3: -1
MIG: 00:57:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:57:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:57:36 : I am in catch area
MIG: 00:57:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:57:49 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/board.prj
MIG: 00:57:49 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:57:49 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:57:49 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:57:49 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:57:49 : XGUI hdlLanguage: Verilog
MIG: 00:57:49 : xgui vivado_mode: xpg_bd
MIG: 00:57:49 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:57:49 : Reading C:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/img_blurring_mig_7series_0_0/user_design/rtl/img_blurring_mig_7series_0_0_mig.v ...
MIG: 00:57:50 : 1
MIG: 00:57:50 : Inside fn mem: DDR3
MIG: 00:57:50 : detect_uiclk: 81247969
MIG: 00:57:50 : cntrl:  memtype: DDR3
MIG: 00:57:50 : 649
MIG: 00:57:50 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 649 
MIG: 00:57:50 : 
MIG: 00:57:50 : 1
MIG: 00:57:50 : 81247969
MIG: 00:57:50 : 
MIG: 00:57:50 :  polarity_value: 1
MIG: 00:57:50 : 
MIG: 00:57:50 : EXTERNAL
MIG: 00:57:50 : cntrl:  memtype: DDR3
MIG: 00:57:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 00:57:50 : TRUE
MIG: 00:57:50 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 00:57:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 00:57:50 : 
MIG: 00:57:50 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 00:57:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 00:57:50 : 
MIG: 00:57:50 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 00:57:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 00:57:50 : 
MIG: 00:57:50 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 00:57:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 00:57:50 : 
MIG: 00:57:50 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 00:57:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 3.250
MIG: 00:57:50 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 00:57:50 : 199692308
MIG: 00:57:50 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 199692308
MIG: 00:57:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 00:57:50 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 00:57:50 : 649000000
MIG: 00:57:50 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 649000000
MIG: 00:57:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 00:57:50 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 00:57:50 : 649000000
MIG: 00:57:50 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 649000000
MIG: 00:57:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 00:57:50 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 00:57:50 : 649000000
MIG: 00:57:50 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 649000000
MIG: 00:57:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 00:57:50 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 00:57:50 : 649000000
MIG: 00:57:50 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 649000000
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:57:50 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:57:50 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:57:50 : 2
MIG: 00:57:50 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:57:50 : 16
MIG: 00:57:50 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:57:50 : 2
MIG: 00:57:50 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: ECC ==> OFF
MIG: 00:57:50 : 16
MIG: 00:57:50 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:57:50 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:57:50 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:57:50 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:57:50 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:57:50 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 00:57:50 : 28
MIG: 00:57:50 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:57:50 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:57:50 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 00:57:50 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 00:57:50 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:57:50 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:57:50 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:57:50 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:57:50 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:57:50 :  Invalid Param: DDR3_CL ==> 5
MIG: 00:57:50 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:57:50 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 00:57:50 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 00:57:50 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:57:50 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:57:50 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:57:50 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 00:57:50 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 00:57:50 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 13
MIG: 00:57:50 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:57:50 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 00:57:50 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 00:57:50 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 00:57:50 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_VCO ==> 649
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 3.250
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 00:57:50 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 00:57:50 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 00:57:50 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 00:57:50 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:57:50 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 00:57:50 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 00:57:50 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:57:50 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:57:50 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:57:50 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:57:50 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:57:50 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:57:50 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:57:50 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:57:50 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:57:50 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:57:50 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:57:50 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:57:50 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FD_FFF_BFF
MIG: 00:57:50 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 00:57:50 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 00:57:50 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 00:57:50 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 00:57:50 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:57:50 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_018
MIG: 00:57:50 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 00:57:50 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_019
MIG: 00:57:50 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:57:50 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 00:57:50 :  Invalid Param: DDR3_WE_MAP ==> 12'h00B
MIG: 00:57:50 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 00:57:50 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_033_032_035_031_038_037_036
MIG: 00:57:50 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_027_022_028_025_026_020_024
MIG: 00:57:50 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 00:57:50 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:57:50 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:57:50 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:57:50 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:57:50 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:57:50 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 00:57:50 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:57:50 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:57:50 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:57:50 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:57:50 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:57:50 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:57:50 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:57:50 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:57:50 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:57:50 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:57:50 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:57:50 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:57:50 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:57:50 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "IMG_BLURRING_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 00:57:50 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "IMG_BLURRING_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 00:57:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 00:57:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:57:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:57:50 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 00:57:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:57:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:57:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:57:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:57:50 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:57:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:57:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:57:50 :  Invalid Param: DDR3_tCK ==> 3077
MIG: 00:57:50 : 4
MIG: 00:57:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:57:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 00:57:50 : TRUE
MIG: 00:57:50 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 00:57:50 : 268435456
MIG: 00:57:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 00:57:50 : 28
MIG: 00:57:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 00:57:50 : 128
MIG: 00:57:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 00:57:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 00:57:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:57:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:57:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:57:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:57:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:57:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:57:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:57:50 : 
MIG: 00:57:50 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:57:50 : 
MIG: 00:57:50 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 00:57:50 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:57:50 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:57:50 : SINGLE
MIG: 00:57:50 : NOBUF
MIG: 00:57:50 : 
MIG: 00:57:50 : Same Interface
MIG: 00:58:25 : Running customizer.xit
MIG: 00:58:26 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 00:58:26 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-27624-LAPTOP-7D6BID1H/coregen/img_blurring_mig_7series_0_0
MIG: 00:58:26 : synp_flow:  -- synthesis_mode: Other
MIG: 00:58:26 : outputDirectory: c:/Users/ninap/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-27624-LAPTOP-7D6BID1H/coregen/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:58:26 : vivado_mode: xpg_bd
MIG: 00:58:26 :  locked false  
MIG: 00:58:26 : HDL Language: Verilog
MIG: 00:58:26 : compInfo: false
MIG: 00:58:26 : Vivado Options xc7s50 csga324 -1
MIG: 00:58:26 : 1: xc7s50 2: csga324 3: -1
MIG: 00:58:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:58:26 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:58:26 : I am in catch area
MIG: 00:58:26 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-27624-LAPTOP-7D6BID1H/coregen/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-27624-LAPTOP-7D6BID1H/coregen/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:59:01 : Prasad before: xmlPropertyPrj -- board.prj
MIG: 00:59:01 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 00:59:01 : XML_INPUT_FILE: c:/Users/ninap/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-27624-LAPTOP-7D6BID1H/coregen/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 00:59:01 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:59:01 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:59:01 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:59:01 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:59:01 : Sending back 0
MIG: 00:59:02 : xml_input_file: mig_a.prj
MIG: 00:59:02 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 00:59:02 : xml_input_file: mig_a.prj
MIG: 00:59:02 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 00:59:02 : In updateAllModelParams
MIG: 00:59:02 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:59:02 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:59:02 : XGUI hdlLanguage: Verilog
MIG: 00:59:02 : xgui vivado_mode: xpg_bd
MIG: 00:59:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:59:02 : Reading C:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/img_blurring_mig_7series_0_0/user_design/rtl/img_blurring_mig_7series_0_0_mig.v ...
MIG: 00:59:03 : 
MIG: 00:59:03 : Inside fn mem: DDR3
MIG: 00:59:03 : detect_uiclk: 81247969
MIG: 00:59:03 : cntrl:  memtype: DDR3
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 649 
MIG: 00:59:03 : 
MIG: 00:59:03 : 
MIG: 00:59:03 : 
MIG: 00:59:03 : 
MIG: 00:59:03 :  polarity_value: 1
MIG: 00:59:03 : 
MIG: 00:59:03 : INTERNAL
MIG: 00:59:03 : cntrl:  memtype: DDR3
MIG: 00:59:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 00:59:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 00:59:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 00:59:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 00:59:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 00:59:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 3.250
MIG: 00:59:03 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 199692308
MIG: 00:59:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 00:59:03 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 649000000
MIG: 00:59:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 00:59:03 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 649000000
MIG: 00:59:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 00:59:03 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 649000000
MIG: 00:59:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 00:59:03 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 00:59:03 : 
MIG: 00:59:03 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 649000000
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:59:03 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:59:03 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:59:03 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:59:03 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:59:03 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: ECC ==> OFF
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:59:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:59:03 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:59:03 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:59:03 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:59:03 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:59:03 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:59:03 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:59:03 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 00:59:03 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 00:59:03 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:59:03 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:59:03 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:59:03 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:59:03 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:59:03 :  Invalid Param: DDR3_CL ==> 5
MIG: 00:59:03 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:59:03 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 00:59:03 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 00:59:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:59:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:59:03 : 
MIG: 00:59:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:59:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:59:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 00:59:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 00:59:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 13
MIG: 00:59:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:59:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:59:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 00:59:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 00:59:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 00:59:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_VCO ==> 649
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 3.250
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 00:59:03 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 00:59:03 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 00:59:03 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 00:59:03 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:59:03 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 00:59:03 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 00:59:03 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:59:03 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 00:59:03 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 00:59:03 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:59:03 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:59:03 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:59:03 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:59:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:59:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:59:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:59:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:59:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:59:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:59:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:59:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:59:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FD_FFF_BFF
MIG: 00:59:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 00:59:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 00:59:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 00:59:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 00:59:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:59:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_018
MIG: 00:59:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 00:59:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_019
MIG: 00:59:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:59:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 00:59:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h00B
MIG: 00:59:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 00:59:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_033_032_035_031_038_037_036
MIG: 00:59:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_027_022_028_025_026_020_024
MIG: 00:59:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 00:59:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:59:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:59:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:59:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:59:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:59:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 00:59:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:59:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:59:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:59:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:59:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:59:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:59:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:59:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:59:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:59:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:59:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:59:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:59:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:59:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "IMG_BLURRING_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 00:59:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "IMG_BLURRING_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 00:59:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 00:59:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:59:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:59:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 00:59:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:59:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:59:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:59:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:59:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:59:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:59:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:59:04 :  Invalid Param: DDR3_tCK ==> 3077
MIG: 00:59:04 : 
MIG: 00:59:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:59:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 00:59:04 : 
MIG: 00:59:04 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 00:59:04 : 
MIG: 00:59:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 00:59:04 : 
MIG: 00:59:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 00:59:04 : 
MIG: 00:59:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 00:59:04 : 
MIG: 00:59:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 00:59:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 00:59:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:59:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:59:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:59:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:59:04 : 
MIG: 00:59:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:59:04 : 
MIG: 00:59:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:59:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:59:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:59:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:59:04 : 
MIG: 00:59:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:59:04 : 
MIG: 00:59:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:59:04 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:59:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:59:04 : 
MIG: 00:59:04 : 
MIG: 00:59:04 : 
MIG: 00:59:04 : Same Interface
MIG: 00:59:44 : xml_input_file: mig_a.prj
MIG: 00:59:44 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 00:59:44 : In updateAllModelParams
MIG: 00:59:44 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:59:44 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:59:44 : XGUI hdlLanguage: Verilog
MIG: 00:59:44 : xgui vivado_mode: xpg_bd
MIG: 00:59:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:59:44 : Reading C:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/img_blurring_mig_7series_0_0/user_design/rtl/img_blurring_mig_7series_0_0_mig.v ...
MIG: 00:59:45 : 
MIG: 00:59:45 : Inside fn mem: DDR3
MIG: 00:59:45 : detect_uiclk: 81247969
MIG: 00:59:45 : cntrl:  memtype: DDR3
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 649 
MIG: 00:59:45 : 
MIG: 00:59:45 : 
MIG: 00:59:45 : 
MIG: 00:59:45 : 
MIG: 00:59:45 :  polarity_value: 1
MIG: 00:59:45 : 
MIG: 00:59:45 : 
MIG: 00:59:45 : cntrl:  memtype: DDR3
MIG: 00:59:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 00:59:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 00:59:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 00:59:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 00:59:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 00:59:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 3.250
MIG: 00:59:45 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 199692308
MIG: 00:59:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 00:59:45 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 649000000
MIG: 00:59:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 00:59:45 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 649000000
MIG: 00:59:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 00:59:45 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 649000000
MIG: 00:59:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 00:59:45 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 00:59:45 : 
MIG: 00:59:45 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 649000000
MIG: 00:59:45 : 
MIG: 00:59:45 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:59:45 : 
MIG: 00:59:45 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:59:45 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:59:45 : 
MIG: 00:59:45 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:59:46 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:59:46 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:59:46 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:59:46 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: ECC ==> OFF
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:59:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:59:46 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:59:46 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:59:46 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:59:46 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:59:46 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:59:46 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:59:46 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 00:59:46 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 00:59:46 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:59:46 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:59:46 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:59:46 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:59:46 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:59:46 :  Invalid Param: DDR3_CL ==> 5
MIG: 00:59:46 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:59:46 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 00:59:46 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 00:59:46 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:59:46 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:59:46 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:59:46 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 00:59:46 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 00:59:46 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 13
MIG: 00:59:46 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:59:46 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:59:46 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 00:59:46 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 00:59:46 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 00:59:46 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_VCO ==> 649
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 3.250
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 00:59:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 00:59:46 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 00:59:46 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 00:59:46 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 00:59:46 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 00:59:46 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:59:46 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 00:59:46 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 00:59:46 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:59:46 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:59:46 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:59:46 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:59:46 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:59:46 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:59:46 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:59:46 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:59:46 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:59:46 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:59:46 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:59:46 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:59:46 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FD_FFF_BFF
MIG: 00:59:46 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 00:59:46 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 00:59:46 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 00:59:46 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 00:59:46 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:59:46 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_018
MIG: 00:59:46 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 00:59:46 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_019
MIG: 00:59:46 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:59:46 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 00:59:46 :  Invalid Param: DDR3_WE_MAP ==> 12'h00B
MIG: 00:59:46 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 00:59:46 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_033_032_035_031_038_037_036
MIG: 00:59:46 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_027_022_028_025_026_020_024
MIG: 00:59:46 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 00:59:46 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:59:46 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:59:46 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:59:46 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:59:46 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:59:46 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 00:59:46 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:59:46 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:59:46 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:59:46 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:59:46 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:59:46 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:59:46 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:59:46 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:59:46 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:59:46 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:59:46 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:59:46 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:59:46 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:59:46 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "IMG_BLURRING_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 00:59:46 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "IMG_BLURRING_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 00:59:46 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 00:59:46 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:59:46 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:59:46 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 00:59:46 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:59:46 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:59:46 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:59:46 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:59:46 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:59:46 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:59:46 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:59:46 :  Invalid Param: DDR3_tCK ==> 3077
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:59:46 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 00:59:46 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 00:59:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:59:46 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:59:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:59:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:59:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:59:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:59:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:59:46 : 
MIG: 00:59:46 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:59:46 : 
MIG: 00:59:46 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:59:46 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:59:46 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:59:46 : 
MIG: 00:59:46 : 
MIG: 00:59:46 : 
MIG: 00:59:46 : Same Interface
MIG: 01:08:47 : xml_input_file: mig_a.prj
MIG: 01:08:47 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:08:47 : In updateAllModelParams
MIG: 01:08:47 : XGUI hdlLanguage: Verilog
MIG: 01:08:47 : xgui vivado_mode: xpg_bd
MIG: 01:08:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 01:08:47 : Reading C:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/img_blurring_mig_7series_0_0/user_design/rtl/img_blurring_mig_7series_0_0_mig.v ...
MIG: 01:08:49 : 
MIG: 01:08:49 : Inside fn mem: DDR3
MIG: 01:08:49 : detect_uiclk: 81247969
MIG: 01:08:49 : cntrl:  memtype: DDR3
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 649 
MIG: 01:08:49 : 
MIG: 01:08:49 : 
MIG: 01:08:49 : 
MIG: 01:08:49 : 
MIG: 01:08:49 :  polarity_value: 1
MIG: 01:08:49 : 
MIG: 01:08:49 : 
MIG: 01:08:49 : cntrl:  memtype: DDR3
MIG: 01:08:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 01:08:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 01:08:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 01:08:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 01:08:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 01:08:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 3.250
MIG: 01:08:49 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 199692308
MIG: 01:08:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 01:08:49 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 649000000
MIG: 01:08:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 01:08:49 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 649000000
MIG: 01:08:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 01:08:49 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 649000000
MIG: 01:08:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 01:08:49 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 01:08:49 : 
MIG: 01:08:49 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 649000000
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 01:08:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 01:08:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: ECC ==> OFF
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 01:08:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 01:08:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 01:08:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 01:08:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 01:08:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 01:08:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 01:08:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 01:08:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 01:08:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 01:08:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 01:08:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 01:08:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 01:08:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 01:08:49 :  Invalid Param: DDR3_CL ==> 5
MIG: 01:08:49 :  Invalid Param: DDR3_CWL ==> 5
MIG: 01:08:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 01:08:49 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 01:08:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 01:08:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 01:08:49 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 01:08:49 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 01:08:49 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 01:08:49 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 13
MIG: 01:08:49 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 01:08:49 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 01:08:49 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 01:08:49 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 01:08:49 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_VCO ==> 649
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 3.250
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 01:08:49 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 01:08:49 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 01:08:49 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 01:08:49 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 01:08:49 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 01:08:49 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 01:08:49 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 01:08:49 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 01:08:49 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 01:08:49 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 01:08:49 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 01:08:49 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 01:08:49 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 01:08:49 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 01:08:49 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 01:08:49 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 01:08:49 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 01:08:49 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 01:08:49 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FD_FFF_BFF
MIG: 01:08:49 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 01:08:49 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 01:08:49 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 01:08:49 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 01:08:49 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 01:08:49 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_018
MIG: 01:08:49 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 01:08:49 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_019
MIG: 01:08:49 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 01:08:49 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 01:08:49 :  Invalid Param: DDR3_WE_MAP ==> 12'h00B
MIG: 01:08:49 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 01:08:49 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_033_032_035_031_038_037_036
MIG: 01:08:49 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_027_022_028_025_026_020_024
MIG: 01:08:49 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 01:08:49 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 01:08:49 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 01:08:49 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 01:08:49 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 01:08:49 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 01:08:49 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 01:08:49 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 01:08:49 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 01:08:49 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 01:08:49 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 01:08:49 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 01:08:49 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 01:08:49 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 01:08:49 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 01:08:49 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 01:08:49 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 01:08:49 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 01:08:49 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 01:08:49 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 01:08:49 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "IMG_BLURRING_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 01:08:49 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "IMG_BLURRING_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 01:08:49 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 01:08:49 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 01:08:49 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 01:08:49 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 01:08:49 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 01:08:49 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 01:08:49 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 01:08:49 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 01:08:49 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 01:08:49 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 01:08:49 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 01:08:49 :  Invalid Param: DDR3_tCK ==> 3077
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 01:08:49 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 01:08:49 : 2
MIG: 01:08:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 01:08:49 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 01:08:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 01:08:49 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 01:08:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 01:08:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 01:08:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 01:08:49 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 01:08:49 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 01:08:49 : 
MIG: 01:08:49 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 01:08:49 : 
MIG: 01:08:49 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 01:08:49 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 01:08:49 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 01:08:49 : 
MIG: 01:08:49 : 
MIG: 01:08:49 : 
MIG: 01:08:49 : Same Interface
MIG: 01:08:49 : xml_input_file: mig_a.prj
MIG: 01:08:49 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:10:27 : Running synthesis.xit
MIG: 01:10:27 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:10:27 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:10:27 : ERR:             <C0_S_AXI_ID_WIDTH>2</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 01:10:27 : ################# RUNNING MIG BATCH ###################
MIG: 01:10:27 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:10:27 : synp_flow:  -- synthesis_mode: Other
MIG: 01:10:27 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:10:27 : vivado_mode: xpg_bd
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:27 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 1
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 : isPortInterface: 0
MIG: 01:10:28 :  locked false  
MIG: 01:10:28 : HDL Language: Verilog
MIG: 01:10:28 : compInfo: false
MIG: 01:10:28 : Vivado Options xc7s50 csga324 -1
MIG: 01:10:28 : 1: xc7s50 2: csga324 3: -1
MIG: 01:10:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:10:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:10:28 : I am in catch area
MIG: 01:10:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:10:36 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:10:36 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:10:36 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:10:37 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:10:37 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:10:37 : Running vlog_synth_rpr.xit
MIG: 01:10:37 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:10:37 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:10:37 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:10:37 : ################# RUNNING MIG BATCH ###################
MIG: 01:10:37 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:10:37 : synp_flow:  -- synthesis_mode: Other
MIG: 01:10:37 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:10:37 : vivado_mode: xpg_bd
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:37 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 1
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 : isPortInterface: 0
MIG: 01:10:38 :  locked false  
MIG: 01:10:38 : HDL Language: Verilog
MIG: 01:10:38 : compInfo: false
MIG: 01:10:38 : Vivado Options xc7s50 csga324 -1
MIG: 01:10:38 : 1: xc7s50 2: csga324 3: -1
MIG: 01:10:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:10:38 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:10:38 : I am in catch area
MIG: 01:10:38 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:10:46 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:10:46 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:10:46 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:10:46 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:10:46 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:10:46 : Running simulation.xit
MIG: 01:10:47 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:10:47 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:10:47 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:10:47 : ################# RUNNING MIG BATCH ###################
MIG: 01:10:47 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:10:47 : synp_flow:  -- synthesis_mode: Other
MIG: 01:10:47 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:10:47 : vivado_mode: xpg_bd
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 1
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 :  locked false  
MIG: 01:10:47 : HDL Language: Verilog
MIG: 01:10:47 : compInfo: false
MIG: 01:10:47 : Vivado Options xc7s50 csga324 -1
MIG: 01:10:47 : 1: xc7s50 2: csga324 3: -1
MIG: 01:10:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:10:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:10:47 : I am in catch area
MIG: 01:10:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:10:56 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:10:56 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:10:56 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:10:56 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:10:56 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:10:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:10:56 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:10:56 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:10:56 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:10:56 : ################# RUNNING MIG BATCH ###################
MIG: 01:10:56 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:10:56 : synp_flow:  -- synthesis_mode: Other
MIG: 01:10:56 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:10:56 : vivado_mode: xpg_bd
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:56 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 1
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 : isPortInterface: 0
MIG: 01:10:57 :  locked false  
MIG: 01:10:57 : HDL Language: Verilog
MIG: 01:10:57 : compInfo: false
MIG: 01:10:57 : Vivado Options xc7s50 csga324 -1
MIG: 01:10:57 : 1: xc7s50 2: csga324 3: -1
MIG: 01:10:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:10:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:10:57 : I am in catch area
MIG: 01:10:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:05 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:11:05 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:11:05 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:11:05 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:11:05 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:11:06 : Running implementation.xit
MIG: 01:11:06 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:11:06 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:11:06 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:11:06 : ################# RUNNING MIG BATCH ###################
MIG: 01:11:06 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:11:06 : synp_flow:  -- synthesis_mode: Other
MIG: 01:11:06 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:11:06 : vivado_mode: xpg_bd
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 1
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 : isPortInterface: 0
MIG: 01:11:06 :  locked false  
MIG: 01:11:06 : HDL Language: Verilog
MIG: 01:11:06 : compInfo: false
MIG: 01:11:06 : Vivado Options xc7s50 csga324 -1
MIG: 01:11:06 : 1: xc7s50 2: csga324 3: -1
MIG: 01:11:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:11:06 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:11:06 : I am in catch area
MIG: 01:11:06 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:15 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:11:15 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:11:15 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:11:15 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:11:15 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 11:28:49 : Running synthesis.xit
MIG: 11:28:49 : ################# RUNNING MIG BATCH ###################
MIG: 11:28:49 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 11:28:49 : synp_flow:  -- synthesis_mode: Other
MIG: 11:28:49 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 11:28:49 : vivado_mode: xpg_bd
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:49 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 1
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 : isPortInterface: 0
MIG: 11:28:50 :  locked false  
MIG: 11:28:50 : HDL Language: Verilog
MIG: 11:28:50 : compInfo: false
MIG: 11:28:50 : Vivado Options xc7s50 csga324 -1
MIG: 11:28:50 : 1: xc7s50 2: csga324 3: -1
MIG: 11:28:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:28:50 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 11:28:50 : I am in catch area
MIG: 11:28:50 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 11:29:02 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 11:29:02 : Component_Name: img_blurring_mig_7series_0_0
MIG: 11:29:02 : Moving img_blurring_mig_7series_0_0 ...
MIG: 11:29:02 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 11:29:02 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 11:29:03 : Running vlog_synth_rpr.xit
MIG: 11:29:03 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 11:29:03 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 11:29:03 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 11:29:03 : ################# RUNNING MIG BATCH ###################
MIG: 11:29:03 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 11:29:03 : synp_flow:  -- synthesis_mode: Other
MIG: 11:29:03 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 11:29:03 : vivado_mode: xpg_bd
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 1
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 : isPortInterface: 0
MIG: 11:29:03 :  locked false  
MIG: 11:29:03 : HDL Language: Verilog
MIG: 11:29:03 : compInfo: false
MIG: 11:29:03 : Vivado Options xc7s50 csga324 -1
MIG: 11:29:03 : 1: xc7s50 2: csga324 3: -1
MIG: 11:29:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:29:03 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 11:29:03 : I am in catch area
MIG: 11:29:03 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 11:29:12 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 11:29:12 : Component_Name: img_blurring_mig_7series_0_0
MIG: 11:29:12 : Moving img_blurring_mig_7series_0_0 ...
MIG: 11:29:12 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 11:29:12 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 11:29:13 : Running simulation.xit
MIG: 11:29:13 : ################# RUNNING MIG BATCH ###################
MIG: 11:29:13 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 11:29:13 : synp_flow:  -- synthesis_mode: Other
MIG: 11:29:13 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 11:29:13 : vivado_mode: xpg_bd
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 1
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 : isPortInterface: 0
MIG: 11:29:13 :  locked false  
MIG: 11:29:13 : HDL Language: Verilog
MIG: 11:29:13 : compInfo: false
MIG: 11:29:13 : Vivado Options xc7s50 csga324 -1
MIG: 11:29:13 : 1: xc7s50 2: csga324 3: -1
MIG: 11:29:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:29:13 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 11:29:13 : I am in catch area
MIG: 11:29:13 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 11:29:22 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 11:29:22 : Component_Name: img_blurring_mig_7series_0_0
MIG: 11:29:22 : Moving img_blurring_mig_7series_0_0 ...
MIG: 11:29:22 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 11:29:22 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 11:29:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:29:23 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 11:29:23 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 11:29:23 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 11:29:23 : ################# RUNNING MIG BATCH ###################
MIG: 11:29:23 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 11:29:23 : synp_flow:  -- synthesis_mode: Other
MIG: 11:29:23 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 11:29:23 : vivado_mode: xpg_bd
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 1
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 : isPortInterface: 0
MIG: 11:29:23 :  locked false  
MIG: 11:29:23 : HDL Language: Verilog
MIG: 11:29:23 : compInfo: false
MIG: 11:29:23 : Vivado Options xc7s50 csga324 -1
MIG: 11:29:23 : 1: xc7s50 2: csga324 3: -1
MIG: 11:29:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:29:23 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 11:29:23 : I am in catch area
MIG: 11:29:23 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 11:29:32 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 11:29:32 : Component_Name: img_blurring_mig_7series_0_0
MIG: 11:29:32 : Moving img_blurring_mig_7series_0_0 ...
MIG: 11:29:32 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 11:29:32 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 11:29:32 : Running implementation.xit
MIG: 11:29:33 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 11:29:33 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 11:29:33 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 11:29:33 : ################# RUNNING MIG BATCH ###################
MIG: 11:29:33 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 11:29:33 : synp_flow:  -- synthesis_mode: Other
MIG: 11:29:33 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 11:29:33 : vivado_mode: xpg_bd
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 1
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 : isPortInterface: 0
MIG: 11:29:33 :  locked false  
MIG: 11:29:33 : HDL Language: Verilog
MIG: 11:29:33 : compInfo: false
MIG: 11:29:33 : Vivado Options xc7s50 csga324 -1
MIG: 11:29:33 : 1: xc7s50 2: csga324 3: -1
MIG: 11:29:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:29:33 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 11:29:33 : I am in catch area
MIG: 11:29:33 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 11:29:42 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 11:29:42 : Component_Name: img_blurring_mig_7series_0_0
MIG: 11:29:42 : Moving img_blurring_mig_7series_0_0 ...
MIG: 11:29:42 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 11:29:42 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:06:34 : Running synthesis.xit
MIG: 13:06:34 : ################# RUNNING MIG BATCH ###################
MIG: 13:06:34 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:06:34 : synp_flow:  -- synthesis_mode: Other
MIG: 13:06:34 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:06:34 : vivado_mode: xpg_bd
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:34 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 1
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 :  locked false  
MIG: 13:06:35 : HDL Language: Verilog
MIG: 13:06:35 : compInfo: false
MIG: 13:06:35 : Vivado Options xc7s50 csga324 -1
MIG: 13:06:35 : 1: xc7s50 2: csga324 3: -1
MIG: 13:06:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:06:35 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:06:35 : I am in catch area
MIG: 13:06:35 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:06:43 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 13:06:43 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:06:43 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:06:43 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:06:43 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:06:44 : Running vlog_synth_rpr.xit
MIG: 13:06:44 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:06:44 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:06:44 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 13:06:44 : ################# RUNNING MIG BATCH ###################
MIG: 13:06:44 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:06:44 : synp_flow:  -- synthesis_mode: Other
MIG: 13:06:44 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:06:44 : vivado_mode: xpg_bd
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 1
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 : isPortInterface: 0
MIG: 13:06:44 :  locked false  
MIG: 13:06:44 : HDL Language: Verilog
MIG: 13:06:44 : compInfo: false
MIG: 13:06:44 : Vivado Options xc7s50 csga324 -1
MIG: 13:06:44 : 1: xc7s50 2: csga324 3: -1
MIG: 13:06:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:06:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:06:45 : I am in catch area
MIG: 13:06:45 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:06:53 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 13:06:53 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:06:53 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:06:53 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:06:53 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:06:53 : Running simulation.xit
MIG: 13:06:53 : ################# RUNNING MIG BATCH ###################
MIG: 13:06:53 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:06:53 : synp_flow:  -- synthesis_mode: Other
MIG: 13:06:53 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:06:53 : vivado_mode: xpg_bd
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:53 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 1
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 : isPortInterface: 0
MIG: 13:06:54 :  locked false  
MIG: 13:06:54 : HDL Language: Verilog
MIG: 13:06:54 : compInfo: false
MIG: 13:06:54 : Vivado Options xc7s50 csga324 -1
MIG: 13:06:54 : 1: xc7s50 2: csga324 3: -1
MIG: 13:06:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:06:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:06:54 : I am in catch area
MIG: 13:06:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:07:02 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 13:07:02 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:07:02 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:07:02 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:07:02 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:07:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:07:03 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:07:03 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:07:03 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 13:07:03 : ################# RUNNING MIG BATCH ###################
MIG: 13:07:03 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:07:03 : synp_flow:  -- synthesis_mode: Other
MIG: 13:07:03 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:07:03 : vivado_mode: xpg_bd
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 1
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 : isPortInterface: 0
MIG: 13:07:03 :  locked false  
MIG: 13:07:03 : HDL Language: Verilog
MIG: 13:07:03 : compInfo: false
MIG: 13:07:03 : Vivado Options xc7s50 csga324 -1
MIG: 13:07:03 : 1: xc7s50 2: csga324 3: -1
MIG: 13:07:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:07:03 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:07:03 : I am in catch area
MIG: 13:07:03 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:07:12 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 13:07:12 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:07:12 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:07:12 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:07:12 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:07:12 : Running implementation.xit
MIG: 13:07:12 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:07:12 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:07:12 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 13:07:12 : ################# RUNNING MIG BATCH ###################
MIG: 13:07:12 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:07:12 : synp_flow:  -- synthesis_mode: Other
MIG: 13:07:12 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:07:12 : vivado_mode: xpg_bd
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:12 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 1
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 : isPortInterface: 0
MIG: 13:07:13 :  locked false  
MIG: 13:07:13 : HDL Language: Verilog
MIG: 13:07:13 : compInfo: false
MIG: 13:07:13 : Vivado Options xc7s50 csga324 -1
MIG: 13:07:13 : 1: xc7s50 2: csga324 3: -1
MIG: 13:07:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:07:13 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:07:13 : I am in catch area
MIG: 13:07:13 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:07:21 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 13:07:21 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:07:21 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:07:21 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:07:21 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:44:54 : Running synthesis.xit
MIG: 13:44:54 : ################# RUNNING MIG BATCH ###################
MIG: 13:44:54 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:44:54 : synp_flow:  -- synthesis_mode: Other
MIG: 13:44:54 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:44:54 : vivado_mode: xpg_bd
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 1
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 : isPortInterface: 0
MIG: 13:44:54 :  locked false  
MIG: 13:44:54 : HDL Language: Verilog
MIG: 13:44:54 : compInfo: false
MIG: 13:44:54 : Vivado Options xc7s50 csga324 -1
MIG: 13:44:54 : 1: xc7s50 2: csga324 3: -1
MIG: 13:44:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:44:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:44:54 : I am in catch area
MIG: 13:44:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:45:03 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 13:45:03 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:45:03 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:45:03 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:45:03 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:45:04 : Running vlog_synth_rpr.xit
MIG: 13:45:04 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:45:04 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:45:04 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 13:45:04 : ################# RUNNING MIG BATCH ###################
MIG: 13:45:04 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:45:04 : synp_flow:  -- synthesis_mode: Other
MIG: 13:45:04 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:45:04 : vivado_mode: xpg_bd
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:04 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 1
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 : isPortInterface: 0
MIG: 13:45:05 :  locked false  
MIG: 13:45:05 : HDL Language: Verilog
MIG: 13:45:05 : compInfo: false
MIG: 13:45:05 : Vivado Options xc7s50 csga324 -1
MIG: 13:45:05 : 1: xc7s50 2: csga324 3: -1
MIG: 13:45:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:45:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:45:05 : I am in catch area
MIG: 13:45:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:45:14 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 13:45:14 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:45:14 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:45:14 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:45:14 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:45:15 : Running simulation.xit
MIG: 13:45:15 : ################# RUNNING MIG BATCH ###################
MIG: 13:45:15 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:45:15 : synp_flow:  -- synthesis_mode: Other
MIG: 13:45:15 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:45:15 : vivado_mode: xpg_bd
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 1
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:15 : isPortInterface: 0
MIG: 13:45:16 : isPortInterface: 0
MIG: 13:45:16 :  locked false  
MIG: 13:45:16 : HDL Language: Verilog
MIG: 13:45:16 : compInfo: false
MIG: 13:45:16 : Vivado Options xc7s50 csga324 -1
MIG: 13:45:16 : 1: xc7s50 2: csga324 3: -1
MIG: 13:45:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:45:16 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:45:16 : I am in catch area
MIG: 13:45:16 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:45:24 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 13:45:24 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:45:24 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:45:24 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:45:24 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:45:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:45:25 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:45:25 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:45:25 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 13:45:25 : ################# RUNNING MIG BATCH ###################
MIG: 13:45:25 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:45:25 : synp_flow:  -- synthesis_mode: Other
MIG: 13:45:25 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:45:25 : vivado_mode: xpg_bd
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 1
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:25 : isPortInterface: 0
MIG: 13:45:26 :  locked false  
MIG: 13:45:26 : HDL Language: Verilog
MIG: 13:45:26 : compInfo: false
MIG: 13:45:26 : Vivado Options xc7s50 csga324 -1
MIG: 13:45:26 : 1: xc7s50 2: csga324 3: -1
MIG: 13:45:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:45:26 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:45:26 : I am in catch area
MIG: 13:45:26 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:45:38 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 13:45:38 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:45:38 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:45:38 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:45:38 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:45:38 : Running implementation.xit
MIG: 13:45:38 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:45:38 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:45:38 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 13:45:38 : ################# RUNNING MIG BATCH ###################
MIG: 13:45:38 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:45:39 : synp_flow:  -- synthesis_mode: Other
MIG: 13:45:39 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:45:39 : vivado_mode: xpg_bd
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 1
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 : isPortInterface: 0
MIG: 13:45:39 :  locked false  
MIG: 13:45:39 : HDL Language: Verilog
MIG: 13:45:39 : compInfo: false
MIG: 13:45:39 : Vivado Options xc7s50 csga324 -1
MIG: 13:45:39 : 1: xc7s50 2: csga324 3: -1
MIG: 13:45:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:45:39 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:45:39 : I am in catch area
MIG: 13:45:39 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:45:49 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 13:45:49 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:45:49 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:45:49 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:45:49 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:20:30 : Running synthesis.xit
MIG: 16:20:30 : ################# RUNNING MIG BATCH ###################
MIG: 16:20:30 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:20:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:20:30 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:20:30 : vivado_mode: xpg_bd
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 1
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 : isPortInterface: 0
MIG: 16:20:30 :  locked false  
MIG: 16:20:30 : HDL Language: Verilog
MIG: 16:20:30 : compInfo: false
MIG: 16:20:30 : Vivado Options xc7s50 csga324 -1
MIG: 16:20:30 : 1: xc7s50 2: csga324 3: -1
MIG: 16:20:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:20:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:20:30 : I am in catch area
MIG: 16:20:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:20:39 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 16:20:39 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:20:39 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:20:39 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:20:39 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:20:39 : Running vlog_synth_rpr.xit
MIG: 16:20:40 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 16:20:40 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 16:20:40 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 16:20:40 : ################# RUNNING MIG BATCH ###################
MIG: 16:20:40 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:20:40 : synp_flow:  -- synthesis_mode: Other
MIG: 16:20:40 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:20:40 : vivado_mode: xpg_bd
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 1
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 : isPortInterface: 0
MIG: 16:20:40 :  locked false  
MIG: 16:20:40 : HDL Language: Verilog
MIG: 16:20:40 : compInfo: false
MIG: 16:20:40 : Vivado Options xc7s50 csga324 -1
MIG: 16:20:40 : 1: xc7s50 2: csga324 3: -1
MIG: 16:20:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:20:40 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:20:40 : I am in catch area
MIG: 16:20:40 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:20:49 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 16:20:49 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:20:49 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:20:49 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:20:49 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:20:49 : Running simulation.xit
MIG: 16:20:49 : ################# RUNNING MIG BATCH ###################
MIG: 16:20:49 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:20:49 : synp_flow:  -- synthesis_mode: Other
MIG: 16:20:49 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:20:49 : vivado_mode: xpg_bd
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:49 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 1
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 : isPortInterface: 0
MIG: 16:20:50 :  locked false  
MIG: 16:20:50 : HDL Language: Verilog
MIG: 16:20:50 : compInfo: false
MIG: 16:20:50 : Vivado Options xc7s50 csga324 -1
MIG: 16:20:50 : 1: xc7s50 2: csga324 3: -1
MIG: 16:20:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:20:50 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:20:50 : I am in catch area
MIG: 16:20:50 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:20:59 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 16:20:59 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:20:59 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:20:59 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:20:59 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:20:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:20:59 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 16:20:59 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 16:20:59 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 16:20:59 : ################# RUNNING MIG BATCH ###################
MIG: 16:20:59 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:20:59 : synp_flow:  -- synthesis_mode: Other
MIG: 16:20:59 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:20:59 : vivado_mode: xpg_bd
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:20:59 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 1
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 : isPortInterface: 0
MIG: 16:21:00 :  locked false  
MIG: 16:21:00 : HDL Language: Verilog
MIG: 16:21:00 : compInfo: false
MIG: 16:21:00 : Vivado Options xc7s50 csga324 -1
MIG: 16:21:00 : 1: xc7s50 2: csga324 3: -1
MIG: 16:21:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:21:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:21:00 : I am in catch area
MIG: 16:21:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:21:08 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 16:21:08 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:21:08 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:21:08 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:21:08 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:21:09 : Running implementation.xit
MIG: 16:21:09 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 16:21:09 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 16:21:09 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 16:21:09 : ################# RUNNING MIG BATCH ###################
MIG: 16:21:09 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:21:09 : synp_flow:  -- synthesis_mode: Other
MIG: 16:21:09 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:21:09 : vivado_mode: xpg_bd
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 1
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 : isPortInterface: 0
MIG: 16:21:09 :  locked false  
MIG: 16:21:09 : HDL Language: Verilog
MIG: 16:21:09 : compInfo: false
MIG: 16:21:09 : Vivado Options xc7s50 csga324 -1
MIG: 16:21:09 : 1: xc7s50 2: csga324 3: -1
MIG: 16:21:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:21:09 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:21:09 : I am in catch area
MIG: 16:21:09 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:21:19 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 16:21:19 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:21:19 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:21:19 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:21:19 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 17:47:10 : Running synthesis.xit
MIG: 17:47:11 : ################# RUNNING MIG BATCH ###################
MIG: 17:47:11 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 17:47:11 : synp_flow:  -- synthesis_mode: Other
MIG: 17:47:11 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 17:47:11 : vivado_mode: xpg_bd
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 1
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 : isPortInterface: 0
MIG: 17:47:11 :  locked false  
MIG: 17:47:11 : HDL Language: Verilog
MIG: 17:47:11 : compInfo: false
MIG: 17:47:11 : Vivado Options xc7s50 csga324 -1
MIG: 17:47:11 : 1: xc7s50 2: csga324 3: -1
MIG: 17:47:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:47:11 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:47:11 : I am in catch area
MIG: 17:47:11 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 17:47:20 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 17:47:20 : Component_Name: img_blurring_mig_7series_0_0
MIG: 17:47:20 : Moving img_blurring_mig_7series_0_0 ...
MIG: 17:47:20 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 17:47:20 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 17:47:21 : Running vlog_synth_rpr.xit
MIG: 17:47:21 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 17:47:21 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 17:47:21 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 17:47:21 : ################# RUNNING MIG BATCH ###################
MIG: 17:47:21 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 17:47:21 : synp_flow:  -- synthesis_mode: Other
MIG: 17:47:21 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 17:47:21 : vivado_mode: xpg_bd
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 1
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 : isPortInterface: 0
MIG: 17:47:21 :  locked false  
MIG: 17:47:21 : HDL Language: Verilog
MIG: 17:47:21 : compInfo: false
MIG: 17:47:21 : Vivado Options xc7s50 csga324 -1
MIG: 17:47:21 : 1: xc7s50 2: csga324 3: -1
MIG: 17:47:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:47:21 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:47:21 : I am in catch area
MIG: 17:47:21 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 17:47:30 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 17:47:30 : Component_Name: img_blurring_mig_7series_0_0
MIG: 17:47:30 : Moving img_blurring_mig_7series_0_0 ...
MIG: 17:47:30 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 17:47:30 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 17:47:31 : Running simulation.xit
MIG: 17:47:31 : ################# RUNNING MIG BATCH ###################
MIG: 17:47:31 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 17:47:31 : synp_flow:  -- synthesis_mode: Other
MIG: 17:47:31 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 17:47:31 : vivado_mode: xpg_bd
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 1
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 : isPortInterface: 0
MIG: 17:47:31 :  locked false  
MIG: 17:47:31 : HDL Language: Verilog
MIG: 17:47:31 : compInfo: false
MIG: 17:47:31 : Vivado Options xc7s50 csga324 -1
MIG: 17:47:31 : 1: xc7s50 2: csga324 3: -1
MIG: 17:47:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:47:31 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:47:31 : I am in catch area
MIG: 17:47:31 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 17:47:40 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 17:47:40 : Component_Name: img_blurring_mig_7series_0_0
MIG: 17:47:40 : Moving img_blurring_mig_7series_0_0 ...
MIG: 17:47:40 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 17:47:40 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 17:47:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:47:41 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 17:47:41 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 17:47:41 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 17:47:41 : ################# RUNNING MIG BATCH ###################
MIG: 17:47:41 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 17:47:41 : synp_flow:  -- synthesis_mode: Other
MIG: 17:47:41 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 17:47:41 : vivado_mode: xpg_bd
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 1
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 : isPortInterface: 0
MIG: 17:47:41 :  locked false  
MIG: 17:47:41 : HDL Language: Verilog
MIG: 17:47:41 : compInfo: false
MIG: 17:47:41 : Vivado Options xc7s50 csga324 -1
MIG: 17:47:41 : 1: xc7s50 2: csga324 3: -1
MIG: 17:47:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:47:41 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:47:41 : I am in catch area
MIG: 17:47:41 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 17:47:50 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 17:47:50 : Component_Name: img_blurring_mig_7series_0_0
MIG: 17:47:50 : Moving img_blurring_mig_7series_0_0 ...
MIG: 17:47:50 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 17:47:50 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 17:47:50 : Running implementation.xit
MIG: 17:47:51 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 17:47:51 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 17:47:51 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 17:47:51 : ################# RUNNING MIG BATCH ###################
MIG: 17:47:51 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 17:47:51 : synp_flow:  -- synthesis_mode: Other
MIG: 17:47:51 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 17:47:51 : vivado_mode: xpg_bd
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 1
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 : isPortInterface: 0
MIG: 17:47:51 :  locked false  
MIG: 17:47:51 : HDL Language: Verilog
MIG: 17:47:51 : compInfo: false
MIG: 17:47:51 : Vivado Options xc7s50 csga324 -1
MIG: 17:47:51 : 1: xc7s50 2: csga324 3: -1
MIG: 17:47:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:47:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:47:51 : I am in catch area
MIG: 17:47:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 17:48:00 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 17:48:00 : Component_Name: img_blurring_mig_7series_0_0
MIG: 17:48:00 : Moving img_blurring_mig_7series_0_0 ...
MIG: 17:48:00 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 17:48:00 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:58 : Running synthesis.xit
MIG: 23:15:58 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:58 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 23:15:58 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:58 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 23:15:58 : vivado_mode: xpg_bd
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:58 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 1
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 : isPortInterface: 0
MIG: 23:15:59 :  locked false  
MIG: 23:15:59 : HDL Language: Verilog
MIG: 23:15:59 : compInfo: false
MIG: 23:15:59 : Vivado Options xc7s50 csga324 -1
MIG: 23:15:59 : 1: xc7s50 2: csga324 3: -1
MIG: 23:15:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:15:59 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:15:59 : I am in catch area
MIG: 23:15:59 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 23:16:11 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 23:16:11 : Component_Name: img_blurring_mig_7series_0_0
MIG: 23:16:11 : Moving img_blurring_mig_7series_0_0 ...
MIG: 23:16:11 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 23:16:11 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 23:16:11 : Running vlog_synth_rpr.xit
MIG: 23:16:12 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 23:16:12 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 23:16:12 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 23:16:12 : ################# RUNNING MIG BATCH ###################
MIG: 23:16:12 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 23:16:12 : synp_flow:  -- synthesis_mode: Other
MIG: 23:16:12 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 23:16:12 : vivado_mode: xpg_bd
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 1
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 : isPortInterface: 0
MIG: 23:16:12 :  locked false  
MIG: 23:16:12 : HDL Language: Verilog
MIG: 23:16:12 : compInfo: false
MIG: 23:16:12 : Vivado Options xc7s50 csga324 -1
MIG: 23:16:12 : 1: xc7s50 2: csga324 3: -1
MIG: 23:16:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:16:12 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:16:12 : I am in catch area
MIG: 23:16:12 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 23:16:21 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 23:16:21 : Component_Name: img_blurring_mig_7series_0_0
MIG: 23:16:21 : Moving img_blurring_mig_7series_0_0 ...
MIG: 23:16:21 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 23:16:21 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 23:16:21 : Running simulation.xit
MIG: 23:16:21 : ################# RUNNING MIG BATCH ###################
MIG: 23:16:21 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 23:16:21 : synp_flow:  -- synthesis_mode: Other
MIG: 23:16:21 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 23:16:21 : vivado_mode: xpg_bd
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:21 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 1
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 : isPortInterface: 0
MIG: 23:16:22 :  locked false  
MIG: 23:16:22 : HDL Language: Verilog
MIG: 23:16:22 : compInfo: false
MIG: 23:16:22 : Vivado Options xc7s50 csga324 -1
MIG: 23:16:22 : 1: xc7s50 2: csga324 3: -1
MIG: 23:16:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:16:22 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:16:22 : I am in catch area
MIG: 23:16:22 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 23:16:30 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 23:16:30 : Component_Name: img_blurring_mig_7series_0_0
MIG: 23:16:30 : Moving img_blurring_mig_7series_0_0 ...
MIG: 23:16:30 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 23:16:30 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 23:16:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:16:31 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 23:16:31 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 23:16:31 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 23:16:31 : ################# RUNNING MIG BATCH ###################
MIG: 23:16:31 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 23:16:31 : synp_flow:  -- synthesis_mode: Other
MIG: 23:16:31 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 23:16:31 : vivado_mode: xpg_bd
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 1
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 :  locked false  
MIG: 23:16:31 : HDL Language: Verilog
MIG: 23:16:31 : compInfo: false
MIG: 23:16:31 : Vivado Options xc7s50 csga324 -1
MIG: 23:16:31 : 1: xc7s50 2: csga324 3: -1
MIG: 23:16:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:16:31 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:16:31 : I am in catch area
MIG: 23:16:31 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 23:16:40 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 23:16:40 : Component_Name: img_blurring_mig_7series_0_0
MIG: 23:16:40 : Moving img_blurring_mig_7series_0_0 ...
MIG: 23:16:40 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 23:16:40 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 23:16:40 : Running implementation.xit
MIG: 23:16:41 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 23:16:41 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 23:16:41 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 23:16:41 : ################# RUNNING MIG BATCH ###################
MIG: 23:16:41 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 23:16:41 : synp_flow:  -- synthesis_mode: Other
MIG: 23:16:41 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 23:16:41 : vivado_mode: xpg_bd
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 1
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 : isPortInterface: 0
MIG: 23:16:41 :  locked false  
MIG: 23:16:41 : HDL Language: Verilog
MIG: 23:16:41 : compInfo: false
MIG: 23:16:41 : Vivado Options xc7s50 csga324 -1
MIG: 23:16:41 : 1: xc7s50 2: csga324 3: -1
MIG: 23:16:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:16:41 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:16:41 : I am in catch area
MIG: 23:16:41 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 23:16:49 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 23:16:49 : Component_Name: img_blurring_mig_7series_0_0
MIG: 23:16:49 : Moving img_blurring_mig_7series_0_0 ...
MIG: 23:16:49 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 23:16:49 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:24:28 : Running synthesis.xit
MIG: 01:24:28 : ################# RUNNING MIG BATCH ###################
MIG: 01:24:28 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:24:28 : synp_flow:  -- synthesis_mode: Other
MIG: 01:24:28 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:24:28 : vivado_mode: xpg_bd
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 1
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 : isPortInterface: 0
MIG: 01:24:28 :  locked false  
MIG: 01:24:28 : HDL Language: Verilog
MIG: 01:24:28 : compInfo: false
MIG: 01:24:28 : Vivado Options xc7s50 csga324 -1
MIG: 01:24:28 : 1: xc7s50 2: csga324 3: -1
MIG: 01:24:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:24:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:24:28 : I am in catch area
MIG: 01:24:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:24:40 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:24:40 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:24:40 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:24:40 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:24:40 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:24:41 : Running vlog_synth_rpr.xit
MIG: 01:24:41 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:24:41 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:24:41 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:24:41 : ################# RUNNING MIG BATCH ###################
MIG: 01:24:41 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:24:41 : synp_flow:  -- synthesis_mode: Other
MIG: 01:24:41 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:24:41 : vivado_mode: xpg_bd
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 1
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:41 : isPortInterface: 0
MIG: 01:24:42 : isPortInterface: 0
MIG: 01:24:42 : isPortInterface: 0
MIG: 01:24:42 : isPortInterface: 0
MIG: 01:24:42 : isPortInterface: 0
MIG: 01:24:42 : isPortInterface: 0
MIG: 01:24:42 : isPortInterface: 0
MIG: 01:24:42 : isPortInterface: 0
MIG: 01:24:42 : isPortInterface: 0
MIG: 01:24:42 :  locked false  
MIG: 01:24:42 : HDL Language: Verilog
MIG: 01:24:42 : compInfo: false
MIG: 01:24:42 : Vivado Options xc7s50 csga324 -1
MIG: 01:24:42 : 1: xc7s50 2: csga324 3: -1
MIG: 01:24:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:24:42 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:24:42 : I am in catch area
MIG: 01:24:42 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:24:50 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:24:50 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:24:50 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:24:50 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:24:50 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:24:51 : Running simulation.xit
MIG: 01:24:51 : ################# RUNNING MIG BATCH ###################
MIG: 01:24:51 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:24:51 : synp_flow:  -- synthesis_mode: Other
MIG: 01:24:51 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:24:51 : vivado_mode: xpg_bd
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 1
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 : isPortInterface: 0
MIG: 01:24:51 :  locked false  
MIG: 01:24:51 : HDL Language: Verilog
MIG: 01:24:51 : compInfo: false
MIG: 01:24:51 : Vivado Options xc7s50 csga324 -1
MIG: 01:24:51 : 1: xc7s50 2: csga324 3: -1
MIG: 01:24:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:24:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:24:51 : I am in catch area
MIG: 01:24:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:25:00 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:25:00 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:25:00 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:25:00 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:25:00 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:25:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:25:01 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:25:01 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:25:01 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:25:01 : ################# RUNNING MIG BATCH ###################
MIG: 01:25:01 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:25:01 : synp_flow:  -- synthesis_mode: Other
MIG: 01:25:01 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:25:01 : vivado_mode: xpg_bd
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 1
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 : isPortInterface: 0
MIG: 01:25:01 :  locked false  
MIG: 01:25:01 : HDL Language: Verilog
MIG: 01:25:01 : compInfo: false
MIG: 01:25:01 : Vivado Options xc7s50 csga324 -1
MIG: 01:25:01 : 1: xc7s50 2: csga324 3: -1
MIG: 01:25:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:25:01 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:25:01 : I am in catch area
MIG: 01:25:01 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:25:09 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:25:09 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:25:09 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:25:09 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:25:09 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:25:10 : Running implementation.xit
MIG: 01:25:10 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:25:10 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:25:10 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:25:10 : ################# RUNNING MIG BATCH ###################
MIG: 01:25:10 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:25:10 : synp_flow:  -- synthesis_mode: Other
MIG: 01:25:10 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:25:10 : vivado_mode: xpg_bd
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 1
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 : isPortInterface: 0
MIG: 01:25:10 :  locked false  
MIG: 01:25:10 : HDL Language: Verilog
MIG: 01:25:10 : compInfo: false
MIG: 01:25:10 : Vivado Options xc7s50 csga324 -1
MIG: 01:25:10 : 1: xc7s50 2: csga324 3: -1
MIG: 01:25:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:25:10 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:25:10 : I am in catch area
MIG: 01:25:10 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:25:19 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 01:25:19 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:25:19 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:25:19 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:25:19 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:35 : xml_input_file: board.prj
MIG: 12:56:36 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/board.prj
MIG: 12:56:36 : xml_input_file: mig_a.prj
MIG: 12:56:36 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 12:56:36 : xml_input_file: mig_a.prj
MIG: 12:56:36 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_a.prj
MIG: 12:56:40 : Running customizer.xit
MIG: 12:56:41 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 12:56:41 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11332-LAPTOP-7D6BID1H/coregen/img_blurring_mig_7series_0_0
MIG: 12:56:41 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:41 : outputDirectory: c:/Users/ninap/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11332-LAPTOP-7D6BID1H/coregen/img_blurring_mig_7series_0_0/_tmp/
MIG: 12:56:41 : vivado_mode: xpg_bd
MIG: 12:56:41 :  locked false  
MIG: 12:56:41 : HDL Language: Verilog
MIG: 12:56:41 : compInfo: false
MIG: 12:56:41 : Vivado Options xc7s50 csga324 -1
MIG: 12:56:41 : 1: xc7s50 2: csga324 3: -1
MIG: 12:56:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:56:41 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:56:41 : I am in catch area
MIG: 12:56:41 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11332-LAPTOP-7D6BID1H/coregen/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11332-LAPTOP-7D6BID1H/coregen/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 12:59:56 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 12:59:56 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 12:59:56 : XML_INPUT_FILE: c:/Users/ninap/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11332-LAPTOP-7D6BID1H/coregen/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 12:59:56 : Component_Name: img_blurring_mig_7series_0_0
MIG: 12:59:56 : Moving img_blurring_mig_7series_0_0 ...
MIG: 12:59:56 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 12:59:56 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 12:59:56 : Sending back 0
MIG: 12:59:58 : xml_input_file: mig_b.prj
MIG: 12:59:58 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 12:59:58 : xml_input_file: mig_b.prj
MIG: 12:59:58 : Absolute path of xml_input_file: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 12:59:58 : In updateAllModelParams
MIG: 12:59:58 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 12:59:58 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:59:58 : XGUI hdlLanguage: Verilog
MIG: 12:59:58 : xgui vivado_mode: xpg_bd
MIG: 12:59:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:59:58 : Reading C:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/img_blurring_mig_7series_0_0/user_design/rtl/img_blurring_mig_7series_0_0_mig.v ...
MIG: 12:59:59 : 
MIG: 12:59:59 : Inside fn mem: DDR3
MIG: 12:59:59 : detect_uiclk: 81247969
MIG: 12:59:59 : cntrl:  memtype: DDR3
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 649 
MIG: 12:59:59 : 
MIG: 12:59:59 : 
MIG: 12:59:59 : 
MIG: 12:59:59 : 
MIG: 12:59:59 :  polarity_value: 1
MIG: 12:59:59 : 
MIG: 12:59:59 : 
MIG: 12:59:59 : cntrl:  memtype: DDR3
MIG: 12:59:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 12:59:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 12:59:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 12:59:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 12:59:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 12:59:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 3.250
MIG: 12:59:59 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 199692308
MIG: 12:59:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 12:59:59 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 649000000
MIG: 12:59:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 12:59:59 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 649000000
MIG: 12:59:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 12:59:59 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 649000000
MIG: 12:59:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 12:59:59 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 12:59:59 : 
MIG: 12:59:59 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 649000000
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:59:59 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 12:59:59 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: ECC ==> OFF
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 12:59:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:59:59 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:59:59 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:59:59 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:59:59 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:59:59 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:59:59 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 12:59:59 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 12:59:59 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:59:59 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:59:59 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:59:59 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:59:59 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:59:59 :  Invalid Param: DDR3_CL ==> 5
MIG: 12:59:59 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:59:59 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 12:59:59 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:59:59 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:59:59 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:59:59 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:59:59 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 12:59:59 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 12:59:59 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 13
MIG: 12:59:59 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:59:59 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:59:59 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 12:59:59 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 12:59:59 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_VCO ==> 649
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 3.250
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 12:59:59 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 12:59:59 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 12:59:59 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 12:59:59 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:59:59 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 12:59:59 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 12:59:59 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 12:59:59 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:59:59 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:59:59 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:59:59 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:59:59 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:59:59 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:59:59 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:59:59 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:59:59 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:59:59 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 12:59:59 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:59:59 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FD_FFF_BFF
MIG: 12:59:59 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 12:59:59 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 12:59:59 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 12:59:59 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 12:59:59 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:59:59 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_018
MIG: 12:59:59 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 12:59:59 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_019
MIG: 12:59:59 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:59:59 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 12:59:59 :  Invalid Param: DDR3_WE_MAP ==> 12'h00B
MIG: 12:59:59 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 12:59:59 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_033_032_035_031_038_037_036
MIG: 12:59:59 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_027_022_028_025_026_020_024
MIG: 12:59:59 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 12:59:59 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:59:59 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:59:59 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:59:59 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:59:59 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:59:59 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:59:59 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:59:59 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:59:59 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:59:59 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:59:59 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:59:59 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:59:59 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:59:59 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:59:59 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:59:59 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:59:59 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:59:59 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:59:59 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:59:59 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "IMG_BLURRING_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:59:59 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "IMG_BLURRING_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:59:59 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 12:59:59 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 12:59:59 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:59:59 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 12:59:59 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:59:59 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:59:59 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:59:59 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:59:59 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:59:59 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:59:59 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:59:59 :  Invalid Param: DDR3_tCK ==> 3077
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:59:59 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 12:59:59 : 32
MIG: 12:59:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 12:59:59 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:59:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:59:59 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:59:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:59:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:59:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:59:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:59:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:59:59 : 
MIG: 12:59:59 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:59:59 : 
MIG: 12:59:59 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:59:59 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:59:59 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:59:59 : 
MIG: 12:59:59 : 
MIG: 12:59:59 : 
MIG: 12:59:59 : Same Interface
MIG: 13:06:21 : Running synthesis.xit
MIG: 13:06:21 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:06:21 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:06:22 : Running vlog_synth_rpr.xit
MIG: 13:06:22 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:06:22 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:06:22 : Running simulation.xit
MIG: 13:06:22 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:06:22 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:06:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:06:23 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:06:23 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:06:24 : Running implementation.xit
MIG: 13:06:24 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:06:24 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 22:43:32 : Running synthesis.xit
MIG: 22:43:33 : ################# RUNNING MIG BATCH ###################
MIG: 22:43:33 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 22:43:33 : synp_flow:  -- synthesis_mode: Other
MIG: 22:43:33 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 22:43:33 : vivado_mode: xpg_bd
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 1
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 : isPortInterface: 0
MIG: 22:43:33 :  locked false  
MIG: 22:43:33 : HDL Language: Verilog
MIG: 22:43:33 : compInfo: false
MIG: 22:43:33 : Vivado Options xc7s50 csga324 -1
MIG: 22:43:33 : 1: xc7s50 2: csga324 3: -1
MIG: 22:43:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:43:33 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:43:33 : I am in catch area
MIG: 22:43:33 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 22:43:42 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 22:43:42 : Component_Name: img_blurring_mig_7series_0_0
MIG: 22:43:42 : Moving img_blurring_mig_7series_0_0 ...
MIG: 22:43:42 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 22:43:42 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 22:43:43 : Running vlog_synth_rpr.xit
MIG: 22:43:43 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 22:43:43 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 22:43:43 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 22:43:43 : ################# RUNNING MIG BATCH ###################
MIG: 22:43:43 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 22:43:43 : synp_flow:  -- synthesis_mode: Other
MIG: 22:43:43 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 22:43:43 : vivado_mode: xpg_bd
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:43 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 1
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 : isPortInterface: 0
MIG: 22:43:44 :  locked false  
MIG: 22:43:44 : HDL Language: Verilog
MIG: 22:43:44 : compInfo: false
MIG: 22:43:44 : Vivado Options xc7s50 csga324 -1
MIG: 22:43:44 : 1: xc7s50 2: csga324 3: -1
MIG: 22:43:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:43:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:43:44 : I am in catch area
MIG: 22:43:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 22:43:54 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 22:43:54 : Component_Name: img_blurring_mig_7series_0_0
MIG: 22:43:54 : Moving img_blurring_mig_7series_0_0 ...
MIG: 22:43:54 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 22:43:54 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 22:43:55 : Running simulation.xit
MIG: 22:43:55 : ################# RUNNING MIG BATCH ###################
MIG: 22:43:55 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 22:43:55 : synp_flow:  -- synthesis_mode: Other
MIG: 22:43:55 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 22:43:55 : vivado_mode: xpg_bd
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 1
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 :  locked false  
MIG: 22:43:55 : HDL Language: Verilog
MIG: 22:43:55 : compInfo: false
MIG: 22:43:55 : Vivado Options xc7s50 csga324 -1
MIG: 22:43:55 : 1: xc7s50 2: csga324 3: -1
MIG: 22:43:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:43:55 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:43:55 : I am in catch area
MIG: 22:43:55 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 22:44:05 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 22:44:05 : Component_Name: img_blurring_mig_7series_0_0
MIG: 22:44:05 : Moving img_blurring_mig_7series_0_0 ...
MIG: 22:44:05 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 22:44:05 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 22:44:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:44:06 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 22:44:06 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 22:44:06 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 22:44:07 : ################# RUNNING MIG BATCH ###################
MIG: 22:44:07 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 22:44:07 : synp_flow:  -- synthesis_mode: Other
MIG: 22:44:07 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 22:44:07 : vivado_mode: xpg_bd
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 1
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 : isPortInterface: 0
MIG: 22:44:07 :  locked false  
MIG: 22:44:07 : HDL Language: Verilog
MIG: 22:44:07 : compInfo: false
MIG: 22:44:07 : Vivado Options xc7s50 csga324 -1
MIG: 22:44:07 : 1: xc7s50 2: csga324 3: -1
MIG: 22:44:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:44:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:44:07 : I am in catch area
MIG: 22:44:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 22:44:19 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 22:44:19 : Component_Name: img_blurring_mig_7series_0_0
MIG: 22:44:19 : Moving img_blurring_mig_7series_0_0 ...
MIG: 22:44:19 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 22:44:19 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 22:44:20 : Running implementation.xit
MIG: 22:44:20 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 22:44:20 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 22:44:20 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 22:44:20 : ################# RUNNING MIG BATCH ###################
MIG: 22:44:20 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 22:44:20 : synp_flow:  -- synthesis_mode: Other
MIG: 22:44:20 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 22:44:20 : vivado_mode: xpg_bd
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 1
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 : isPortInterface: 0
MIG: 22:44:20 :  locked false  
MIG: 22:44:20 : HDL Language: Verilog
MIG: 22:44:20 : compInfo: false
MIG: 22:44:20 : Vivado Options xc7s50 csga324 -1
MIG: 22:44:20 : 1: xc7s50 2: csga324 3: -1
MIG: 22:44:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:44:20 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:44:20 : I am in catch area
MIG: 22:44:20 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 22:44:30 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 22:44:30 : Component_Name: img_blurring_mig_7series_0_0
MIG: 22:44:30 : Moving img_blurring_mig_7series_0_0 ...
MIG: 22:44:30 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 22:44:30 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:15 : Running synthesis.xit
MIG: 20:30:15 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:15 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:30:15 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:15 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:30:15 : vivado_mode: xpg_bd
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:15 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 1
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 : isPortInterface: 0
MIG: 20:30:16 :  locked false  
MIG: 20:30:16 : HDL Language: Verilog
MIG: 20:30:16 : compInfo: false
MIG: 20:30:16 : Vivado Options xc7s50 csga324 -1
MIG: 20:30:16 : 1: xc7s50 2: csga324 3: -1
MIG: 20:30:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:30:16 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:30:16 : I am in catch area
MIG: 20:30:16 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:30:42 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:30:42 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:30:42 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:30:42 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:30:42 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:43 : Running vlog_synth_rpr.xit
MIG: 20:30:43 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:30:43 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:30:43 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:30:43 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:43 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:30:43 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:43 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:30:43 : vivado_mode: xpg_bd
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 1
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:43 : isPortInterface: 0
MIG: 20:30:44 : isPortInterface: 0
MIG: 20:30:44 : isPortInterface: 0
MIG: 20:30:44 : isPortInterface: 0
MIG: 20:30:44 : isPortInterface: 0
MIG: 20:30:44 : isPortInterface: 0
MIG: 20:30:44 : isPortInterface: 0
MIG: 20:30:44 :  locked false  
MIG: 20:30:44 : HDL Language: Verilog
MIG: 20:30:44 : compInfo: false
MIG: 20:30:44 : Vivado Options xc7s50 csga324 -1
MIG: 20:30:44 : 1: xc7s50 2: csga324 3: -1
MIG: 20:30:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:30:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:30:44 : I am in catch area
MIG: 20:30:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:03 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:31:03 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:31:03 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:31:03 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:31:03 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:04 : Running simulation.xit
MIG: 20:31:05 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:05 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:31:05 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:05 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:31:05 : vivado_mode: xpg_bd
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:05 : isPortInterface: 0
MIG: 20:31:06 : isPortInterface: 1
MIG: 20:31:06 : isPortInterface: 0
MIG: 20:31:06 : isPortInterface: 0
MIG: 20:31:06 : isPortInterface: 0
MIG: 20:31:06 : isPortInterface: 0
MIG: 20:31:06 : isPortInterface: 0
MIG: 20:31:06 : isPortInterface: 0
MIG: 20:31:06 : isPortInterface: 0
MIG: 20:31:06 : isPortInterface: 0
MIG: 20:31:06 : isPortInterface: 0
MIG: 20:31:06 : isPortInterface: 0
MIG: 20:31:06 :  locked false  
MIG: 20:31:06 : HDL Language: Verilog
MIG: 20:31:06 : compInfo: false
MIG: 20:31:06 : Vivado Options xc7s50 csga324 -1
MIG: 20:31:06 : 1: xc7s50 2: csga324 3: -1
MIG: 20:31:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:31:06 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:31:06 : I am in catch area
MIG: 20:31:06 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:26 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:31:26 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:31:26 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:31:26 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:31:26 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:28 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:31:28 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:31:28 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:31:28 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:31:28 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:28 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:31:28 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:28 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:31:28 : vivado_mode: xpg_bd
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 1
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 : isPortInterface: 0
MIG: 20:31:28 :  locked false  
MIG: 20:31:28 : HDL Language: Verilog
MIG: 20:31:28 : compInfo: false
MIG: 20:31:28 : Vivado Options xc7s50 csga324 -1
MIG: 20:31:28 : 1: xc7s50 2: csga324 3: -1
MIG: 20:31:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:31:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:31:28 : I am in catch area
MIG: 20:31:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:49 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:31:49 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:31:49 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:31:49 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:31:49 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:50 : Running implementation.xit
MIG: 20:31:50 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:31:50 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:31:50 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:31:50 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:50 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:31:50 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:50 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:31:50 : vivado_mode: xpg_bd
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:50 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 1
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 : isPortInterface: 0
MIG: 20:31:51 :  locked false  
MIG: 20:31:51 : HDL Language: Verilog
MIG: 20:31:51 : compInfo: false
MIG: 20:31:51 : Vivado Options xc7s50 csga324 -1
MIG: 20:31:51 : 1: xc7s50 2: csga324 3: -1
MIG: 20:31:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:31:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:31:51 : I am in catch area
MIG: 20:31:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:32:11 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:32:11 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:32:11 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:32:11 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:32:11 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:13:47 : Running synthesis.xit
MIG: 20:13:47 : ################# RUNNING MIG BATCH ###################
MIG: 20:13:47 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:13:47 : synp_flow:  -- synthesis_mode: Other
MIG: 20:13:47 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:13:47 : vivado_mode: xpg_bd
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:47 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 1
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 : isPortInterface: 0
MIG: 20:13:48 :  locked false  
MIG: 20:13:48 : HDL Language: Verilog
MIG: 20:13:48 : compInfo: false
MIG: 20:13:48 : Vivado Options xc7s50 csga324 -1
MIG: 20:13:48 : 1: xc7s50 2: csga324 3: -1
MIG: 20:13:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:13:48 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:13:48 : I am in catch area
MIG: 20:13:48 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:14:03 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:14:03 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:14:03 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:14:03 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:14:03 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:14:04 : Running vlog_synth_rpr.xit
MIG: 20:14:04 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:14:04 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:14:04 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:14:04 : ################# RUNNING MIG BATCH ###################
MIG: 20:14:04 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:14:04 : synp_flow:  -- synthesis_mode: Other
MIG: 20:14:04 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:14:04 : vivado_mode: xpg_bd
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 1
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:04 : isPortInterface: 0
MIG: 20:14:05 :  locked false  
MIG: 20:14:05 : HDL Language: Verilog
MIG: 20:14:05 : compInfo: false
MIG: 20:14:05 : Vivado Options xc7s50 csga324 -1
MIG: 20:14:05 : 1: xc7s50 2: csga324 3: -1
MIG: 20:14:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:14:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:14:05 : I am in catch area
MIG: 20:14:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:14:15 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:14:15 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:14:15 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:14:15 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:14:15 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:14:15 : Running simulation.xit
MIG: 20:14:16 : ################# RUNNING MIG BATCH ###################
MIG: 20:14:16 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:14:16 : synp_flow:  -- synthesis_mode: Other
MIG: 20:14:16 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:14:16 : vivado_mode: xpg_bd
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 1
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 : isPortInterface: 0
MIG: 20:14:16 :  locked false  
MIG: 20:14:16 : HDL Language: Verilog
MIG: 20:14:16 : compInfo: false
MIG: 20:14:16 : Vivado Options xc7s50 csga324 -1
MIG: 20:14:16 : 1: xc7s50 2: csga324 3: -1
MIG: 20:14:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:14:16 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:14:16 : I am in catch area
MIG: 20:14:16 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:14:26 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:14:26 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:14:26 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:14:26 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:14:26 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:14:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:14:27 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:14:27 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:14:27 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:14:27 : ################# RUNNING MIG BATCH ###################
MIG: 20:14:27 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:14:27 : synp_flow:  -- synthesis_mode: Other
MIG: 20:14:27 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:14:27 : vivado_mode: xpg_bd
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 1
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 : isPortInterface: 0
MIG: 20:14:27 :  locked false  
MIG: 20:14:27 : HDL Language: Verilog
MIG: 20:14:27 : compInfo: false
MIG: 20:14:27 : Vivado Options xc7s50 csga324 -1
MIG: 20:14:27 : 1: xc7s50 2: csga324 3: -1
MIG: 20:14:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:14:27 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:14:27 : I am in catch area
MIG: 20:14:27 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:14:37 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:14:37 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:14:37 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:14:37 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:14:37 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:14:37 : Running implementation.xit
MIG: 20:14:38 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:14:38 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:14:38 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:14:38 : ################# RUNNING MIG BATCH ###################
MIG: 20:14:38 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:14:38 : synp_flow:  -- synthesis_mode: Other
MIG: 20:14:38 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:14:38 : vivado_mode: xpg_bd
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 1
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 : isPortInterface: 0
MIG: 20:14:38 :  locked false  
MIG: 20:14:38 : HDL Language: Verilog
MIG: 20:14:38 : compInfo: false
MIG: 20:14:38 : Vivado Options xc7s50 csga324 -1
MIG: 20:14:38 : 1: xc7s50 2: csga324 3: -1
MIG: 20:14:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:14:38 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:14:38 : I am in catch area
MIG: 20:14:38 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:14:46 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:14:47 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:14:47 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:14:47 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:14:47 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:02:46 : Running synthesis.xit
MIG: 21:02:47 : ################# RUNNING MIG BATCH ###################
MIG: 21:02:47 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:02:47 : synp_flow:  -- synthesis_mode: Other
MIG: 21:02:47 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:02:47 : vivado_mode: xpg_bd
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 1
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 : isPortInterface: 0
MIG: 21:02:47 :  locked false  
MIG: 21:02:47 : HDL Language: Verilog
MIG: 21:02:47 : compInfo: false
MIG: 21:02:47 : Vivado Options xc7s50 csga324 -1
MIG: 21:02:47 : 1: xc7s50 2: csga324 3: -1
MIG: 21:02:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:02:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:02:47 : I am in catch area
MIG: 21:02:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:02:55 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:02:55 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:02:55 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:02:56 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:02:56 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:02:56 : Running vlog_synth_rpr.xit
MIG: 21:02:56 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 21:02:56 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 21:02:56 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 21:02:56 : ################# RUNNING MIG BATCH ###################
MIG: 21:02:56 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:02:56 : synp_flow:  -- synthesis_mode: Other
MIG: 21:02:56 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:02:56 : vivado_mode: xpg_bd
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 1
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 : isPortInterface: 0
MIG: 21:02:57 :  locked false  
MIG: 21:02:57 : HDL Language: Verilog
MIG: 21:02:57 : compInfo: false
MIG: 21:02:57 : Vivado Options xc7s50 csga324 -1
MIG: 21:02:57 : 1: xc7s50 2: csga324 3: -1
MIG: 21:02:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:02:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:02:57 : I am in catch area
MIG: 21:02:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:03:05 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:03:05 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:03:05 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:04:56 : Running synthesis.xit
MIG: 21:04:56 : ################# RUNNING MIG BATCH ###################
MIG: 21:04:56 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:04:56 : synp_flow:  -- synthesis_mode: Other
MIG: 21:04:56 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:04:56 : vivado_mode: xpg_bd
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 1
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 : isPortInterface: 0
MIG: 21:04:56 :  locked false  
MIG: 21:04:56 : HDL Language: Verilog
MIG: 21:04:56 : compInfo: false
MIG: 21:04:56 : Vivado Options xc7s50 csga324 -1
MIG: 21:04:56 : 1: xc7s50 2: csga324 3: -1
MIG: 21:04:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:04:56 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:04:56 : I am in catch area
MIG: 21:04:56 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:05:06 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:05:06 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:05:06 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:05:06 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:05:06 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:05:06 : Running vlog_synth_rpr.xit
MIG: 21:05:06 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 21:05:06 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 21:05:06 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 21:05:06 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:06 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:05:06 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:06 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:05:06 : vivado_mode: xpg_bd
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:06 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 1
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 : isPortInterface: 0
MIG: 21:05:07 :  locked false  
MIG: 21:05:07 : HDL Language: Verilog
MIG: 21:05:07 : compInfo: false
MIG: 21:05:07 : Vivado Options xc7s50 csga324 -1
MIG: 21:05:07 : 1: xc7s50 2: csga324 3: -1
MIG: 21:05:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:05:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:05:07 : I am in catch area
MIG: 21:05:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:05:16 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:05:16 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:05:16 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:05:16 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:05:16 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:05:16 : Running simulation.xit
MIG: 21:05:17 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:17 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:05:17 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:17 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:05:17 : vivado_mode: xpg_bd
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 1
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 : isPortInterface: 0
MIG: 21:05:17 :  locked false  
MIG: 21:05:17 : HDL Language: Verilog
MIG: 21:05:17 : compInfo: false
MIG: 21:05:17 : Vivado Options xc7s50 csga324 -1
MIG: 21:05:17 : 1: xc7s50 2: csga324 3: -1
MIG: 21:05:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:05:17 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:05:17 : I am in catch area
MIG: 21:05:17 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:05:25 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:05:25 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:05:25 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:05:25 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:05:25 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:05:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:05:26 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 21:05:26 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 21:05:26 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 21:05:26 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:26 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:05:26 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:26 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:05:26 : vivado_mode: xpg_bd
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:26 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 1
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 : isPortInterface: 0
MIG: 21:05:27 :  locked false  
MIG: 21:05:27 : HDL Language: Verilog
MIG: 21:05:27 : compInfo: false
MIG: 21:05:27 : Vivado Options xc7s50 csga324 -1
MIG: 21:05:27 : 1: xc7s50 2: csga324 3: -1
MIG: 21:05:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:05:27 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:05:27 : I am in catch area
MIG: 21:05:27 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:05:35 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:05:35 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:05:35 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:05:35 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:05:35 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:05:36 : Running implementation.xit
MIG: 21:05:36 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 21:05:36 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 21:05:36 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 21:05:36 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:36 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:05:36 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:36 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:05:36 : vivado_mode: xpg_bd
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:36 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 1
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 : isPortInterface: 0
MIG: 21:05:37 :  locked false  
MIG: 21:05:37 : HDL Language: Verilog
MIG: 21:05:37 : compInfo: false
MIG: 21:05:37 : Vivado Options xc7s50 csga324 -1
MIG: 21:05:37 : 1: xc7s50 2: csga324 3: -1
MIG: 21:05:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:05:37 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:05:37 : I am in catch area
MIG: 21:05:37 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:05:45 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:05:45 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:05:45 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:05:45 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:05:45 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:47:56 : Running synthesis.xit
MIG: 00:47:56 : ################# RUNNING MIG BATCH ###################
MIG: 00:47:56 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:47:56 : synp_flow:  -- synthesis_mode: Other
MIG: 00:47:56 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:47:56 : vivado_mode: xpg_bd
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:56 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 1
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 : isPortInterface: 0
MIG: 00:47:57 :  locked false  
MIG: 00:47:57 : HDL Language: Verilog
MIG: 00:47:57 : compInfo: false
MIG: 00:47:57 : Vivado Options xc7s50 csga324 -1
MIG: 00:47:57 : 1: xc7s50 2: csga324 3: -1
MIG: 00:47:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:47:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:47:57 : I am in catch area
MIG: 00:47:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:48:08 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:48:08 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:48:08 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:48:09 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:48:09 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:48:09 : Running vlog_synth_rpr.xit
MIG: 00:48:09 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:48:09 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:48:09 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 00:48:09 : ################# RUNNING MIG BATCH ###################
MIG: 00:48:09 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:48:09 : synp_flow:  -- synthesis_mode: Other
MIG: 00:48:09 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:48:09 : vivado_mode: xpg_bd
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:09 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 1
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 : isPortInterface: 0
MIG: 00:48:10 :  locked false  
MIG: 00:48:10 : HDL Language: Verilog
MIG: 00:48:10 : compInfo: false
MIG: 00:48:10 : Vivado Options xc7s50 csga324 -1
MIG: 00:48:10 : 1: xc7s50 2: csga324 3: -1
MIG: 00:48:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:48:10 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:48:10 : I am in catch area
MIG: 00:48:10 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:48:18 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:48:18 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:48:18 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:48:18 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:48:18 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:48:18 : Running simulation.xit
MIG: 00:48:19 : ################# RUNNING MIG BATCH ###################
MIG: 00:48:19 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:48:19 : synp_flow:  -- synthesis_mode: Other
MIG: 00:48:19 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:48:19 : vivado_mode: xpg_bd
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 1
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 : isPortInterface: 0
MIG: 00:48:19 :  locked false  
MIG: 00:48:19 : HDL Language: Verilog
MIG: 00:48:19 : compInfo: false
MIG: 00:48:19 : Vivado Options xc7s50 csga324 -1
MIG: 00:48:19 : 1: xc7s50 2: csga324 3: -1
MIG: 00:48:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:48:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:48:19 : I am in catch area
MIG: 00:48:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:48:27 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:48:27 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:48:27 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:48:27 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:48:27 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:48:28 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:48:28 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:48:28 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:48:28 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 00:48:28 : ################# RUNNING MIG BATCH ###################
MIG: 00:48:28 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:48:28 : synp_flow:  -- synthesis_mode: Other
MIG: 00:48:28 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:48:28 : vivado_mode: xpg_bd
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 1
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 : isPortInterface: 0
MIG: 00:48:28 :  locked false  
MIG: 00:48:28 : HDL Language: Verilog
MIG: 00:48:28 : compInfo: false
MIG: 00:48:28 : Vivado Options xc7s50 csga324 -1
MIG: 00:48:28 : 1: xc7s50 2: csga324 3: -1
MIG: 00:48:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:48:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:48:28 : I am in catch area
MIG: 00:48:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:48:37 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:48:37 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:48:37 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:48:37 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:48:37 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:48:37 : Running implementation.xit
MIG: 00:48:37 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:48:37 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:48:37 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 00:48:37 : ################# RUNNING MIG BATCH ###################
MIG: 00:48:37 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:48:37 : synp_flow:  -- synthesis_mode: Other
MIG: 00:48:37 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:48:37 : vivado_mode: xpg_bd
MIG: 00:48:37 : isPortInterface: 0
MIG: 00:48:37 : isPortInterface: 0
MIG: 00:48:37 : isPortInterface: 0
MIG: 00:48:37 : isPortInterface: 0
MIG: 00:48:37 : isPortInterface: 0
MIG: 00:48:37 : isPortInterface: 0
MIG: 00:48:37 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 1
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 : isPortInterface: 0
MIG: 00:48:38 :  locked false  
MIG: 00:48:38 : HDL Language: Verilog
MIG: 00:48:38 : compInfo: false
MIG: 00:48:38 : Vivado Options xc7s50 csga324 -1
MIG: 00:48:38 : 1: xc7s50 2: csga324 3: -1
MIG: 00:48:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:48:38 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:48:38 : I am in catch area
MIG: 00:48:38 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:48:46 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:48:46 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:48:46 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:48:46 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:48:46 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:54:17 : Running synthesis.xit
MIG: 00:54:18 : ################# RUNNING MIG BATCH ###################
MIG: 00:54:18 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:54:18 : synp_flow:  -- synthesis_mode: Other
MIG: 00:54:18 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:54:18 : vivado_mode: xpg_bd
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 1
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 : isPortInterface: 0
MIG: 00:54:18 :  locked false  
MIG: 00:54:18 : HDL Language: Verilog
MIG: 00:54:18 : compInfo: false
MIG: 00:54:18 : Vivado Options xc7s50 csga324 -1
MIG: 00:54:18 : 1: xc7s50 2: csga324 3: -1
MIG: 00:54:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:54:18 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:54:18 : I am in catch area
MIG: 00:54:18 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:54:27 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:54:27 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:54:27 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:54:27 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:54:27 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:54:28 : Running vlog_synth_rpr.xit
MIG: 00:54:28 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:54:28 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:54:28 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 00:54:28 : ################# RUNNING MIG BATCH ###################
MIG: 00:54:28 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:54:28 : synp_flow:  -- synthesis_mode: Other
MIG: 00:54:28 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:54:28 : vivado_mode: xpg_bd
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 1
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 : isPortInterface: 0
MIG: 00:54:28 :  locked false  
MIG: 00:54:28 : HDL Language: Verilog
MIG: 00:54:28 : compInfo: false
MIG: 00:54:28 : Vivado Options xc7s50 csga324 -1
MIG: 00:54:28 : 1: xc7s50 2: csga324 3: -1
MIG: 00:54:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:54:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:54:28 : I am in catch area
MIG: 00:54:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:54:38 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:54:38 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:54:38 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:54:38 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:54:38 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:54:38 : Running simulation.xit
MIG: 00:54:39 : ################# RUNNING MIG BATCH ###################
MIG: 00:54:39 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:54:39 : synp_flow:  -- synthesis_mode: Other
MIG: 00:54:39 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:54:39 : vivado_mode: xpg_bd
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 1
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 : isPortInterface: 0
MIG: 00:54:39 :  locked false  
MIG: 00:54:39 : HDL Language: Verilog
MIG: 00:54:39 : compInfo: false
MIG: 00:54:39 : Vivado Options xc7s50 csga324 -1
MIG: 00:54:39 : 1: xc7s50 2: csga324 3: -1
MIG: 00:54:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:54:39 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:54:39 : I am in catch area
MIG: 00:54:39 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:54:48 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:54:48 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:54:48 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:54:48 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:54:48 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:54:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:54:49 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:54:49 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:54:49 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 00:54:49 : ################# RUNNING MIG BATCH ###################
MIG: 00:54:49 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:54:49 : synp_flow:  -- synthesis_mode: Other
MIG: 00:54:49 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:54:49 : vivado_mode: xpg_bd
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 1
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 : isPortInterface: 0
MIG: 00:54:49 :  locked false  
MIG: 00:54:49 : HDL Language: Verilog
MIG: 00:54:49 : compInfo: false
MIG: 00:54:49 : Vivado Options xc7s50 csga324 -1
MIG: 00:54:49 : 1: xc7s50 2: csga324 3: -1
MIG: 00:54:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:54:49 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:54:49 : I am in catch area
MIG: 00:54:49 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:54:59 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:54:59 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:54:59 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:54:59 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:54:59 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:54:59 : Running implementation.xit
MIG: 00:54:59 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:54:59 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:54:59 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 00:54:59 : ################# RUNNING MIG BATCH ###################
MIG: 00:54:59 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:54:59 : synp_flow:  -- synthesis_mode: Other
MIG: 00:54:59 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:54:59 : vivado_mode: xpg_bd
MIG: 00:54:59 : isPortInterface: 0
MIG: 00:54:59 : isPortInterface: 0
MIG: 00:54:59 : isPortInterface: 0
MIG: 00:54:59 : isPortInterface: 0
MIG: 00:54:59 : isPortInterface: 0
MIG: 00:54:59 : isPortInterface: 0
MIG: 00:54:59 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 1
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 : isPortInterface: 0
MIG: 00:55:00 :  locked false  
MIG: 00:55:00 : HDL Language: Verilog
MIG: 00:55:00 : compInfo: false
MIG: 00:55:00 : Vivado Options xc7s50 csga324 -1
MIG: 00:55:00 : 1: xc7s50 2: csga324 3: -1
MIG: 00:55:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:55:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:55:00 : I am in catch area
MIG: 00:55:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:55:09 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:55:09 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:55:09 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:55:09 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:55:09 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:33:41 : Running synthesis.xit
MIG: 01:33:41 : ################# RUNNING MIG BATCH ###################
MIG: 01:33:41 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:33:41 : synp_flow:  -- synthesis_mode: Other
MIG: 01:33:41 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:33:41 : vivado_mode: xpg_bd
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 1
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 : isPortInterface: 0
MIG: 01:33:41 :  locked false  
MIG: 01:33:41 : HDL Language: Verilog
MIG: 01:33:41 : compInfo: false
MIG: 01:33:41 : Vivado Options xc7s50 csga324 -1
MIG: 01:33:41 : 1: xc7s50 2: csga324 3: -1
MIG: 01:33:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:33:41 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:33:41 : I am in catch area
MIG: 01:33:41 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:33:50 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:33:50 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:33:50 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:33:50 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:33:50 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:33:50 : Running vlog_synth_rpr.xit
MIG: 01:33:50 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:33:50 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:33:50 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:33:50 : ################# RUNNING MIG BATCH ###################
MIG: 01:33:50 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:33:50 : synp_flow:  -- synthesis_mode: Other
MIG: 01:33:50 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:33:50 : vivado_mode: xpg_bd
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:50 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 1
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 : isPortInterface: 0
MIG: 01:33:51 :  locked false  
MIG: 01:33:51 : HDL Language: Verilog
MIG: 01:33:51 : compInfo: false
MIG: 01:33:51 : Vivado Options xc7s50 csga324 -1
MIG: 01:33:51 : 1: xc7s50 2: csga324 3: -1
MIG: 01:33:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:33:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:33:51 : I am in catch area
MIG: 01:33:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:33:59 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:33:59 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:33:59 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:34:00 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:34:00 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:34:00 : Running simulation.xit
MIG: 01:34:00 : ################# RUNNING MIG BATCH ###################
MIG: 01:34:00 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:34:00 : synp_flow:  -- synthesis_mode: Other
MIG: 01:34:00 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:34:00 : vivado_mode: xpg_bd
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 1
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:00 : isPortInterface: 0
MIG: 01:34:01 : isPortInterface: 0
MIG: 01:34:01 : isPortInterface: 0
MIG: 01:34:01 : isPortInterface: 0
MIG: 01:34:01 : isPortInterface: 0
MIG: 01:34:01 : isPortInterface: 0
MIG: 01:34:01 : isPortInterface: 0
MIG: 01:34:01 : isPortInterface: 0
MIG: 01:34:01 : isPortInterface: 0
MIG: 01:34:01 :  locked false  
MIG: 01:34:01 : HDL Language: Verilog
MIG: 01:34:01 : compInfo: false
MIG: 01:34:01 : Vivado Options xc7s50 csga324 -1
MIG: 01:34:01 : 1: xc7s50 2: csga324 3: -1
MIG: 01:34:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:34:01 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:34:01 : I am in catch area
MIG: 01:34:01 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:34:09 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:34:09 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:34:09 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:34:10 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:34:10 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:34:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:34:11 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:34:11 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:34:11 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:34:11 : ################# RUNNING MIG BATCH ###################
MIG: 01:34:11 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:34:11 : synp_flow:  -- synthesis_mode: Other
MIG: 01:34:11 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:34:11 : vivado_mode: xpg_bd
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 1
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 : isPortInterface: 0
MIG: 01:34:11 :  locked false  
MIG: 01:34:11 : HDL Language: Verilog
MIG: 01:34:11 : compInfo: false
MIG: 01:34:11 : Vivado Options xc7s50 csga324 -1
MIG: 01:34:11 : 1: xc7s50 2: csga324 3: -1
MIG: 01:34:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:34:11 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:34:11 : I am in catch area
MIG: 01:34:11 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:34:23 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:34:23 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:34:23 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:34:23 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:34:23 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:34:24 : Running implementation.xit
MIG: 01:34:24 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:34:24 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:34:24 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:34:24 : ################# RUNNING MIG BATCH ###################
MIG: 01:34:24 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:34:24 : synp_flow:  -- synthesis_mode: Other
MIG: 01:34:24 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:34:24 : vivado_mode: xpg_bd
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 1
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 : isPortInterface: 0
MIG: 01:34:24 :  locked false  
MIG: 01:34:24 : HDL Language: Verilog
MIG: 01:34:24 : compInfo: false
MIG: 01:34:24 : Vivado Options xc7s50 csga324 -1
MIG: 01:34:24 : 1: xc7s50 2: csga324 3: -1
MIG: 01:34:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:34:24 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:34:24 : I am in catch area
MIG: 01:34:24 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:34:33 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:34:33 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:34:33 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:34:34 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:34:34 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:39:18 : Running synthesis.xit
MIG: 01:39:18 : ################# RUNNING MIG BATCH ###################
MIG: 01:39:18 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:39:18 : synp_flow:  -- synthesis_mode: Other
MIG: 01:39:18 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:39:18 : vivado_mode: xpg_bd
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:18 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 1
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 : isPortInterface: 0
MIG: 01:39:19 :  locked false  
MIG: 01:39:19 : HDL Language: Verilog
MIG: 01:39:19 : compInfo: false
MIG: 01:39:19 : Vivado Options xc7s50 csga324 -1
MIG: 01:39:19 : 1: xc7s50 2: csga324 3: -1
MIG: 01:39:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:39:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:39:19 : I am in catch area
MIG: 01:39:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:39:28 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:39:28 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:39:28 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:39:28 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:39:28 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:39:29 : Running vlog_synth_rpr.xit
MIG: 01:39:29 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:39:29 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:39:29 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:39:29 : ################# RUNNING MIG BATCH ###################
MIG: 01:39:29 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:39:29 : synp_flow:  -- synthesis_mode: Other
MIG: 01:39:29 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:39:29 : vivado_mode: xpg_bd
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 1
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 : isPortInterface: 0
MIG: 01:39:29 :  locked false  
MIG: 01:39:29 : HDL Language: Verilog
MIG: 01:39:29 : compInfo: false
MIG: 01:39:29 : Vivado Options xc7s50 csga324 -1
MIG: 01:39:29 : 1: xc7s50 2: csga324 3: -1
MIG: 01:39:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:39:29 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:39:29 : I am in catch area
MIG: 01:39:29 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:39:39 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:39:39 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:39:39 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:39:39 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:39:39 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:39:40 : Running simulation.xit
MIG: 01:39:40 : ################# RUNNING MIG BATCH ###################
MIG: 01:39:40 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:39:40 : synp_flow:  -- synthesis_mode: Other
MIG: 01:39:40 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:39:40 : vivado_mode: xpg_bd
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 1
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 : isPortInterface: 0
MIG: 01:39:40 :  locked false  
MIG: 01:39:40 : HDL Language: Verilog
MIG: 01:39:40 : compInfo: false
MIG: 01:39:40 : Vivado Options xc7s50 csga324 -1
MIG: 01:39:40 : 1: xc7s50 2: csga324 3: -1
MIG: 01:39:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:39:40 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:39:40 : I am in catch area
MIG: 01:39:40 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:39:49 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:39:50 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:39:50 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:39:50 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:39:50 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:39:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:39:50 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:39:51 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:39:51 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:39:51 : ################# RUNNING MIG BATCH ###################
MIG: 01:39:51 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:39:51 : synp_flow:  -- synthesis_mode: Other
MIG: 01:39:51 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:39:51 : vivado_mode: xpg_bd
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 1
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 : isPortInterface: 0
MIG: 01:39:51 :  locked false  
MIG: 01:39:51 : HDL Language: Verilog
MIG: 01:39:51 : compInfo: false
MIG: 01:39:51 : Vivado Options xc7s50 csga324 -1
MIG: 01:39:51 : 1: xc7s50 2: csga324 3: -1
MIG: 01:39:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:39:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:39:51 : I am in catch area
MIG: 01:39:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:40:01 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:40:01 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:40:01 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:40:01 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:40:01 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:40:01 : Running implementation.xit
MIG: 01:40:01 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:40:01 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:40:01 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:40:01 : ################# RUNNING MIG BATCH ###################
MIG: 01:40:01 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:40:02 : synp_flow:  -- synthesis_mode: Other
MIG: 01:40:02 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:40:02 : vivado_mode: xpg_bd
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 1
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 : isPortInterface: 0
MIG: 01:40:02 :  locked false  
MIG: 01:40:02 : HDL Language: Verilog
MIG: 01:40:02 : compInfo: false
MIG: 01:40:02 : Vivado Options xc7s50 csga324 -1
MIG: 01:40:02 : 1: xc7s50 2: csga324 3: -1
MIG: 01:40:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:40:02 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:40:02 : I am in catch area
MIG: 01:40:02 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:40:11 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:40:11 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:40:11 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:40:11 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:40:11 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:27:37 : Running synthesis.xit
MIG: 13:27:37 : ################# RUNNING MIG BATCH ###################
MIG: 13:27:37 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:27:37 : synp_flow:  -- synthesis_mode: Other
MIG: 13:27:37 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:27:37 : vivado_mode: xpg_bd
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 1
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 : isPortInterface: 0
MIG: 13:27:37 :  locked false  
MIG: 13:27:37 : HDL Language: Verilog
MIG: 13:27:37 : compInfo: false
MIG: 13:27:37 : Vivado Options xc7s50 csga324 -1
MIG: 13:27:37 : 1: xc7s50 2: csga324 3: -1
MIG: 13:27:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:27:37 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:27:37 : I am in catch area
MIG: 13:27:37 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:27:48 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 13:27:48 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:27:48 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:27:48 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:27:48 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:27:49 : Running vlog_synth_rpr.xit
MIG: 13:27:49 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:27:49 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:27:49 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 13:27:49 : ################# RUNNING MIG BATCH ###################
MIG: 13:27:49 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:27:49 : synp_flow:  -- synthesis_mode: Other
MIG: 13:27:49 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:27:49 : vivado_mode: xpg_bd
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:49 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 1
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 : isPortInterface: 0
MIG: 13:27:50 :  locked false  
MIG: 13:27:50 : HDL Language: Verilog
MIG: 13:27:50 : compInfo: false
MIG: 13:27:50 : Vivado Options xc7s50 csga324 -1
MIG: 13:27:50 : 1: xc7s50 2: csga324 3: -1
MIG: 13:27:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:27:50 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:27:50 : I am in catch area
MIG: 13:27:50 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:27:58 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 13:27:58 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:27:58 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:27:58 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:27:58 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:27:59 : Running simulation.xit
MIG: 13:27:59 : ################# RUNNING MIG BATCH ###################
MIG: 13:27:59 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:27:59 : synp_flow:  -- synthesis_mode: Other
MIG: 13:27:59 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:27:59 : vivado_mode: xpg_bd
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 1
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 : isPortInterface: 0
MIG: 13:27:59 :  locked false  
MIG: 13:27:59 : HDL Language: Verilog
MIG: 13:27:59 : compInfo: false
MIG: 13:27:59 : Vivado Options xc7s50 csga324 -1
MIG: 13:27:59 : 1: xc7s50 2: csga324 3: -1
MIG: 13:27:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:27:59 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:27:59 : I am in catch area
MIG: 13:27:59 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:28:08 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 13:28:08 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:28:08 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:28:08 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:28:08 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:28:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:28:09 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:28:09 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:28:09 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 13:28:09 : ################# RUNNING MIG BATCH ###################
MIG: 13:28:09 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:28:09 : synp_flow:  -- synthesis_mode: Other
MIG: 13:28:09 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:28:09 : vivado_mode: xpg_bd
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 1
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 : isPortInterface: 0
MIG: 13:28:09 :  locked false  
MIG: 13:28:09 : HDL Language: Verilog
MIG: 13:28:09 : compInfo: false
MIG: 13:28:09 : Vivado Options xc7s50 csga324 -1
MIG: 13:28:09 : 1: xc7s50 2: csga324 3: -1
MIG: 13:28:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:28:09 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:28:09 : I am in catch area
MIG: 13:28:09 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:28:18 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 13:28:18 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:28:18 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:28:18 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:28:18 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 13:28:19 : Running implementation.xit
MIG: 13:28:19 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 13:28:19 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 13:28:19 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 13:28:19 : ################# RUNNING MIG BATCH ###################
MIG: 13:28:19 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 13:28:19 : synp_flow:  -- synthesis_mode: Other
MIG: 13:28:19 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 13:28:19 : vivado_mode: xpg_bd
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 1
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 : isPortInterface: 0
MIG: 13:28:19 :  locked false  
MIG: 13:28:19 : HDL Language: Verilog
MIG: 13:28:19 : compInfo: false
MIG: 13:28:19 : Vivado Options xc7s50 csga324 -1
MIG: 13:28:19 : 1: xc7s50 2: csga324 3: -1
MIG: 13:28:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 13:28:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:28:19 : I am in catch area
MIG: 13:28:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 13:28:29 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 13:28:29 : Component_Name: img_blurring_mig_7series_0_0
MIG: 13:28:29 : Moving img_blurring_mig_7series_0_0 ...
MIG: 13:28:29 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 13:28:29 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 15:07:57 : Running synthesis.xit
MIG: 15:07:57 : ################# RUNNING MIG BATCH ###################
MIG: 15:07:57 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 15:07:57 : synp_flow:  -- synthesis_mode: Other
MIG: 15:07:57 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 15:07:57 : vivado_mode: xpg_bd
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 1
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 : isPortInterface: 0
MIG: 15:07:57 :  locked false  
MIG: 15:07:57 : HDL Language: Verilog
MIG: 15:07:57 : compInfo: false
MIG: 15:07:57 : Vivado Options xc7s50 csga324 -1
MIG: 15:07:57 : 1: xc7s50 2: csga324 3: -1
MIG: 15:07:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:07:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:07:57 : I am in catch area
MIG: 15:07:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 15:08:06 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 15:08:06 : Component_Name: img_blurring_mig_7series_0_0
MIG: 15:08:06 : Moving img_blurring_mig_7series_0_0 ...
MIG: 15:08:06 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 15:08:06 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 15:08:06 : Running vlog_synth_rpr.xit
MIG: 15:08:07 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 15:08:07 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 15:08:07 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 15:08:07 : ################# RUNNING MIG BATCH ###################
MIG: 15:08:07 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 15:08:07 : synp_flow:  -- synthesis_mode: Other
MIG: 15:08:07 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 15:08:07 : vivado_mode: xpg_bd
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 1
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 : isPortInterface: 0
MIG: 15:08:07 :  locked false  
MIG: 15:08:07 : HDL Language: Verilog
MIG: 15:08:07 : compInfo: false
MIG: 15:08:07 : Vivado Options xc7s50 csga324 -1
MIG: 15:08:07 : 1: xc7s50 2: csga324 3: -1
MIG: 15:08:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:08:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:08:07 : I am in catch area
MIG: 15:08:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 15:08:15 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 15:08:15 : Component_Name: img_blurring_mig_7series_0_0
MIG: 15:08:15 : Moving img_blurring_mig_7series_0_0 ...
MIG: 15:08:15 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 15:08:15 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 15:08:15 : Running simulation.xit
MIG: 15:08:16 : ################# RUNNING MIG BATCH ###################
MIG: 15:08:16 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 15:08:16 : synp_flow:  -- synthesis_mode: Other
MIG: 15:08:16 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 15:08:16 : vivado_mode: xpg_bd
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 1
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 : isPortInterface: 0
MIG: 15:08:16 :  locked false  
MIG: 15:08:16 : HDL Language: Verilog
MIG: 15:08:16 : compInfo: false
MIG: 15:08:16 : Vivado Options xc7s50 csga324 -1
MIG: 15:08:16 : 1: xc7s50 2: csga324 3: -1
MIG: 15:08:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:08:16 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:08:16 : I am in catch area
MIG: 15:08:16 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 15:08:24 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 15:08:24 : Component_Name: img_blurring_mig_7series_0_0
MIG: 15:08:24 : Moving img_blurring_mig_7series_0_0 ...
MIG: 15:08:24 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 15:08:24 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 15:08:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:08:25 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 15:08:25 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 15:08:25 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 15:08:25 : ################# RUNNING MIG BATCH ###################
MIG: 15:08:25 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 15:08:25 : synp_flow:  -- synthesis_mode: Other
MIG: 15:08:25 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 15:08:25 : vivado_mode: xpg_bd
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 1
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 : isPortInterface: 0
MIG: 15:08:25 :  locked false  
MIG: 15:08:25 : HDL Language: Verilog
MIG: 15:08:25 : compInfo: false
MIG: 15:08:25 : Vivado Options xc7s50 csga324 -1
MIG: 15:08:25 : 1: xc7s50 2: csga324 3: -1
MIG: 15:08:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:08:25 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:08:25 : I am in catch area
MIG: 15:08:25 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 15:08:34 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 15:08:34 : Component_Name: img_blurring_mig_7series_0_0
MIG: 15:08:34 : Moving img_blurring_mig_7series_0_0 ...
MIG: 15:08:34 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 15:08:34 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 15:08:35 : Running implementation.xit
MIG: 15:08:35 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 15:08:35 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 15:08:35 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 15:08:35 : ################# RUNNING MIG BATCH ###################
MIG: 15:08:35 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 15:08:35 : synp_flow:  -- synthesis_mode: Other
MIG: 15:08:35 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 15:08:35 : vivado_mode: xpg_bd
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 1
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 : isPortInterface: 0
MIG: 15:08:35 :  locked false  
MIG: 15:08:35 : HDL Language: Verilog
MIG: 15:08:35 : compInfo: false
MIG: 15:08:35 : Vivado Options xc7s50 csga324 -1
MIG: 15:08:35 : 1: xc7s50 2: csga324 3: -1
MIG: 15:08:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:08:35 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:08:35 : I am in catch area
MIG: 15:08:35 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 15:08:44 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 15:08:44 : Component_Name: img_blurring_mig_7series_0_0
MIG: 15:08:44 : Moving img_blurring_mig_7series_0_0 ...
MIG: 15:08:44 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 15:08:44 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:43 : Running synthesis.xit
MIG: 18:50:43 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:43 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 18:50:43 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:43 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 18:50:43 : vivado_mode: xpg_bd
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 1
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 :  locked false  
MIG: 18:50:43 : HDL Language: Verilog
MIG: 18:50:43 : compInfo: false
MIG: 18:50:43 : Vivado Options xc7s50 csga324 -1
MIG: 18:50:43 : 1: xc7s50 2: csga324 3: -1
MIG: 18:50:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:50:43 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:50:44 : I am in catch area
MIG: 18:50:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:56 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 18:50:56 : Component_Name: img_blurring_mig_7series_0_0
MIG: 18:50:56 : Moving img_blurring_mig_7series_0_0 ...
MIG: 18:50:56 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 18:50:56 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:57 : Running vlog_synth_rpr.xit
MIG: 18:50:57 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 18:50:57 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:50:57 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 18:50:57 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:57 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 18:50:57 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:57 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 18:50:57 : vivado_mode: xpg_bd
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:57 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 1
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 : isPortInterface: 0
MIG: 18:50:58 :  locked false  
MIG: 18:50:58 : HDL Language: Verilog
MIG: 18:50:58 : compInfo: false
MIG: 18:50:58 : Vivado Options xc7s50 csga324 -1
MIG: 18:50:58 : 1: xc7s50 2: csga324 3: -1
MIG: 18:50:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:50:58 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:50:58 : I am in catch area
MIG: 18:50:58 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:07 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 18:51:07 : Component_Name: img_blurring_mig_7series_0_0
MIG: 18:51:07 : Moving img_blurring_mig_7series_0_0 ...
MIG: 18:51:07 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 18:51:07 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 18:51:08 : Running simulation.xit
MIG: 18:51:08 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:08 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 18:51:08 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:08 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 18:51:08 : vivado_mode: xpg_bd
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 1
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 : isPortInterface: 0
MIG: 18:51:08 :  locked false  
MIG: 18:51:08 : HDL Language: Verilog
MIG: 18:51:08 : compInfo: false
MIG: 18:51:08 : Vivado Options xc7s50 csga324 -1
MIG: 18:51:08 : 1: xc7s50 2: csga324 3: -1
MIG: 18:51:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:51:08 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:51:08 : I am in catch area
MIG: 18:51:08 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:18 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 18:51:18 : Component_Name: img_blurring_mig_7series_0_0
MIG: 18:51:18 : Moving img_blurring_mig_7series_0_0 ...
MIG: 18:51:18 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 18:51:18 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 18:51:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:51:20 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 18:51:20 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:51:20 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 18:51:20 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:20 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 18:51:20 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:20 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 18:51:20 : vivado_mode: xpg_bd
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 1
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 : isPortInterface: 0
MIG: 18:51:20 :  locked false  
MIG: 18:51:20 : HDL Language: Verilog
MIG: 18:51:20 : compInfo: false
MIG: 18:51:20 : Vivado Options xc7s50 csga324 -1
MIG: 18:51:20 : 1: xc7s50 2: csga324 3: -1
MIG: 18:51:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:51:20 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:51:20 : I am in catch area
MIG: 18:51:20 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:29 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 18:51:29 : Component_Name: img_blurring_mig_7series_0_0
MIG: 18:51:29 : Moving img_blurring_mig_7series_0_0 ...
MIG: 18:51:29 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 18:51:29 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 18:51:30 : Running implementation.xit
MIG: 18:51:30 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 18:51:30 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:51:30 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 18:51:30 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:30 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 18:51:30 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:30 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 18:51:30 : vivado_mode: xpg_bd
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 1
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 : isPortInterface: 0
MIG: 18:51:30 :  locked false  
MIG: 18:51:30 : HDL Language: Verilog
MIG: 18:51:30 : compInfo: false
MIG: 18:51:30 : Vivado Options xc7s50 csga324 -1
MIG: 18:51:30 : 1: xc7s50 2: csga324 3: -1
MIG: 18:51:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:51:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:51:30 : I am in catch area
MIG: 18:51:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:39 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 18:51:39 : Component_Name: img_blurring_mig_7series_0_0
MIG: 18:51:39 : Moving img_blurring_mig_7series_0_0 ...
MIG: 18:51:40 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 18:51:40 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 19:38:03 : Running synthesis.xit
MIG: 19:38:03 : ################# RUNNING MIG BATCH ###################
MIG: 19:38:03 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 19:38:03 : synp_flow:  -- synthesis_mode: Other
MIG: 19:38:03 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 19:38:03 : vivado_mode: xpg_bd
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:03 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 1
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 : isPortInterface: 0
MIG: 19:38:04 :  locked false  
MIG: 19:38:04 : HDL Language: Verilog
MIG: 19:38:04 : compInfo: false
MIG: 19:38:04 : Vivado Options xc7s50 csga324 -1
MIG: 19:38:04 : 1: xc7s50 2: csga324 3: -1
MIG: 19:38:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:38:04 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:38:04 : I am in catch area
MIG: 19:38:04 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 19:38:12 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 19:38:12 : Component_Name: img_blurring_mig_7series_0_0
MIG: 19:38:12 : Moving img_blurring_mig_7series_0_0 ...
MIG: 19:38:12 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 19:38:12 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 19:38:13 : Running vlog_synth_rpr.xit
MIG: 19:38:13 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 19:38:13 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 19:38:13 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 19:38:13 : ################# RUNNING MIG BATCH ###################
MIG: 19:38:13 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 19:38:13 : synp_flow:  -- synthesis_mode: Other
MIG: 19:38:13 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 19:38:13 : vivado_mode: xpg_bd
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:13 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 1
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 : isPortInterface: 0
MIG: 19:38:14 :  locked false  
MIG: 19:38:14 : HDL Language: Verilog
MIG: 19:38:14 : compInfo: false
MIG: 19:38:14 : Vivado Options xc7s50 csga324 -1
MIG: 19:38:14 : 1: xc7s50 2: csga324 3: -1
MIG: 19:38:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:38:14 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:38:14 : I am in catch area
MIG: 19:38:14 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 19:38:22 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 19:38:22 : Component_Name: img_blurring_mig_7series_0_0
MIG: 19:38:22 : Moving img_blurring_mig_7series_0_0 ...
MIG: 19:38:22 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 19:38:22 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 19:38:23 : Running simulation.xit
MIG: 19:38:23 : ################# RUNNING MIG BATCH ###################
MIG: 19:38:23 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 19:38:23 : synp_flow:  -- synthesis_mode: Other
MIG: 19:38:23 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 19:38:23 : vivado_mode: xpg_bd
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 1
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 : isPortInterface: 0
MIG: 19:38:23 :  locked false  
MIG: 19:38:23 : HDL Language: Verilog
MIG: 19:38:23 : compInfo: false
MIG: 19:38:23 : Vivado Options xc7s50 csga324 -1
MIG: 19:38:23 : 1: xc7s50 2: csga324 3: -1
MIG: 19:38:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:38:23 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:38:23 : I am in catch area
MIG: 19:38:23 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 19:38:32 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 19:38:32 : Component_Name: img_blurring_mig_7series_0_0
MIG: 19:38:32 : Moving img_blurring_mig_7series_0_0 ...
MIG: 19:38:32 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 19:38:32 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 19:38:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:38:33 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 19:38:33 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 19:38:33 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 19:38:33 : ################# RUNNING MIG BATCH ###################
MIG: 19:38:33 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 19:38:33 : synp_flow:  -- synthesis_mode: Other
MIG: 19:38:33 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 19:38:33 : vivado_mode: xpg_bd
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 1
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 : isPortInterface: 0
MIG: 19:38:33 :  locked false  
MIG: 19:38:33 : HDL Language: Verilog
MIG: 19:38:33 : compInfo: false
MIG: 19:38:33 : Vivado Options xc7s50 csga324 -1
MIG: 19:38:33 : 1: xc7s50 2: csga324 3: -1
MIG: 19:38:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:38:33 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:38:33 : I am in catch area
MIG: 19:38:33 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 19:38:42 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 19:38:42 : Component_Name: img_blurring_mig_7series_0_0
MIG: 19:38:42 : Moving img_blurring_mig_7series_0_0 ...
MIG: 19:38:42 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 19:38:42 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 19:38:43 : Running implementation.xit
MIG: 19:38:43 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 19:38:43 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 19:38:43 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 19:38:43 : ################# RUNNING MIG BATCH ###################
MIG: 19:38:43 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 19:38:43 : synp_flow:  -- synthesis_mode: Other
MIG: 19:38:43 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 19:38:43 : vivado_mode: xpg_bd
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 1
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 : isPortInterface: 0
MIG: 19:38:43 :  locked false  
MIG: 19:38:43 : HDL Language: Verilog
MIG: 19:38:43 : compInfo: false
MIG: 19:38:43 : Vivado Options xc7s50 csga324 -1
MIG: 19:38:43 : 1: xc7s50 2: csga324 3: -1
MIG: 19:38:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:38:43 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:38:43 : I am in catch area
MIG: 19:38:43 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 19:38:52 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 19:38:52 : Component_Name: img_blurring_mig_7series_0_0
MIG: 19:38:52 : Moving img_blurring_mig_7series_0_0 ...
MIG: 19:38:52 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 19:38:52 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:12:17 : Running synthesis.xit
MIG: 20:12:17 : ################# RUNNING MIG BATCH ###################
MIG: 20:12:17 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:12:17 : synp_flow:  -- synthesis_mode: Other
MIG: 20:12:17 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:12:17 : vivado_mode: xpg_bd
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 1
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 : isPortInterface: 0
MIG: 20:12:17 :  locked false  
MIG: 20:12:17 : HDL Language: Verilog
MIG: 20:12:17 : compInfo: false
MIG: 20:12:17 : Vivado Options xc7s50 csga324 -1
MIG: 20:12:17 : 1: xc7s50 2: csga324 3: -1
MIG: 20:12:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:12:17 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:12:17 : I am in catch area
MIG: 20:12:17 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:12:25 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:12:25 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:12:25 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:12:26 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:12:26 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:12:26 : Running vlog_synth_rpr.xit
MIG: 20:12:26 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:12:26 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:12:26 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:12:26 : ################# RUNNING MIG BATCH ###################
MIG: 20:12:26 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:12:26 : synp_flow:  -- synthesis_mode: Other
MIG: 20:12:26 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:12:26 : vivado_mode: xpg_bd
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:26 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 1
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 : isPortInterface: 0
MIG: 20:12:27 :  locked false  
MIG: 20:12:27 : HDL Language: Verilog
MIG: 20:12:27 : compInfo: false
MIG: 20:12:27 : Vivado Options xc7s50 csga324 -1
MIG: 20:12:27 : 1: xc7s50 2: csga324 3: -1
MIG: 20:12:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:12:27 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:12:27 : I am in catch area
MIG: 20:12:27 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:12:35 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:12:35 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:12:35 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:12:35 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:12:35 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:12:36 : Running simulation.xit
MIG: 20:12:36 : ################# RUNNING MIG BATCH ###################
MIG: 20:12:36 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:12:36 : synp_flow:  -- synthesis_mode: Other
MIG: 20:12:36 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:12:36 : vivado_mode: xpg_bd
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 1
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 : isPortInterface: 0
MIG: 20:12:36 :  locked false  
MIG: 20:12:36 : HDL Language: Verilog
MIG: 20:12:36 : compInfo: false
MIG: 20:12:36 : Vivado Options xc7s50 csga324 -1
MIG: 20:12:36 : 1: xc7s50 2: csga324 3: -1
MIG: 20:12:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:12:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:12:36 : I am in catch area
MIG: 20:12:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:12:44 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:12:44 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:12:44 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:12:44 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:12:45 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:12:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:12:45 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:12:45 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:12:45 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:12:45 : ################# RUNNING MIG BATCH ###################
MIG: 20:12:45 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:12:45 : synp_flow:  -- synthesis_mode: Other
MIG: 20:12:45 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:12:45 : vivado_mode: xpg_bd
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:45 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 1
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 : isPortInterface: 0
MIG: 20:12:46 :  locked false  
MIG: 20:12:46 : HDL Language: Verilog
MIG: 20:12:46 : compInfo: false
MIG: 20:12:46 : Vivado Options xc7s50 csga324 -1
MIG: 20:12:46 : 1: xc7s50 2: csga324 3: -1
MIG: 20:12:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:12:46 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:12:46 : I am in catch area
MIG: 20:12:46 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:12:54 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:12:54 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:12:54 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:12:54 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:12:54 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:12:55 : Running implementation.xit
MIG: 20:12:55 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:12:55 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:12:55 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:12:55 : ################# RUNNING MIG BATCH ###################
MIG: 20:12:55 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:12:55 : synp_flow:  -- synthesis_mode: Other
MIG: 20:12:55 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:12:55 : vivado_mode: xpg_bd
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 1
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 : isPortInterface: 0
MIG: 20:12:55 :  locked false  
MIG: 20:12:55 : HDL Language: Verilog
MIG: 20:12:55 : compInfo: false
MIG: 20:12:55 : Vivado Options xc7s50 csga324 -1
MIG: 20:12:55 : 1: xc7s50 2: csga324 3: -1
MIG: 20:12:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:12:55 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:12:55 : I am in catch area
MIG: 20:12:55 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:13:04 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:13:04 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:13:04 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:13:04 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:13:04 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:41:07 : Running synthesis.xit
MIG: 00:41:07 : ################# RUNNING MIG BATCH ###################
MIG: 00:41:07 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:41:07 : synp_flow:  -- synthesis_mode: Other
MIG: 00:41:07 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:41:07 : vivado_mode: xpg_bd
MIG: 00:41:07 : isPortInterface: 0
MIG: 00:41:07 : isPortInterface: 0
MIG: 00:41:07 : isPortInterface: 0
MIG: 00:41:07 : isPortInterface: 0
MIG: 00:41:07 : isPortInterface: 0
MIG: 00:41:07 : isPortInterface: 0
MIG: 00:41:07 : isPortInterface: 0
MIG: 00:41:07 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 1
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 : isPortInterface: 0
MIG: 00:41:08 :  locked false  
MIG: 00:41:08 : HDL Language: Verilog
MIG: 00:41:08 : compInfo: false
MIG: 00:41:08 : Vivado Options xc7s50 csga324 -1
MIG: 00:41:08 : 1: xc7s50 2: csga324 3: -1
MIG: 00:41:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:41:08 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:41:08 : I am in catch area
MIG: 00:41:08 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:41:20 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:41:20 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:41:20 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:41:20 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:41:20 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:41:20 : Running vlog_synth_rpr.xit
MIG: 00:41:21 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:41:21 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:41:21 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 00:41:21 : ################# RUNNING MIG BATCH ###################
MIG: 00:41:21 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:41:21 : synp_flow:  -- synthesis_mode: Other
MIG: 00:41:21 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:41:21 : vivado_mode: xpg_bd
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 1
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 : isPortInterface: 0
MIG: 00:41:21 :  locked false  
MIG: 00:41:21 : HDL Language: Verilog
MIG: 00:41:21 : compInfo: false
MIG: 00:41:21 : Vivado Options xc7s50 csga324 -1
MIG: 00:41:21 : 1: xc7s50 2: csga324 3: -1
MIG: 00:41:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:41:21 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:41:21 : I am in catch area
MIG: 00:41:21 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:41:29 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:41:29 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:41:29 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:41:29 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:41:29 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:41:30 : Running simulation.xit
MIG: 00:41:30 : ################# RUNNING MIG BATCH ###################
MIG: 00:41:30 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:41:30 : synp_flow:  -- synthesis_mode: Other
MIG: 00:41:30 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:41:30 : vivado_mode: xpg_bd
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 1
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 : isPortInterface: 0
MIG: 00:41:30 :  locked false  
MIG: 00:41:30 : HDL Language: Verilog
MIG: 00:41:30 : compInfo: false
MIG: 00:41:30 : Vivado Options xc7s50 csga324 -1
MIG: 00:41:30 : 1: xc7s50 2: csga324 3: -1
MIG: 00:41:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:41:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:41:30 : I am in catch area
MIG: 00:41:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:41:39 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:41:39 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:41:39 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:41:39 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:41:39 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:41:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:41:40 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:41:40 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:41:40 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 00:41:40 : ################# RUNNING MIG BATCH ###################
MIG: 00:41:40 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:41:40 : synp_flow:  -- synthesis_mode: Other
MIG: 00:41:40 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:41:40 : vivado_mode: xpg_bd
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 1
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 : isPortInterface: 0
MIG: 00:41:40 :  locked false  
MIG: 00:41:40 : HDL Language: Verilog
MIG: 00:41:40 : compInfo: false
MIG: 00:41:40 : Vivado Options xc7s50 csga324 -1
MIG: 00:41:40 : 1: xc7s50 2: csga324 3: -1
MIG: 00:41:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:41:40 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:41:40 : I am in catch area
MIG: 00:41:40 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:41:48 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:41:48 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:41:48 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:41:49 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:41:49 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 00:41:49 : Running implementation.xit
MIG: 00:41:49 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 00:41:49 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 00:41:49 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 00:41:49 : ################# RUNNING MIG BATCH ###################
MIG: 00:41:49 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 00:41:49 : synp_flow:  -- synthesis_mode: Other
MIG: 00:41:49 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 00:41:49 : vivado_mode: xpg_bd
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:49 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 1
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 : isPortInterface: 0
MIG: 00:41:50 :  locked false  
MIG: 00:41:50 : HDL Language: Verilog
MIG: 00:41:50 : compInfo: false
MIG: 00:41:50 : Vivado Options xc7s50 csga324 -1
MIG: 00:41:50 : 1: xc7s50 2: csga324 3: -1
MIG: 00:41:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:41:50 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:41:50 : I am in catch area
MIG: 00:41:50 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 00:41:58 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 00:41:58 : Component_Name: img_blurring_mig_7series_0_0
MIG: 00:41:58 : Moving img_blurring_mig_7series_0_0 ...
MIG: 00:41:58 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 00:41:58 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:25:57 : Running synthesis.xit
MIG: 01:25:57 : ################# RUNNING MIG BATCH ###################
MIG: 01:25:57 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:25:57 : synp_flow:  -- synthesis_mode: Other
MIG: 01:25:57 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:25:57 : vivado_mode: xpg_bd
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 1
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 : isPortInterface: 0
MIG: 01:25:57 :  locked false  
MIG: 01:25:57 : HDL Language: Verilog
MIG: 01:25:57 : compInfo: false
MIG: 01:25:57 : Vivado Options xc7s50 csga324 -1
MIG: 01:25:57 : 1: xc7s50 2: csga324 3: -1
MIG: 01:25:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:25:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:25:57 : I am in catch area
MIG: 01:25:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:26:06 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:26:06 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:26:06 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:26:06 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:26:06 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:26:06 : Running vlog_synth_rpr.xit
MIG: 01:26:06 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:26:06 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:26:07 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:26:07 : ################# RUNNING MIG BATCH ###################
MIG: 01:26:07 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:26:07 : synp_flow:  -- synthesis_mode: Other
MIG: 01:26:07 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:26:07 : vivado_mode: xpg_bd
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 1
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 : isPortInterface: 0
MIG: 01:26:07 :  locked false  
MIG: 01:26:07 : HDL Language: Verilog
MIG: 01:26:07 : compInfo: false
MIG: 01:26:07 : Vivado Options xc7s50 csga324 -1
MIG: 01:26:07 : 1: xc7s50 2: csga324 3: -1
MIG: 01:26:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:26:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:26:07 : I am in catch area
MIG: 01:26:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:26:15 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:26:15 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:26:15 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:26:15 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:26:15 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:26:16 : Running simulation.xit
MIG: 01:26:16 : ################# RUNNING MIG BATCH ###################
MIG: 01:26:16 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:26:16 : synp_flow:  -- synthesis_mode: Other
MIG: 01:26:16 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:26:16 : vivado_mode: xpg_bd
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 1
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 : isPortInterface: 0
MIG: 01:26:16 :  locked false  
MIG: 01:26:16 : HDL Language: Verilog
MIG: 01:26:16 : compInfo: false
MIG: 01:26:16 : Vivado Options xc7s50 csga324 -1
MIG: 01:26:16 : 1: xc7s50 2: csga324 3: -1
MIG: 01:26:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:26:16 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:26:16 : I am in catch area
MIG: 01:26:16 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:26:25 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:26:25 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:26:25 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:26:25 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:26:25 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:26:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:26:26 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:26:26 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:26:26 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:26:26 : ################# RUNNING MIG BATCH ###################
MIG: 01:26:26 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:26:26 : synp_flow:  -- synthesis_mode: Other
MIG: 01:26:26 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:26:26 : vivado_mode: xpg_bd
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 1
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 : isPortInterface: 0
MIG: 01:26:26 :  locked false  
MIG: 01:26:26 : HDL Language: Verilog
MIG: 01:26:26 : compInfo: false
MIG: 01:26:26 : Vivado Options xc7s50 csga324 -1
MIG: 01:26:26 : 1: xc7s50 2: csga324 3: -1
MIG: 01:26:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:26:26 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:26:26 : I am in catch area
MIG: 01:26:26 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:26:35 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:26:35 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:26:35 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:26:35 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:26:35 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 01:26:35 : Running implementation.xit
MIG: 01:26:36 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 01:26:36 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 01:26:36 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 01:26:36 : ################# RUNNING MIG BATCH ###################
MIG: 01:26:36 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 01:26:36 : synp_flow:  -- synthesis_mode: Other
MIG: 01:26:36 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 01:26:36 : vivado_mode: xpg_bd
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 1
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 : isPortInterface: 0
MIG: 01:26:36 :  locked false  
MIG: 01:26:36 : HDL Language: Verilog
MIG: 01:26:36 : compInfo: false
MIG: 01:26:36 : Vivado Options xc7s50 csga324 -1
MIG: 01:26:36 : 1: xc7s50 2: csga324 3: -1
MIG: 01:26:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:26:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:26:36 : I am in catch area
MIG: 01:26:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 01:26:45 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 01:26:45 : Component_Name: img_blurring_mig_7series_0_0
MIG: 01:26:45 : Moving img_blurring_mig_7series_0_0 ...
MIG: 01:26:45 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 01:26:45 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 02:15:14 : Running synthesis.xit
MIG: 02:15:14 : ################# RUNNING MIG BATCH ###################
MIG: 02:15:14 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 02:15:14 : synp_flow:  -- synthesis_mode: Other
MIG: 02:15:14 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 02:15:14 : vivado_mode: xpg_bd
MIG: 02:15:14 : isPortInterface: 0
MIG: 02:15:14 : isPortInterface: 0
MIG: 02:15:14 : isPortInterface: 0
MIG: 02:15:14 : isPortInterface: 0
MIG: 02:15:14 : isPortInterface: 0
MIG: 02:15:14 : isPortInterface: 0
MIG: 02:15:14 : isPortInterface: 0
MIG: 02:15:14 : isPortInterface: 0
MIG: 02:15:14 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 1
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 : isPortInterface: 0
MIG: 02:15:15 :  locked false  
MIG: 02:15:15 : HDL Language: Verilog
MIG: 02:15:15 : compInfo: false
MIG: 02:15:15 : Vivado Options xc7s50 csga324 -1
MIG: 02:15:15 : 1: xc7s50 2: csga324 3: -1
MIG: 02:15:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:15:15 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:15:15 : I am in catch area
MIG: 02:15:15 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 02:15:24 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 02:15:24 : Component_Name: img_blurring_mig_7series_0_0
MIG: 02:15:24 : Moving img_blurring_mig_7series_0_0 ...
MIG: 02:15:24 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 02:15:24 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 02:15:25 : Running vlog_synth_rpr.xit
MIG: 02:15:25 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 02:15:25 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 02:15:25 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 02:15:25 : ################# RUNNING MIG BATCH ###################
MIG: 02:15:25 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 02:15:25 : synp_flow:  -- synthesis_mode: Other
MIG: 02:15:25 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 02:15:25 : vivado_mode: xpg_bd
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 1
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 : isPortInterface: 0
MIG: 02:15:25 :  locked false  
MIG: 02:15:25 : HDL Language: Verilog
MIG: 02:15:25 : compInfo: false
MIG: 02:15:25 : Vivado Options xc7s50 csga324 -1
MIG: 02:15:25 : 1: xc7s50 2: csga324 3: -1
MIG: 02:15:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:15:25 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:15:25 : I am in catch area
MIG: 02:15:25 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 02:15:34 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 02:15:34 : Component_Name: img_blurring_mig_7series_0_0
MIG: 02:15:34 : Moving img_blurring_mig_7series_0_0 ...
MIG: 02:15:34 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 02:15:34 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 02:15:34 : Running simulation.xit
MIG: 02:15:35 : ################# RUNNING MIG BATCH ###################
MIG: 02:15:35 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 02:15:35 : synp_flow:  -- synthesis_mode: Other
MIG: 02:15:35 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 02:15:35 : vivado_mode: xpg_bd
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 1
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 : isPortInterface: 0
MIG: 02:15:35 :  locked false  
MIG: 02:15:35 : HDL Language: Verilog
MIG: 02:15:35 : compInfo: false
MIG: 02:15:35 : Vivado Options xc7s50 csga324 -1
MIG: 02:15:35 : 1: xc7s50 2: csga324 3: -1
MIG: 02:15:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:15:35 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:15:35 : I am in catch area
MIG: 02:15:35 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 02:15:43 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 02:15:43 : Component_Name: img_blurring_mig_7series_0_0
MIG: 02:15:43 : Moving img_blurring_mig_7series_0_0 ...
MIG: 02:15:44 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 02:15:44 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 02:15:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:15:44 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 02:15:44 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 02:15:44 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 02:15:44 : ################# RUNNING MIG BATCH ###################
MIG: 02:15:44 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 02:15:44 : synp_flow:  -- synthesis_mode: Other
MIG: 02:15:44 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 02:15:44 : vivado_mode: xpg_bd
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:44 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 1
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 : isPortInterface: 0
MIG: 02:15:45 :  locked false  
MIG: 02:15:45 : HDL Language: Verilog
MIG: 02:15:45 : compInfo: false
MIG: 02:15:45 : Vivado Options xc7s50 csga324 -1
MIG: 02:15:45 : 1: xc7s50 2: csga324 3: -1
MIG: 02:15:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:15:45 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:15:45 : I am in catch area
MIG: 02:15:45 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 02:15:54 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 02:15:54 : Component_Name: img_blurring_mig_7series_0_0
MIG: 02:15:54 : Moving img_blurring_mig_7series_0_0 ...
MIG: 02:15:54 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 02:15:54 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 02:15:54 : Running implementation.xit
MIG: 02:15:55 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 02:15:55 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 02:15:55 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 02:15:55 : ################# RUNNING MIG BATCH ###################
MIG: 02:15:55 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 02:15:55 : synp_flow:  -- synthesis_mode: Other
MIG: 02:15:55 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 02:15:55 : vivado_mode: xpg_bd
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 1
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 : isPortInterface: 0
MIG: 02:15:55 :  locked false  
MIG: 02:15:55 : HDL Language: Verilog
MIG: 02:15:55 : compInfo: false
MIG: 02:15:55 : Vivado Options xc7s50 csga324 -1
MIG: 02:15:55 : 1: xc7s50 2: csga324 3: -1
MIG: 02:15:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:15:55 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:15:55 : I am in catch area
MIG: 02:15:55 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 02:16:05 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 02:16:05 : Component_Name: img_blurring_mig_7series_0_0
MIG: 02:16:05 : Moving img_blurring_mig_7series_0_0 ...
MIG: 02:16:05 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 02:16:05 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 02:18:49 : Running synthesis.xit
MIG: 02:18:49 : ################# RUNNING MIG BATCH ###################
MIG: 02:18:49 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 02:18:49 : synp_flow:  -- synthesis_mode: Other
MIG: 02:18:49 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 02:18:49 : vivado_mode: xpg_bd
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 1
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 : isPortInterface: 0
MIG: 02:18:49 :  locked false  
MIG: 02:18:49 : HDL Language: Verilog
MIG: 02:18:49 : compInfo: false
MIG: 02:18:49 : Vivado Options xc7s50 csga324 -1
MIG: 02:18:49 : 1: xc7s50 2: csga324 3: -1
MIG: 02:18:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:18:49 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:18:49 : I am in catch area
MIG: 02:18:49 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 02:18:58 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 02:18:58 : Component_Name: img_blurring_mig_7series_0_0
MIG: 02:18:58 : Moving img_blurring_mig_7series_0_0 ...
MIG: 02:18:59 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 02:18:59 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 02:18:59 : Running vlog_synth_rpr.xit
MIG: 02:18:59 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 02:18:59 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 02:18:59 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 02:18:59 : ################# RUNNING MIG BATCH ###################
MIG: 02:18:59 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 02:18:59 : synp_flow:  -- synthesis_mode: Other
MIG: 02:18:59 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 02:18:59 : vivado_mode: xpg_bd
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:18:59 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 1
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 : isPortInterface: 0
MIG: 02:19:00 :  locked false  
MIG: 02:19:00 : HDL Language: Verilog
MIG: 02:19:00 : compInfo: false
MIG: 02:19:00 : Vivado Options xc7s50 csga324 -1
MIG: 02:19:00 : 1: xc7s50 2: csga324 3: -1
MIG: 02:19:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:19:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:19:00 : I am in catch area
MIG: 02:19:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 02:19:09 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 02:19:09 : Component_Name: img_blurring_mig_7series_0_0
MIG: 02:19:09 : Moving img_blurring_mig_7series_0_0 ...
MIG: 02:19:09 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 02:19:09 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 02:19:09 : Running simulation.xit
MIG: 02:19:10 : ################# RUNNING MIG BATCH ###################
MIG: 02:19:10 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 02:19:10 : synp_flow:  -- synthesis_mode: Other
MIG: 02:19:10 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 02:19:10 : vivado_mode: xpg_bd
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 1
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 : isPortInterface: 0
MIG: 02:19:10 :  locked false  
MIG: 02:19:10 : HDL Language: Verilog
MIG: 02:19:10 : compInfo: false
MIG: 02:19:10 : Vivado Options xc7s50 csga324 -1
MIG: 02:19:10 : 1: xc7s50 2: csga324 3: -1
MIG: 02:19:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:19:10 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:19:10 : I am in catch area
MIG: 02:19:10 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 02:19:19 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 02:19:19 : Component_Name: img_blurring_mig_7series_0_0
MIG: 02:19:19 : Moving img_blurring_mig_7series_0_0 ...
MIG: 02:19:19 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 02:19:19 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 02:19:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:19:20 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 02:19:20 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 02:19:20 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 02:19:20 : ################# RUNNING MIG BATCH ###################
MIG: 02:19:20 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 02:19:20 : synp_flow:  -- synthesis_mode: Other
MIG: 02:19:20 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 02:19:20 : vivado_mode: xpg_bd
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 1
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 : isPortInterface: 0
MIG: 02:19:20 :  locked false  
MIG: 02:19:20 : HDL Language: Verilog
MIG: 02:19:20 : compInfo: false
MIG: 02:19:20 : Vivado Options xc7s50 csga324 -1
MIG: 02:19:20 : 1: xc7s50 2: csga324 3: -1
MIG: 02:19:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:19:20 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:19:20 : I am in catch area
MIG: 02:19:20 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 02:19:29 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 02:19:29 : Component_Name: img_blurring_mig_7series_0_0
MIG: 02:19:29 : Moving img_blurring_mig_7series_0_0 ...
MIG: 02:19:29 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 02:19:29 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 02:19:29 : Running implementation.xit
MIG: 02:19:30 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 02:19:30 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 02:19:30 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 02:19:30 : ################# RUNNING MIG BATCH ###################
MIG: 02:19:30 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 02:19:30 : synp_flow:  -- synthesis_mode: Other
MIG: 02:19:30 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 02:19:30 : vivado_mode: xpg_bd
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 1
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 : isPortInterface: 0
MIG: 02:19:30 :  locked false  
MIG: 02:19:30 : HDL Language: Verilog
MIG: 02:19:30 : compInfo: false
MIG: 02:19:30 : Vivado Options xc7s50 csga324 -1
MIG: 02:19:30 : 1: xc7s50 2: csga324 3: -1
MIG: 02:19:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:19:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:19:30 : I am in catch area
MIG: 02:19:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 02:19:39 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 02:19:39 : Component_Name: img_blurring_mig_7series_0_0
MIG: 02:19:39 : Moving img_blurring_mig_7series_0_0 ...
MIG: 02:19:39 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 02:19:39 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:04 : Running synthesis.xit
MIG: 12:56:04 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:04 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 12:56:05 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:05 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 12:56:05 : vivado_mode: xpg_bd
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 1
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 : isPortInterface: 0
MIG: 12:56:05 :  locked false  
MIG: 12:56:05 : HDL Language: Verilog
MIG: 12:56:05 : compInfo: false
MIG: 12:56:05 : Vivado Options xc7s50 csga324 -1
MIG: 12:56:05 : 1: xc7s50 2: csga324 3: -1
MIG: 12:56:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:56:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:56:05 : I am in catch area
MIG: 12:56:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:18 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 12:56:18 : Component_Name: img_blurring_mig_7series_0_0
MIG: 12:56:18 : Moving img_blurring_mig_7series_0_0 ...
MIG: 12:56:18 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 12:56:18 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:19 : Running vlog_synth_rpr.xit
MIG: 12:56:19 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 12:56:19 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:56:19 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 12:56:19 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:19 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 12:56:19 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:19 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 12:56:19 : vivado_mode: xpg_bd
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 1
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 : isPortInterface: 0
MIG: 12:56:19 :  locked false  
MIG: 12:56:19 : HDL Language: Verilog
MIG: 12:56:19 : compInfo: false
MIG: 12:56:19 : Vivado Options xc7s50 csga324 -1
MIG: 12:56:19 : 1: xc7s50 2: csga324 3: -1
MIG: 12:56:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:56:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:56:19 : I am in catch area
MIG: 12:56:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:28 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 12:56:28 : Component_Name: img_blurring_mig_7series_0_0
MIG: 12:56:28 : Moving img_blurring_mig_7series_0_0 ...
MIG: 12:56:28 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 12:56:28 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:29 : Running simulation.xit
MIG: 12:56:29 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:29 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 12:56:29 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:29 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 12:56:29 : vivado_mode: xpg_bd
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 1
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 :  locked false  
MIG: 12:56:29 : HDL Language: Verilog
MIG: 12:56:29 : compInfo: false
MIG: 12:56:29 : Vivado Options xc7s50 csga324 -1
MIG: 12:56:29 : 1: xc7s50 2: csga324 3: -1
MIG: 12:56:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:56:29 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:56:29 : I am in catch area
MIG: 12:56:29 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:39 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 12:56:39 : Component_Name: img_blurring_mig_7series_0_0
MIG: 12:56:39 : Moving img_blurring_mig_7series_0_0 ...
MIG: 12:56:39 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 12:56:39 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:56:39 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 12:56:39 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:56:39 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 12:56:39 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:39 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 12:56:39 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:39 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 12:56:39 : vivado_mode: xpg_bd
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:39 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 1
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 : isPortInterface: 0
MIG: 12:56:40 :  locked false  
MIG: 12:56:40 : HDL Language: Verilog
MIG: 12:56:40 : compInfo: false
MIG: 12:56:40 : Vivado Options xc7s50 csga324 -1
MIG: 12:56:40 : 1: xc7s50 2: csga324 3: -1
MIG: 12:56:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:56:40 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:56:40 : I am in catch area
MIG: 12:56:40 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:49 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 12:56:49 : Component_Name: img_blurring_mig_7series_0_0
MIG: 12:56:49 : Moving img_blurring_mig_7series_0_0 ...
MIG: 12:56:49 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 12:56:49 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:49 : Running implementation.xit
MIG: 12:56:49 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 12:56:49 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:56:49 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 12:56:49 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:49 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 12:56:49 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:49 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 12:56:49 : vivado_mode: xpg_bd
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:49 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 1
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 : isPortInterface: 0
MIG: 12:56:50 :  locked false  
MIG: 12:56:50 : HDL Language: Verilog
MIG: 12:56:50 : compInfo: false
MIG: 12:56:50 : Vivado Options xc7s50 csga324 -1
MIG: 12:56:50 : 1: xc7s50 2: csga324 3: -1
MIG: 12:56:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:56:50 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:56:50 : I am in catch area
MIG: 12:56:50 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:59 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 12:56:59 : Component_Name: img_blurring_mig_7series_0_0
MIG: 12:56:59 : Moving img_blurring_mig_7series_0_0 ...
MIG: 12:56:59 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 12:56:59 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 14:06:54 : Running synthesis.xit
MIG: 14:06:54 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:54 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 14:06:54 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:54 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 14:06:54 : vivado_mode: xpg_bd
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 1
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 :  locked false  
MIG: 14:06:54 : HDL Language: Verilog
MIG: 14:06:54 : compInfo: false
MIG: 14:06:54 : Vivado Options xc7s50 csga324 -1
MIG: 14:06:54 : 1: xc7s50 2: csga324 3: -1
MIG: 14:06:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:06:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:06:54 : I am in catch area
MIG: 14:06:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 14:07:05 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 14:07:05 : Component_Name: img_blurring_mig_7series_0_0
MIG: 14:07:05 : Moving img_blurring_mig_7series_0_0 ...
MIG: 14:07:05 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 14:07:05 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 14:07:06 : Running vlog_synth_rpr.xit
MIG: 14:07:06 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 14:07:06 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 14:07:06 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 14:07:06 : ################# RUNNING MIG BATCH ###################
MIG: 14:07:06 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 14:07:06 : synp_flow:  -- synthesis_mode: Other
MIG: 14:07:06 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 14:07:06 : vivado_mode: xpg_bd
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 1
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 : isPortInterface: 0
MIG: 14:07:06 :  locked false  
MIG: 14:07:06 : HDL Language: Verilog
MIG: 14:07:06 : compInfo: false
MIG: 14:07:06 : Vivado Options xc7s50 csga324 -1
MIG: 14:07:06 : 1: xc7s50 2: csga324 3: -1
MIG: 14:07:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:07:06 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:07:06 : I am in catch area
MIG: 14:07:06 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 14:07:17 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 14:07:17 : Component_Name: img_blurring_mig_7series_0_0
MIG: 14:07:17 : Moving img_blurring_mig_7series_0_0 ...
MIG: 14:07:17 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 14:07:17 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 14:07:18 : Running simulation.xit
MIG: 14:07:18 : ################# RUNNING MIG BATCH ###################
MIG: 14:07:18 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 14:07:18 : synp_flow:  -- synthesis_mode: Other
MIG: 14:07:18 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 14:07:18 : vivado_mode: xpg_bd
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 1
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 : isPortInterface: 0
MIG: 14:07:18 :  locked false  
MIG: 14:07:18 : HDL Language: Verilog
MIG: 14:07:18 : compInfo: false
MIG: 14:07:18 : Vivado Options xc7s50 csga324 -1
MIG: 14:07:18 : 1: xc7s50 2: csga324 3: -1
MIG: 14:07:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:07:18 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:07:18 : I am in catch area
MIG: 14:07:18 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 14:07:29 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 14:07:29 : Component_Name: img_blurring_mig_7series_0_0
MIG: 14:07:29 : Moving img_blurring_mig_7series_0_0 ...
MIG: 14:07:29 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 14:07:29 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 14:07:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:07:30 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 14:07:30 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 14:07:30 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 14:07:30 : ################# RUNNING MIG BATCH ###################
MIG: 14:07:30 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 14:07:30 : synp_flow:  -- synthesis_mode: Other
MIG: 14:07:30 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 14:07:30 : vivado_mode: xpg_bd
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 1
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 : isPortInterface: 0
MIG: 14:07:30 :  locked false  
MIG: 14:07:30 : HDL Language: Verilog
MIG: 14:07:30 : compInfo: false
MIG: 14:07:30 : Vivado Options xc7s50 csga324 -1
MIG: 14:07:30 : 1: xc7s50 2: csga324 3: -1
MIG: 14:07:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:07:31 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:07:31 : I am in catch area
MIG: 14:07:31 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 14:07:42 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 14:07:42 : Component_Name: img_blurring_mig_7series_0_0
MIG: 14:07:42 : Moving img_blurring_mig_7series_0_0 ...
MIG: 14:07:42 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 14:07:42 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 14:07:42 : Running implementation.xit
MIG: 14:07:43 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 14:07:43 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 14:07:43 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 14:07:43 : ################# RUNNING MIG BATCH ###################
MIG: 14:07:43 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 14:07:43 : synp_flow:  -- synthesis_mode: Other
MIG: 14:07:43 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 14:07:43 : vivado_mode: xpg_bd
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 1
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 : isPortInterface: 0
MIG: 14:07:43 :  locked false  
MIG: 14:07:43 : HDL Language: Verilog
MIG: 14:07:43 : compInfo: false
MIG: 14:07:43 : Vivado Options xc7s50 csga324 -1
MIG: 14:07:43 : 1: xc7s50 2: csga324 3: -1
MIG: 14:07:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:07:43 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:07:43 : I am in catch area
MIG: 14:07:43 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 14:07:53 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 14:07:53 : Component_Name: img_blurring_mig_7series_0_0
MIG: 14:07:53 : Moving img_blurring_mig_7series_0_0 ...
MIG: 14:07:54 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 14:07:54 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 15:10:25 : Running synthesis.xit
MIG: 15:10:26 : ################# RUNNING MIG BATCH ###################
MIG: 15:10:26 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 15:10:26 : synp_flow:  -- synthesis_mode: Other
MIG: 15:10:26 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 15:10:26 : vivado_mode: xpg_bd
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 1
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 : isPortInterface: 0
MIG: 15:10:26 :  locked false  
MIG: 15:10:26 : HDL Language: Verilog
MIG: 15:10:26 : compInfo: false
MIG: 15:10:26 : Vivado Options xc7s50 csga324 -1
MIG: 15:10:26 : 1: xc7s50 2: csga324 3: -1
MIG: 15:10:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:10:26 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:10:26 : I am in catch area
MIG: 15:10:26 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 15:10:38 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 15:10:38 : Component_Name: img_blurring_mig_7series_0_0
MIG: 15:10:38 : Moving img_blurring_mig_7series_0_0 ...
MIG: 15:10:38 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 15:10:38 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 15:10:39 : Running vlog_synth_rpr.xit
MIG: 15:10:39 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 15:10:39 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 15:10:39 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 15:10:39 : ################# RUNNING MIG BATCH ###################
MIG: 15:10:39 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 15:10:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:10:39 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 15:10:39 : vivado_mode: xpg_bd
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:39 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 1
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 : isPortInterface: 0
MIG: 15:10:40 :  locked false  
MIG: 15:10:40 : HDL Language: Verilog
MIG: 15:10:40 : compInfo: false
MIG: 15:10:40 : Vivado Options xc7s50 csga324 -1
MIG: 15:10:40 : 1: xc7s50 2: csga324 3: -1
MIG: 15:10:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:10:40 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:10:40 : I am in catch area
MIG: 15:10:40 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 15:10:52 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 15:10:52 : Component_Name: img_blurring_mig_7series_0_0
MIG: 15:10:52 : Moving img_blurring_mig_7series_0_0 ...
MIG: 15:10:52 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 15:10:52 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 15:10:53 : Running simulation.xit
MIG: 15:10:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:10:53 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 15:10:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:10:53 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 15:10:53 : vivado_mode: xpg_bd
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:53 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 1
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 : isPortInterface: 0
MIG: 15:10:54 :  locked false  
MIG: 15:10:54 : HDL Language: Verilog
MIG: 15:10:54 : compInfo: false
MIG: 15:10:54 : Vivado Options xc7s50 csga324 -1
MIG: 15:10:54 : 1: xc7s50 2: csga324 3: -1
MIG: 15:10:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:10:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:10:54 : I am in catch area
MIG: 15:10:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 15:11:04 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 15:11:04 : Component_Name: img_blurring_mig_7series_0_0
MIG: 15:11:04 : Moving img_blurring_mig_7series_0_0 ...
MIG: 15:11:04 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 15:11:04 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 15:11:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:11:05 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 15:11:05 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 15:11:05 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 15:11:05 : ################# RUNNING MIG BATCH ###################
MIG: 15:11:05 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 15:11:05 : synp_flow:  -- synthesis_mode: Other
MIG: 15:11:05 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 15:11:05 : vivado_mode: xpg_bd
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 1
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 : isPortInterface: 0
MIG: 15:11:05 :  locked false  
MIG: 15:11:05 : HDL Language: Verilog
MIG: 15:11:05 : compInfo: false
MIG: 15:11:05 : Vivado Options xc7s50 csga324 -1
MIG: 15:11:05 : 1: xc7s50 2: csga324 3: -1
MIG: 15:11:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:11:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:11:05 : I am in catch area
MIG: 15:11:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 15:11:17 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 15:11:17 : Component_Name: img_blurring_mig_7series_0_0
MIG: 15:11:17 : Moving img_blurring_mig_7series_0_0 ...
MIG: 15:11:17 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 15:11:17 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 15:11:17 : Running implementation.xit
MIG: 15:11:18 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 15:11:18 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 15:11:18 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 15:11:18 : ################# RUNNING MIG BATCH ###################
MIG: 15:11:18 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 15:11:18 : synp_flow:  -- synthesis_mode: Other
MIG: 15:11:18 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 15:11:18 : vivado_mode: xpg_bd
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 1
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 : isPortInterface: 0
MIG: 15:11:18 :  locked false  
MIG: 15:11:18 : HDL Language: Verilog
MIG: 15:11:18 : compInfo: false
MIG: 15:11:18 : Vivado Options xc7s50 csga324 -1
MIG: 15:11:18 : 1: xc7s50 2: csga324 3: -1
MIG: 15:11:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:11:18 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:11:18 : I am in catch area
MIG: 15:11:18 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 15:11:29 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 15:11:29 : Component_Name: img_blurring_mig_7series_0_0
MIG: 15:11:29 : Moving img_blurring_mig_7series_0_0 ...
MIG: 15:11:29 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 15:11:29 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:42:56 : Running synthesis.xit
MIG: 16:42:56 : ################# RUNNING MIG BATCH ###################
MIG: 16:42:56 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:42:56 : synp_flow:  -- synthesis_mode: Other
MIG: 16:42:56 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:42:56 : vivado_mode: xpg_bd
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:56 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 1
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 : isPortInterface: 0
MIG: 16:42:57 :  locked false  
MIG: 16:42:57 : HDL Language: Verilog
MIG: 16:42:57 : compInfo: false
MIG: 16:42:57 : Vivado Options xc7s50 csga324 -1
MIG: 16:42:57 : 1: xc7s50 2: csga324 3: -1
MIG: 16:42:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:42:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:42:57 : I am in catch area
MIG: 16:42:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:07 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 16:43:07 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:43:07 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:43:07 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:43:07 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:07 : Running vlog_synth_rpr.xit
MIG: 16:43:08 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 16:43:08 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 16:43:08 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 16:43:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:08 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:43:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:08 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:43:08 : vivado_mode: xpg_bd
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 1
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 : isPortInterface: 0
MIG: 16:43:08 :  locked false  
MIG: 16:43:08 : HDL Language: Verilog
MIG: 16:43:08 : compInfo: false
MIG: 16:43:08 : Vivado Options xc7s50 csga324 -1
MIG: 16:43:08 : 1: xc7s50 2: csga324 3: -1
MIG: 16:43:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:43:08 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:43:08 : I am in catch area
MIG: 16:43:08 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:18 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 16:43:18 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:43:18 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:43:18 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:43:18 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:18 : Running simulation.xit
MIG: 16:43:18 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:18 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:43:18 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:18 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:43:18 : vivado_mode: xpg_bd
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:18 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 1
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 : isPortInterface: 0
MIG: 16:43:19 :  locked false  
MIG: 16:43:19 : HDL Language: Verilog
MIG: 16:43:19 : compInfo: false
MIG: 16:43:19 : Vivado Options xc7s50 csga324 -1
MIG: 16:43:19 : 1: xc7s50 2: csga324 3: -1
MIG: 16:43:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:43:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:43:19 : I am in catch area
MIG: 16:43:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:28 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 16:43:28 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:43:28 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:43:29 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:43:29 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:43:29 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 16:43:29 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 16:43:29 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 16:43:29 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:29 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:43:29 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:29 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:43:29 : vivado_mode: xpg_bd
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:29 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 1
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 : isPortInterface: 0
MIG: 16:43:30 :  locked false  
MIG: 16:43:30 : HDL Language: Verilog
MIG: 16:43:30 : compInfo: false
MIG: 16:43:30 : Vivado Options xc7s50 csga324 -1
MIG: 16:43:30 : 1: xc7s50 2: csga324 3: -1
MIG: 16:43:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:43:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:43:30 : I am in catch area
MIG: 16:43:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:39 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 16:43:39 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:43:39 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:43:39 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:43:39 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:39 : Running implementation.xit
MIG: 16:43:40 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 16:43:40 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 16:43:40 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 16:43:40 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:40 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:43:40 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:40 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:43:40 : vivado_mode: xpg_bd
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 1
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 : isPortInterface: 0
MIG: 16:43:40 :  locked false  
MIG: 16:43:40 : HDL Language: Verilog
MIG: 16:43:40 : compInfo: false
MIG: 16:43:40 : Vivado Options xc7s50 csga324 -1
MIG: 16:43:40 : 1: xc7s50 2: csga324 3: -1
MIG: 16:43:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:43:40 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:43:40 : I am in catch area
MIG: 16:43:40 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:50 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 16:43:50 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:43:50 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:43:50 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:43:50 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:52:34 : Running synthesis.xit
MIG: 16:52:34 : ################# RUNNING MIG BATCH ###################
MIG: 16:52:34 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:52:34 : synp_flow:  -- synthesis_mode: Other
MIG: 16:52:34 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:52:34 : vivado_mode: xpg_bd
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 1
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 : isPortInterface: 0
MIG: 16:52:34 :  locked false  
MIG: 16:52:34 : HDL Language: Verilog
MIG: 16:52:34 : compInfo: false
MIG: 16:52:34 : Vivado Options xc7s50 csga324 -1
MIG: 16:52:34 : 1: xc7s50 2: csga324 3: -1
MIG: 16:52:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:52:34 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:52:34 : I am in catch area
MIG: 16:52:35 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:52:44 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 16:52:44 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:52:44 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:52:44 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:52:44 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:52:45 : Running vlog_synth_rpr.xit
MIG: 16:52:45 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 16:52:45 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 16:52:45 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 16:52:45 : ################# RUNNING MIG BATCH ###################
MIG: 16:52:45 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:52:45 : synp_flow:  -- synthesis_mode: Other
MIG: 16:52:45 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:52:45 : vivado_mode: xpg_bd
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:45 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 1
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 : isPortInterface: 0
MIG: 16:52:46 :  locked false  
MIG: 16:52:46 : HDL Language: Verilog
MIG: 16:52:46 : compInfo: false
MIG: 16:52:46 : Vivado Options xc7s50 csga324 -1
MIG: 16:52:46 : 1: xc7s50 2: csga324 3: -1
MIG: 16:52:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:52:46 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:52:46 : I am in catch area
MIG: 16:52:46 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:52:55 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 16:52:55 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:52:55 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:52:55 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:52:55 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:52:56 : Running simulation.xit
MIG: 16:52:56 : ################# RUNNING MIG BATCH ###################
MIG: 16:52:56 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:52:56 : synp_flow:  -- synthesis_mode: Other
MIG: 16:52:56 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:52:56 : vivado_mode: xpg_bd
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 1
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 : isPortInterface: 0
MIG: 16:52:56 :  locked false  
MIG: 16:52:56 : HDL Language: Verilog
MIG: 16:52:56 : compInfo: false
MIG: 16:52:56 : Vivado Options xc7s50 csga324 -1
MIG: 16:52:56 : 1: xc7s50 2: csga324 3: -1
MIG: 16:52:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:52:56 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:52:56 : I am in catch area
MIG: 16:52:56 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:53:06 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 16:53:06 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:53:06 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:53:06 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:53:06 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:53:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:53:06 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 16:53:06 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 16:53:06 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 16:53:06 : ################# RUNNING MIG BATCH ###################
MIG: 16:53:06 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:53:06 : synp_flow:  -- synthesis_mode: Other
MIG: 16:53:06 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:53:06 : vivado_mode: xpg_bd
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:06 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 1
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 : isPortInterface: 0
MIG: 16:53:07 :  locked false  
MIG: 16:53:07 : HDL Language: Verilog
MIG: 16:53:07 : compInfo: false
MIG: 16:53:07 : Vivado Options xc7s50 csga324 -1
MIG: 16:53:07 : 1: xc7s50 2: csga324 3: -1
MIG: 16:53:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:53:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:53:07 : I am in catch area
MIG: 16:53:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:53:16 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 16:53:16 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:53:16 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:53:16 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:53:16 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 16:53:17 : Running implementation.xit
MIG: 16:53:17 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 16:53:17 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 16:53:17 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 16:53:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:53:17 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 16:53:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:53:17 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 16:53:17 : vivado_mode: xpg_bd
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 1
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 : isPortInterface: 0
MIG: 16:53:17 :  locked false  
MIG: 16:53:17 : HDL Language: Verilog
MIG: 16:53:17 : compInfo: false
MIG: 16:53:17 : Vivado Options xc7s50 csga324 -1
MIG: 16:53:17 : 1: xc7s50 2: csga324 3: -1
MIG: 16:53:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:53:17 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:53:17 : I am in catch area
MIG: 16:53:17 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 16:53:27 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 16:53:27 : Component_Name: img_blurring_mig_7series_0_0
MIG: 16:53:27 : Moving img_blurring_mig_7series_0_0 ...
MIG: 16:53:27 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 16:53:27 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 23:25:19 : Running synthesis.xit
MIG: 23:25:19 : ################# RUNNING MIG BATCH ###################
MIG: 23:25:20 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 23:25:20 : synp_flow:  -- synthesis_mode: Other
MIG: 23:25:20 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 23:25:20 : vivado_mode: xpg_bd
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 1
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 : isPortInterface: 0
MIG: 23:25:20 :  locked false  
MIG: 23:25:20 : HDL Language: Verilog
MIG: 23:25:20 : compInfo: false
MIG: 23:25:20 : Vivado Options xc7s50 csga324 -1
MIG: 23:25:20 : 1: xc7s50 2: csga324 3: -1
MIG: 23:25:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:25:20 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:25:20 : I am in catch area
MIG: 23:25:20 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 23:25:36 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 23:25:36 : Component_Name: img_blurring_mig_7series_0_0
MIG: 23:25:36 : Moving img_blurring_mig_7series_0_0 ...
MIG: 23:25:36 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 23:25:36 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 23:25:37 : Running vlog_synth_rpr.xit
MIG: 23:25:38 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 23:25:38 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 23:25:38 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 23:25:38 : ################# RUNNING MIG BATCH ###################
MIG: 23:25:38 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 23:25:38 : synp_flow:  -- synthesis_mode: Other
MIG: 23:25:38 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 23:25:38 : vivado_mode: xpg_bd
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 1
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 : isPortInterface: 0
MIG: 23:25:38 :  locked false  
MIG: 23:25:38 : HDL Language: Verilog
MIG: 23:25:38 : compInfo: false
MIG: 23:25:38 : Vivado Options xc7s50 csga324 -1
MIG: 23:25:38 : 1: xc7s50 2: csga324 3: -1
MIG: 23:25:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:25:38 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:25:38 : I am in catch area
MIG: 23:25:38 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 23:25:49 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 23:25:49 : Component_Name: img_blurring_mig_7series_0_0
MIG: 23:25:49 : Moving img_blurring_mig_7series_0_0 ...
MIG: 23:25:49 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 23:25:49 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 23:25:49 : Running simulation.xit
MIG: 23:25:49 : ################# RUNNING MIG BATCH ###################
MIG: 23:25:49 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 23:25:49 : synp_flow:  -- synthesis_mode: Other
MIG: 23:25:49 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 23:25:49 : vivado_mode: xpg_bd
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:49 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 1
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 : isPortInterface: 0
MIG: 23:25:50 :  locked false  
MIG: 23:25:50 : HDL Language: Verilog
MIG: 23:25:50 : compInfo: false
MIG: 23:25:50 : Vivado Options xc7s50 csga324 -1
MIG: 23:25:50 : 1: xc7s50 2: csga324 3: -1
MIG: 23:25:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:25:50 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:25:50 : I am in catch area
MIG: 23:25:50 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 23:26:02 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 23:26:02 : Component_Name: img_blurring_mig_7series_0_0
MIG: 23:26:02 : Moving img_blurring_mig_7series_0_0 ...
MIG: 23:26:02 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 23:26:02 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 23:26:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:26:04 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 23:26:04 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 23:26:04 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 23:26:04 : ################# RUNNING MIG BATCH ###################
MIG: 23:26:04 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 23:26:04 : synp_flow:  -- synthesis_mode: Other
MIG: 23:26:04 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 23:26:04 : vivado_mode: xpg_bd
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 1
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 : isPortInterface: 0
MIG: 23:26:04 :  locked false  
MIG: 23:26:04 : HDL Language: Verilog
MIG: 23:26:04 : compInfo: false
MIG: 23:26:04 : Vivado Options xc7s50 csga324 -1
MIG: 23:26:04 : 1: xc7s50 2: csga324 3: -1
MIG: 23:26:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:26:04 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:26:04 : I am in catch area
MIG: 23:26:04 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 23:26:16 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 23:26:16 : Component_Name: img_blurring_mig_7series_0_0
MIG: 23:26:16 : Moving img_blurring_mig_7series_0_0 ...
MIG: 23:26:16 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 23:26:16 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 23:26:16 : Running implementation.xit
MIG: 23:26:17 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 23:26:17 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 23:26:17 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 23:26:17 : ################# RUNNING MIG BATCH ###################
MIG: 23:26:17 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 23:26:17 : synp_flow:  -- synthesis_mode: Other
MIG: 23:26:17 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 23:26:17 : vivado_mode: xpg_bd
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 1
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 :  locked false  
MIG: 23:26:17 : HDL Language: Verilog
MIG: 23:26:17 : compInfo: false
MIG: 23:26:17 : Vivado Options xc7s50 csga324 -1
MIG: 23:26:17 : 1: xc7s50 2: csga324 3: -1
MIG: 23:26:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:26:17 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:26:17 : I am in catch area
MIG: 23:26:17 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 23:26:29 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 23:26:29 : Component_Name: img_blurring_mig_7series_0_0
MIG: 23:26:29 : Moving img_blurring_mig_7series_0_0 ...
MIG: 23:26:29 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 23:26:29 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:05 : Running synthesis.xit
MIG: 18:14:05 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:05 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 18:14:05 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:05 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 18:14:05 : vivado_mode: xpg_bd
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 1
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 :  locked false  
MIG: 18:14:05 : HDL Language: Verilog
MIG: 18:14:05 : compInfo: false
MIG: 18:14:05 : Vivado Options xc7s50 csga324 -1
MIG: 18:14:05 : 1: xc7s50 2: csga324 3: -1
MIG: 18:14:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:14:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:14:05 : I am in catch area
MIG: 18:14:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:20 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 18:14:20 : Component_Name: img_blurring_mig_7series_0_0
MIG: 18:14:20 : Moving img_blurring_mig_7series_0_0 ...
MIG: 18:14:20 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 18:14:20 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:21 : Running vlog_synth_rpr.xit
MIG: 18:14:21 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 18:14:21 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:14:21 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 18:14:21 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:21 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 18:14:21 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:21 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 18:14:21 : vivado_mode: xpg_bd
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 1
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 : isPortInterface: 0
MIG: 18:14:21 :  locked false  
MIG: 18:14:21 : HDL Language: Verilog
MIG: 18:14:21 : compInfo: false
MIG: 18:14:21 : Vivado Options xc7s50 csga324 -1
MIG: 18:14:21 : 1: xc7s50 2: csga324 3: -1
MIG: 18:14:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:14:21 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:14:21 : I am in catch area
MIG: 18:14:21 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:30 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 18:14:30 : Component_Name: img_blurring_mig_7series_0_0
MIG: 18:14:30 : Moving img_blurring_mig_7series_0_0 ...
MIG: 18:14:30 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 18:14:30 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:30 : Running simulation.xit
MIG: 18:14:31 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:31 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 18:14:31 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:31 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 18:14:31 : vivado_mode: xpg_bd
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 1
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 : isPortInterface: 0
MIG: 18:14:31 :  locked false  
MIG: 18:14:31 : HDL Language: Verilog
MIG: 18:14:31 : compInfo: false
MIG: 18:14:31 : Vivado Options xc7s50 csga324 -1
MIG: 18:14:31 : 1: xc7s50 2: csga324 3: -1
MIG: 18:14:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:14:31 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:14:31 : I am in catch area
MIG: 18:14:31 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:43 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 18:14:43 : Component_Name: img_blurring_mig_7series_0_0
MIG: 18:14:43 : Moving img_blurring_mig_7series_0_0 ...
MIG: 18:14:44 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 18:14:44 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:14:45 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 18:14:45 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:14:45 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 18:14:45 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:45 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 18:14:45 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:45 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 18:14:45 : vivado_mode: xpg_bd
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 1
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 : isPortInterface: 0
MIG: 18:14:45 :  locked false  
MIG: 18:14:45 : HDL Language: Verilog
MIG: 18:14:45 : compInfo: false
MIG: 18:14:45 : Vivado Options xc7s50 csga324 -1
MIG: 18:14:45 : 1: xc7s50 2: csga324 3: -1
MIG: 18:14:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:14:45 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:14:45 : I am in catch area
MIG: 18:14:45 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:56 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 18:14:56 : Component_Name: img_blurring_mig_7series_0_0
MIG: 18:14:56 : Moving img_blurring_mig_7series_0_0 ...
MIG: 18:14:56 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 18:14:56 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:56 : Running implementation.xit
MIG: 18:14:57 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 18:14:57 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:14:57 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 18:14:57 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:57 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 18:14:57 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:57 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 18:14:57 : vivado_mode: xpg_bd
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 1
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 : isPortInterface: 0
MIG: 18:14:57 :  locked false  
MIG: 18:14:57 : HDL Language: Verilog
MIG: 18:14:57 : compInfo: false
MIG: 18:14:57 : Vivado Options xc7s50 csga324 -1
MIG: 18:14:57 : 1: xc7s50 2: csga324 3: -1
MIG: 18:14:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:14:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:14:57 : I am in catch area
MIG: 18:14:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 18:15:07 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 18:15:07 : Component_Name: img_blurring_mig_7series_0_0
MIG: 18:15:07 : Moving img_blurring_mig_7series_0_0 ...
MIG: 18:15:07 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 18:15:07 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 19:33:33 : Running synthesis.xit
MIG: 19:33:33 : ################# RUNNING MIG BATCH ###################
MIG: 19:33:33 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 19:33:33 : synp_flow:  -- synthesis_mode: Other
MIG: 19:33:33 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 19:33:33 : vivado_mode: xpg_bd
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 1
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 : isPortInterface: 0
MIG: 19:33:33 :  locked false  
MIG: 19:33:33 : HDL Language: Verilog
MIG: 19:33:33 : compInfo: false
MIG: 19:33:33 : Vivado Options xc7s50 csga324 -1
MIG: 19:33:33 : 1: xc7s50 2: csga324 3: -1
MIG: 19:33:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:33:33 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:33:33 : I am in catch area
MIG: 19:33:33 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 19:33:43 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 19:33:43 : Component_Name: img_blurring_mig_7series_0_0
MIG: 19:33:43 : Moving img_blurring_mig_7series_0_0 ...
MIG: 19:33:43 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 19:33:43 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 19:33:43 : Running vlog_synth_rpr.xit
MIG: 19:33:43 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 19:33:43 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 19:33:43 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 19:33:43 : ################# RUNNING MIG BATCH ###################
MIG: 19:33:43 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 19:33:43 : synp_flow:  -- synthesis_mode: Other
MIG: 19:33:43 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 19:33:43 : vivado_mode: xpg_bd
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:43 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 1
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 : isPortInterface: 0
MIG: 19:33:44 :  locked false  
MIG: 19:33:44 : HDL Language: Verilog
MIG: 19:33:44 : compInfo: false
MIG: 19:33:44 : Vivado Options xc7s50 csga324 -1
MIG: 19:33:44 : 1: xc7s50 2: csga324 3: -1
MIG: 19:33:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:33:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:33:44 : I am in catch area
MIG: 19:33:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 19:33:53 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 19:33:53 : Component_Name: img_blurring_mig_7series_0_0
MIG: 19:33:53 : Moving img_blurring_mig_7series_0_0 ...
MIG: 19:33:53 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 19:33:53 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 19:33:53 : Running simulation.xit
MIG: 19:33:53 : ################# RUNNING MIG BATCH ###################
MIG: 19:33:53 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 19:33:53 : synp_flow:  -- synthesis_mode: Other
MIG: 19:33:53 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 19:33:53 : vivado_mode: xpg_bd
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:53 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 1
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 :  locked false  
MIG: 19:33:54 : HDL Language: Verilog
MIG: 19:33:54 : compInfo: false
MIG: 19:33:54 : Vivado Options xc7s50 csga324 -1
MIG: 19:33:54 : 1: xc7s50 2: csga324 3: -1
MIG: 19:33:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:33:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:33:54 : I am in catch area
MIG: 19:33:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:04 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 19:34:04 : Component_Name: img_blurring_mig_7series_0_0
MIG: 19:34:04 : Moving img_blurring_mig_7series_0_0 ...
MIG: 19:34:04 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 19:34:04 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:34:05 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 19:34:05 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 19:34:05 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 19:34:05 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:05 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 19:34:05 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:05 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 19:34:05 : vivado_mode: xpg_bd
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 1
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 :  locked false  
MIG: 19:34:05 : HDL Language: Verilog
MIG: 19:34:05 : compInfo: false
MIG: 19:34:05 : Vivado Options xc7s50 csga324 -1
MIG: 19:34:05 : 1: xc7s50 2: csga324 3: -1
MIG: 19:34:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:34:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:34:05 : I am in catch area
MIG: 19:34:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:17 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 19:34:17 : Component_Name: img_blurring_mig_7series_0_0
MIG: 19:34:17 : Moving img_blurring_mig_7series_0_0 ...
MIG: 19:34:18 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 19:34:18 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:18 : Running implementation.xit
MIG: 19:34:19 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 19:34:19 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 19:34:19 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 19:34:19 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:19 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 19:34:19 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:19 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 19:34:19 : vivado_mode: xpg_bd
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 1
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 : isPortInterface: 0
MIG: 19:34:19 :  locked false  
MIG: 19:34:19 : HDL Language: Verilog
MIG: 19:34:19 : compInfo: false
MIG: 19:34:19 : Vivado Options xc7s50 csga324 -1
MIG: 19:34:19 : 1: xc7s50 2: csga324 3: -1
MIG: 19:34:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:34:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:34:19 : I am in catch area
MIG: 19:34:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:28 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 19:34:28 : Component_Name: img_blurring_mig_7series_0_0
MIG: 19:34:28 : Moving img_blurring_mig_7series_0_0 ...
MIG: 19:34:29 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 19:34:29 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:37:59 : Running synthesis.xit
MIG: 20:37:59 : ################# RUNNING MIG BATCH ###################
MIG: 20:37:59 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:37:59 : synp_flow:  -- synthesis_mode: Other
MIG: 20:37:59 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:37:59 : vivado_mode: xpg_bd
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 1
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 :  locked false  
MIG: 20:38:00 : HDL Language: Verilog
MIG: 20:38:00 : compInfo: false
MIG: 20:38:00 : Vivado Options xc7s50 csga324 -1
MIG: 20:38:00 : 1: xc7s50 2: csga324 3: -1
MIG: 20:38:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:38:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:38:00 : I am in catch area
MIG: 20:38:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:08 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:38:08 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:38:08 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:38:08 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:38:08 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:09 : Running vlog_synth_rpr.xit
MIG: 20:38:09 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:38:09 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:38:09 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:38:09 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:09 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:38:09 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:09 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:38:09 : vivado_mode: xpg_bd
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:09 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 1
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 : isPortInterface: 0
MIG: 20:38:10 :  locked false  
MIG: 20:38:10 : HDL Language: Verilog
MIG: 20:38:10 : compInfo: false
MIG: 20:38:10 : Vivado Options xc7s50 csga324 -1
MIG: 20:38:10 : 1: xc7s50 2: csga324 3: -1
MIG: 20:38:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:38:10 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:38:10 : I am in catch area
MIG: 20:38:10 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:18 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:38:18 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:38:18 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:38:18 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:38:18 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:18 : Running simulation.xit
MIG: 20:38:18 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:18 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:38:18 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:18 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:38:18 : vivado_mode: xpg_bd
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:18 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 1
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 : isPortInterface: 0
MIG: 20:38:19 :  locked false  
MIG: 20:38:19 : HDL Language: Verilog
MIG: 20:38:19 : compInfo: false
MIG: 20:38:19 : Vivado Options xc7s50 csga324 -1
MIG: 20:38:19 : 1: xc7s50 2: csga324 3: -1
MIG: 20:38:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:38:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:38:19 : I am in catch area
MIG: 20:38:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:27 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:38:27 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:38:27 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:38:27 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:38:27 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:38:28 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:38:28 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:38:28 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:38:28 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:28 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:38:28 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:28 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:38:28 : vivado_mode: xpg_bd
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 1
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 : isPortInterface: 0
MIG: 20:38:28 :  locked false  
MIG: 20:38:28 : HDL Language: Verilog
MIG: 20:38:28 : compInfo: false
MIG: 20:38:28 : Vivado Options xc7s50 csga324 -1
MIG: 20:38:28 : 1: xc7s50 2: csga324 3: -1
MIG: 20:38:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:38:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:38:28 : I am in catch area
MIG: 20:38:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:37 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:38:37 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:38:37 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:38:37 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:38:37 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:37 : Running implementation.xit
MIG: 20:38:37 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 20:38:37 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:38:37 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 20:38:37 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:37 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 20:38:37 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:37 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 20:38:37 : vivado_mode: xpg_bd
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:37 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 1
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 : isPortInterface: 0
MIG: 20:38:38 :  locked false  
MIG: 20:38:38 : HDL Language: Verilog
MIG: 20:38:38 : compInfo: false
MIG: 20:38:38 : Vivado Options xc7s50 csga324 -1
MIG: 20:38:38 : 1: xc7s50 2: csga324 3: -1
MIG: 20:38:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:38:38 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:38:38 : I am in catch area
MIG: 20:38:38 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:46 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 20:38:46 : Component_Name: img_blurring_mig_7series_0_0
MIG: 20:38:46 : Moving img_blurring_mig_7series_0_0 ...
MIG: 20:38:46 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 20:38:46 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:20:42 : Running synthesis.xit
MIG: 21:20:42 : ################# RUNNING MIG BATCH ###################
MIG: 21:20:42 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:20:42 : synp_flow:  -- synthesis_mode: Other
MIG: 21:20:42 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:20:42 : vivado_mode: xpg_bd
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 1
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:42 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 : isPortInterface: 0
MIG: 21:20:43 :  locked false  
MIG: 21:20:43 : HDL Language: Verilog
MIG: 21:20:43 : compInfo: false
MIG: 21:20:43 : Vivado Options xc7s50 csga324 -1
MIG: 21:20:43 : 1: xc7s50 2: csga324 3: -1
MIG: 21:20:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:20:43 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:20:43 : I am in catch area
MIG: 21:20:43 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:20:51 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:20:51 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:20:51 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:20:51 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:20:51 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:20:52 : Running vlog_synth_rpr.xit
MIG: 21:20:52 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 21:20:52 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 21:20:52 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 21:20:52 : ################# RUNNING MIG BATCH ###################
MIG: 21:20:52 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:20:52 : synp_flow:  -- synthesis_mode: Other
MIG: 21:20:52 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:20:52 : vivado_mode: xpg_bd
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 1
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 : isPortInterface: 0
MIG: 21:20:52 :  locked false  
MIG: 21:20:52 : HDL Language: Verilog
MIG: 21:20:52 : compInfo: false
MIG: 21:20:52 : Vivado Options xc7s50 csga324 -1
MIG: 21:20:52 : 1: xc7s50 2: csga324 3: -1
MIG: 21:20:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:20:52 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:20:52 : I am in catch area
MIG: 21:20:52 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:21:01 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:21:01 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:21:01 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:21:01 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:21:01 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:21:01 : Running simulation.xit
MIG: 21:21:01 : ################# RUNNING MIG BATCH ###################
MIG: 21:21:01 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:21:01 : synp_flow:  -- synthesis_mode: Other
MIG: 21:21:01 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:21:01 : vivado_mode: xpg_bd
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:01 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 1
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 : isPortInterface: 0
MIG: 21:21:02 :  locked false  
MIG: 21:21:02 : HDL Language: Verilog
MIG: 21:21:02 : compInfo: false
MIG: 21:21:02 : Vivado Options xc7s50 csga324 -1
MIG: 21:21:02 : 1: xc7s50 2: csga324 3: -1
MIG: 21:21:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:21:02 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:21:02 : I am in catch area
MIG: 21:21:02 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:21:10 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:21:10 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:21:10 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:21:10 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:21:10 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:21:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:21:10 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 21:21:10 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 21:21:10 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 21:21:10 : ################# RUNNING MIG BATCH ###################
MIG: 21:21:10 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:21:10 : synp_flow:  -- synthesis_mode: Other
MIG: 21:21:10 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:21:10 : vivado_mode: xpg_bd
MIG: 21:21:10 : isPortInterface: 0
MIG: 21:21:10 : isPortInterface: 0
MIG: 21:21:10 : isPortInterface: 0
MIG: 21:21:10 : isPortInterface: 0
MIG: 21:21:10 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 1
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 : isPortInterface: 0
MIG: 21:21:11 :  locked false  
MIG: 21:21:11 : HDL Language: Verilog
MIG: 21:21:11 : compInfo: false
MIG: 21:21:11 : Vivado Options xc7s50 csga324 -1
MIG: 21:21:11 : 1: xc7s50 2: csga324 3: -1
MIG: 21:21:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:21:11 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:21:11 : I am in catch area
MIG: 21:21:11 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:21:19 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:21:19 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:21:19 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:21:20 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:21:20 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:21:20 : Running implementation.xit
MIG: 21:21:20 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 21:21:20 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 21:21:20 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 21:21:20 : ################# RUNNING MIG BATCH ###################
MIG: 21:21:20 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:21:20 : synp_flow:  -- synthesis_mode: Other
MIG: 21:21:20 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:21:20 : vivado_mode: xpg_bd
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 1
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 : isPortInterface: 0
MIG: 21:21:20 :  locked false  
MIG: 21:21:20 : HDL Language: Verilog
MIG: 21:21:20 : compInfo: false
MIG: 21:21:20 : Vivado Options xc7s50 csga324 -1
MIG: 21:21:20 : 1: xc7s50 2: csga324 3: -1
MIG: 21:21:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:21:20 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:21:20 : I am in catch area
MIG: 21:21:20 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:21:29 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:21:29 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:21:29 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:21:29 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:21:29 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:38:04 : Running synthesis.xit
MIG: 21:38:04 : ################# RUNNING MIG BATCH ###################
MIG: 21:38:04 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:38:04 : synp_flow:  -- synthesis_mode: Other
MIG: 21:38:04 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:38:04 : vivado_mode: xpg_bd
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 1
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 : isPortInterface: 0
MIG: 21:38:04 :  locked false  
MIG: 21:38:04 : HDL Language: Verilog
MIG: 21:38:04 : compInfo: false
MIG: 21:38:04 : Vivado Options xc7s50 csga324 -1
MIG: 21:38:04 : 1: xc7s50 2: csga324 3: -1
MIG: 21:38:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:38:04 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:38:04 : I am in catch area
MIG: 21:38:04 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:38:14 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:38:14 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:38:14 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:38:14 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:38:14 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:38:14 : Running vlog_synth_rpr.xit
MIG: 21:38:15 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 21:38:15 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 21:38:15 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 21:38:15 : ################# RUNNING MIG BATCH ###################
MIG: 21:38:15 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:38:15 : synp_flow:  -- synthesis_mode: Other
MIG: 21:38:15 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:38:15 : vivado_mode: xpg_bd
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 1
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 : isPortInterface: 0
MIG: 21:38:15 :  locked false  
MIG: 21:38:15 : HDL Language: Verilog
MIG: 21:38:15 : compInfo: false
MIG: 21:38:15 : Vivado Options xc7s50 csga324 -1
MIG: 21:38:15 : 1: xc7s50 2: csga324 3: -1
MIG: 21:38:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:38:15 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:38:15 : I am in catch area
MIG: 21:38:15 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:38:25 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:38:25 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:38:25 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:38:25 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:38:25 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:38:26 : Running simulation.xit
MIG: 21:38:26 : ################# RUNNING MIG BATCH ###################
MIG: 21:38:26 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:38:26 : synp_flow:  -- synthesis_mode: Other
MIG: 21:38:26 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:38:26 : vivado_mode: xpg_bd
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:26 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 1
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 : isPortInterface: 0
MIG: 21:38:27 :  locked false  
MIG: 21:38:27 : HDL Language: Verilog
MIG: 21:38:27 : compInfo: false
MIG: 21:38:27 : Vivado Options xc7s50 csga324 -1
MIG: 21:38:27 : 1: xc7s50 2: csga324 3: -1
MIG: 21:38:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:38:27 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:38:27 : I am in catch area
MIG: 21:38:27 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:38:36 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:38:36 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:38:36 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:38:36 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:38:36 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:38:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:38:37 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 21:38:37 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 21:38:37 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 21:38:37 : ################# RUNNING MIG BATCH ###################
MIG: 21:38:37 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:38:37 : synp_flow:  -- synthesis_mode: Other
MIG: 21:38:37 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:38:37 : vivado_mode: xpg_bd
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 1
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 : isPortInterface: 0
MIG: 21:38:37 :  locked false  
MIG: 21:38:37 : HDL Language: Verilog
MIG: 21:38:37 : compInfo: false
MIG: 21:38:37 : Vivado Options xc7s50 csga324 -1
MIG: 21:38:37 : 1: xc7s50 2: csga324 3: -1
MIG: 21:38:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:38:37 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:38:37 : I am in catch area
MIG: 21:38:37 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:38:46 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:38:46 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:38:46 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:38:46 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:38:46 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
MIG: 21:38:47 : Running implementation.xit
MIG: 21:38:47 : IGN:     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> <==>     <ModuleName>img_blurring_mig_7series_0_0</ModuleName> 
MIG: 21:38:47 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 21:38:47 : ERR:             <Pin PADName="R2(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R2" Bank="34" name="sys_clk_i" /> 
MIG: 21:38:47 : ################# RUNNING MIG BATCH ###################
MIG: 21:38:47 : Writing IN file for 'img_blurring_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0
MIG: 21:38:47 : synp_flow:  -- synthesis_mode: Other
MIG: 21:38:47 : outputDirectory: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/_tmp/
MIG: 21:38:47 : vivado_mode: xpg_bd
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 1
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 : isPortInterface: 0
MIG: 21:38:47 :  locked false  
MIG: 21:38:47 : HDL Language: Verilog
MIG: 21:38:47 : compInfo: false
MIG: 21:38:47 : Vivado Options xc7s50 csga324 -1
MIG: 21:38:47 : 1: xc7s50 2: csga324 3: -1
MIG: 21:38:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:38:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:38:47 : I am in catch area
MIG: 21:38:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/xil_txt.out ... 
MIG: 21:38:57 : XML_INPUT_FILE: c:/Users/ninap/Desktop/vivado_projects/img_blurring/img_blurring.srcs/sources_1/bd/img_blurring/ip/img_blurring_mig_7series_0_0/mig_b.prj
MIG: 21:38:57 : Component_Name: img_blurring_mig_7series_0_0
MIG: 21:38:57 : Moving img_blurring_mig_7series_0_0 ...
MIG: 21:38:57 : Moving img_blurring_mig_7series_0_0.veo ...
MIG: 21:38:57 : Moving img_blurring_mig_7series_0_0_xmdf.tcl ...
