

================================================================
== Vitis HLS Report for 'wr_data_dir_adv'
================================================================
* Date:           Sat Sep  2 15:30:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        wr_data_dir_adv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.140 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  24.000 ns|  24.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../hls_src/wr_data_dir_adv.cpp:59]   --->   Operation 6 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [../hls_src/wr_data_dir_adv.cpp:21]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [../hls_src/wr_data_dir_adv.cpp:21]   --->   Operation 8 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%total_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %total_size"   --->   Operation 9 'read' 'total_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%width_img_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width_img"   --->   Operation 10 'read' 'width_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%frame_ptr_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %frame_ptr"   --->   Operation 11 'read' 'frame_ptr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%base_addr_3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %base_addr_3"   --->   Operation 12 'read' 'base_addr_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%base_addr_2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %base_addr_2"   --->   Operation 13 'read' 'base_addr_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%base_addr_1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %base_addr_1"   --->   Operation 14 'read' 'base_addr_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%base_addr_0_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %base_addr_0"   --->   Operation 15 'read' 'base_addr_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %strm_in_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %strm_in_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %strm_in_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_user_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_id_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_dest_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_dir, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_dir"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_data, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_data"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_addr_0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_addr_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_1, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_addr_2"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_2, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_2, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_addr_3"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_3, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_3, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %frame_ptr"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %frame_ptr, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width_img"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_img, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_img, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %total_size"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_size, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_size, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %completed"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %completed, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %processed_elem"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %processed_elem, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %processed_elem, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, i32 1" [../hls_src/wr_data_dir_adv.cpp:61]   --->   Operation 53 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln61 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty_13" [../hls_src/wr_data_dir_adv.cpp:61]   --->   Operation 54 'specaxissidechannel' 'specaxissidechannel_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %tmp, void %if.end53, void %if.then_ifconv" [../hls_src/wr_data_dir_adv.cpp:61]   --->   Operation 55 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V" [../hls_src/wr_data_dir_adv.cpp:64]   --->   Operation 56 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%input_data_data = extractvalue i84 %empty" [../hls_src/wr_data_dir_adv.cpp:64]   --->   Operation 57 'extractvalue' 'input_data_data' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln87)   --->   "%input_data_user = extractvalue i84 %empty" [../hls_src/wr_data_dir_adv.cpp:64]   --->   Operation 58 'extractvalue' 'input_data_user' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%numWrites_load = load i32 %numWrites" [../hls_src/wr_data_dir_adv.cpp:87]   --->   Operation 59 'load' 'numWrites_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%width = trunc i32 %width_img_read" [../hls_src/wr_data_dir_adv.cpp:71]   --->   Operation 60 'trunc' 'width' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = partselect i24 @_ssdm_op_PartSelect.i24.i64.i32.i32, i64 %input_data_data, i32 32, i32 55" [../hls_src/wr_data_dir_adv.cpp:72]   --->   Operation 61 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%row = trunc i64 %input_data_data" [../hls_src/wr_data_dir_adv.cpp:74]   --->   Operation 62 'trunc' 'row' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%col = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %input_data_data, i32 16, i32 26" [../hls_src/wr_data_dir_adv.cpp:75]   --->   Operation 63 'partselect' 'col' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i11 %row" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 64 'zext' 'zext_ln76' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i12 %width" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 65 'zext' 'zext_ln76_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 66 [3/3] (1.05ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i22 %zext_ln76_1, i22 %zext_ln76" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 66 'mul' 'mul_ln76' <Predicate = (tmp)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %numWrites_load, i32 1" [../hls_src/wr_data_dir_adv.cpp:87]   --->   Operation 67 'add' 'add_ln87' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln87 = select i1 %input_data_user, i32 1, i32 %add_ln87" [../hls_src/wr_data_dir_adv.cpp:87]   --->   Operation 68 'select' 'select_ln87' <Predicate = (tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %select_ln87, i32 %numWrites" [../hls_src/wr_data_dir_adv.cpp:68]   --->   Operation 69 'store' 'store_ln68' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 70 [2/3] (1.05ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i22 %zext_ln76_1, i22 %zext_ln76" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 70 'mul' 'mul_ln76' <Predicate = (tmp)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%icmp_ln89 = icmp_eq  i32 %select_ln87, i32 %total_size_read" [../hls_src/wr_data_dir_adv.cpp:89]   --->   Operation 71 'icmp' 'icmp_ln89' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %if.end52, void %if.then49" [../hls_src/wr_data_dir_adv.cpp:89]   --->   Operation 72 'br' 'br_ln89' <Predicate = (tmp)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln92 = br void %if.end52" [../hls_src/wr_data_dir_adv.cpp:92]   --->   Operation 73 'br' 'br_ln92' <Predicate = (tmp & icmp_ln89)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i22 %zext_ln76_1, i22 %zext_ln76" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 74 'mul' 'mul_ln76' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i11 %col" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 75 'zext' 'zext_ln76_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln76 = add i22 %mul_ln76, i22 %zext_ln76_2" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 76 'add' 'add_ln76' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.77>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%count_frame_load = load i8 %count_frame" [../hls_src/wr_data_dir_adv.cpp:73]   --->   Operation 77 'load' 'count_frame_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%data_wr = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %count_frame_load, i24 %tmp_s" [../hls_src/wr_data_dir_adv.cpp:73]   --->   Operation 78 'bitconcatenate' 'data_wr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln76 = add i22 %mul_ln76, i22 %zext_ln76_2" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 79 'add' 'add_ln76' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %base_addr_3_read, i32 24, i32 31" [../hls_src/wr_data_dir_adv.cpp:82]   --->   Operation 80 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%addr = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i22.i2, i8 %tmp_1, i22 %add_ln76, i2 0" [../hls_src/wr_data_dir_adv.cpp:82]   --->   Operation 81 'bitconcatenate' 'addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %base_addr_0_read, i32 24, i32 31" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 82 'partselect' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%addr_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i22.i2, i8 %tmp_2, i22 %add_ln76, i2 0" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 83 'bitconcatenate' 'addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %base_addr_1_read, i32 24, i32 31" [../hls_src/wr_data_dir_adv.cpp:80]   --->   Operation 84 'partselect' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%addr_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i22.i2, i8 %tmp_3, i22 %add_ln76, i2 0" [../hls_src/wr_data_dir_adv.cpp:80]   --->   Operation 85 'bitconcatenate' 'addr_2' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %base_addr_2_read, i32 24, i32 31" [../hls_src/wr_data_dir_adv.cpp:81]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%addr_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i22.i2, i8 %tmp_4, i22 %add_ln76, i2 0" [../hls_src/wr_data_dir_adv.cpp:81]   --->   Operation 87 'bitconcatenate' 'addr_3' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.56ns)   --->   "%icmp_ln79 = icmp_eq  i2 %frame_ptr_read, i2 0" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 88 'icmp' 'icmp_ln79' <Predicate = (tmp)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.56ns)   --->   "%icmp_ln79_1 = icmp_eq  i2 %frame_ptr_read, i2 1" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 89 'icmp' 'icmp_ln79_1' <Predicate = (tmp)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.56ns)   --->   "%icmp_ln79_2 = icmp_eq  i2 %frame_ptr_read, i2 2" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 90 'icmp' 'icmp_ln79_2' <Predicate = (tmp)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%select_ln79 = select i1 %icmp_ln79_2, i32 %addr_3, i32 %addr_2" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 91 'select' 'select_ln79' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%or_ln79 = or i1 %icmp_ln79_2, i1 %icmp_ln79_1" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 92 'or' 'or_ln79' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_1 = select i1 %icmp_ln79, i32 %addr_1, i32 %addr" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 93 'select' 'select_ln79_1' <Predicate = (tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%addr_4 = select i1 %or_ln79, i32 %select_ln79, i32 %select_ln79_1" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 94 'select' 'addr_4' <Predicate = (tmp)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [2/2] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_dir, i32 %addr_4" [../hls_src/wr_data_dir_adv.cpp:84]   --->   Operation 95 'write' 'write_ln84' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 96 [2/2] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_data, i32 %data_wr" [../hls_src/wr_data_dir_adv.cpp:85]   --->   Operation 96 'write' 'write_ln85' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 97 [1/1] (1.00ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %processed_elem, i32 %select_ln87" [../hls_src/wr_data_dir_adv.cpp:87]   --->   Operation 97 'write' 'write_ln87' <Predicate = (tmp)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln90 = add i8 %count_frame_load, i8 1" [../hls_src/wr_data_dir_adv.cpp:90]   --->   Operation 98 'add' 'add_ln90' <Predicate = (tmp & icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln90 = store i8 %add_ln90, i8 %count_frame" [../hls_src/wr_data_dir_adv.cpp:90]   --->   Operation 99 'store' 'store_ln90' <Predicate = (tmp & icmp_ln89)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_dir, i32 %addr_4" [../hls_src/wr_data_dir_adv.cpp:84]   --->   Operation 100 'write' 'write_ln84' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 101 [1/2] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_data, i32 %data_wr" [../hls_src/wr_data_dir_adv.cpp:85]   --->   Operation 101 'write' 'write_ln85' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%storemerge = phi i1 1, void %if.then49, i1 0, void %if.then_ifconv"   --->   Operation 102 'phi' 'storemerge' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %completed, i1 %storemerge" [../hls_src/wr_data_dir_adv.cpp:93]   --->   Operation 103 'write' 'write_ln93' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end53" [../hls_src/wr_data_dir_adv.cpp:96]   --->   Operation 104 'br' 'br_ln96' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln97 = ret" [../hls_src/wr_data_dir_adv.cpp:97]   --->   Operation 105 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.000ns, clock uncertainty: 1.620ns.

 <State 1>: 3.250ns
The critical path consists of the following:
	'load' operation ('numWrites_load', ../hls_src/wr_data_dir_adv.cpp:87) on static variable 'numWrites' [75]  (0.000 ns)
	'add' operation ('add_ln87', ../hls_src/wr_data_dir_adv.cpp:87) [104]  (2.552 ns)
	'select' operation ('select_ln87', ../hls_src/wr_data_dir_adv.cpp:87) [105]  (0.698 ns)

 <State 2>: 4.140ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln89', ../hls_src/wr_data_dir_adv.cpp:89) [107]  (2.552 ns)
	multiplexor before 'phi' operation ('storemerge') [115]  (1.588 ns)

 <State 3>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[86] ('mul_ln76', ../hls_src/wr_data_dir_adv.cpp:76) [84]  (0.000 ns)
	'add' operation of DSP[86] ('add_ln76', ../hls_src/wr_data_dir_adv.cpp:76) [86]  (2.100 ns)

 <State 4>: 3.776ns
The critical path consists of the following:
	'add' operation of DSP[86] ('add_ln76', ../hls_src/wr_data_dir_adv.cpp:76) [86]  (2.100 ns)
	'select' operation ('select_ln79_1', ../hls_src/wr_data_dir_adv.cpp:79) [100]  (0.698 ns)
	'select' operation ('addr', ../hls_src/wr_data_dir_adv.cpp:79) [101]  (0.978 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
