============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:08:46 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-7 ps) Setup Check with Pin out_q_reg[14]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[3]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     286            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     286            0     
                                              
             Setup:-      11                  
       Uncertainty:-     100                  
     Required Time:=     175                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=      -7                  

#------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  in2_q_reg[3]/CK -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  in2_q_reg[3]/Q  -       CK->Q R     DFFRHQX4LVT      4 12.1    20    47      47    (-,-) 
  g18578__8428/Y  -       B->Y  F     NAND2X6LVT       3  7.9    17    13      60    (-,-) 
  g3/Y            -       B->Y  R     NAND2X4LVT       1  5.1    12     9      69    (-,-) 
  g2/Y            -       A->Y  F     NAND2X6LVT       1  5.7    13    11      80    (-,-) 
  g18321__6417/Y  -       B->Y  R     NOR3X8LVT        1  6.4    20    17      98    (-,-) 
  g18313__4319/Y  -       C->Y  F     NOR3X8LVT        4 10.0    16     9     107    (-,-) 
  g18300/Y        -       A->Y  R     CLKINVX8LVT      6 12.3    12    10     116    (-,-) 
  g18265__9945/Y  -       A1->Y F     AOI211X2LVT      1  2.2    22    16     133    (-,-) 
  g18230__5107/Y  -       B->Y  R     XNOR2X2LVT       1  3.8    14    31     164    (-,-) 
  g18205__7098/Y  -       B->Y  F     NAND2X4LVT       1  3.7    14    11     175    (-,-) 
  g18173__2398/Y  -       C->Y  R     NAND3X4LVT       1  2.1    11     7     182    (-,-) 
  out_q_reg[14]/D <<<     -     R     DFFRHQX1LVT      1    -     -     0     182    (-,-) 
#------------------------------------------------------------------------------------------

