# 32 bit RISC-V-SINGLE-CORE
32 bit RISC V Singe Core RTL Design using Verilog 
