{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571945841588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571945841596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 16:37:21 2019 " "Processing started: Thu Oct 24 16:37:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571945841596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945841596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instrucao_R -c Instrucao_R " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instrucao_R -c Instrucao_R" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945841596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571945842440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571945842440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/rom_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/rom_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_MIPS-assincrona " "Found design unit 1: ROM_MIPS-assincrona" {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ROM_MIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854771 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_MIPS " "Found entity 1: ROM_MIPS" {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ROM_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_MIPS-comportamento " "Found design unit 1: ULA_MIPS-comportamento" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854777 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_MIPS " "Found entity 1: ULA_MIPS" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/bancoregistradores_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/bancoregistradores_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores_MIPS-comportamento " "Found design unit 1: bancoRegistradores_MIPS-comportamento" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854783 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores_MIPS " "Found entity 1: bancoRegistradores_MIPS" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/pc_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/pc_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_MIPS-assincrona " "Found design unit 1: PC_MIPS-assincrona" {  } { { "../Componentes/PC_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/PC_MIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854788 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MIPS " "Found entity 1: PC_MIPS" {  } { { "../Componentes/PC_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/PC_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/top_level_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/top_level_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL_R-assincrona " "Found design unit 1: TOP_LEVEL_R-assincrona" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854794 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL_R " "Found entity 1: TOP_LEVEL_R" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "../../Relogio_VHDL/Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854799 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "../../Relogio_VHDL/Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "../../Relogio_VHDL/Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854805 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../../Relogio_VHDL/Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571945854805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945854805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL_R " "Elaborating entity \"TOP_LEVEL_R\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571945854865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MIPS PC_MIPS:PC " "Elaborating entity \"PC_MIPS\" for hierarchy \"PC_MIPS:PC\"" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "PC" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico PC_MIPS:PC\|somadorGenerico:Somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"PC_MIPS:PC\|somadorGenerico:Somador\"" {  } { { "../Componentes/PC_MIPS.vhd" "Somador" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/PC_MIPS.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador PC_MIPS:PC\|registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"PC_MIPS:PC\|registrador:PC\"" {  } { { "../Componentes/PC_MIPS.vhd" "PC" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/PC_MIPS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854882 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registrador.vhd(36) " "VHDL Process Statement warning at registrador.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Relogio_VHDL/Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/registrador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854884 "|TOP_LEVEL_R|PC_MIPS:PC|registrador:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_MIPS ROM_MIPS:ROM " "Elaborating entity \"ROM_MIPS\" for hierarchy \"ROM_MIPS:ROM\"" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "ROM" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854889 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROM_MIPS.vhd(18) " "VHDL Signal Declaration warning at ROM_MIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ROM_MIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571945854890 "|TOP_LEVEL_R|ROM_MIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores_MIPS bancoRegistradores_MIPS:BANCO " "Elaborating entity \"bancoRegistradores_MIPS\" for hierarchy \"bancoRegistradores_MIPS:BANCO\"" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "BANCO" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_MIPS ULA_MIPS:ULA " "Elaborating entity \"ULA_MIPS\" for hierarchy \"ULA_MIPS:ULA\"" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "ULA" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945854897 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ai ULA_MIPS.vhd(37) " "VHDL Process Statement warning at ULA_MIPS.vhd(37): signal \"ai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854899 "|TOP_LEVEL_R|ULA_MIPS:ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA_MIPS.vhd(37) " "VHDL Process Statement warning at ULA_MIPS.vhd(37): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854900 "|TOP_LEVEL_R|ULA_MIPS:ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA_MIPS.vhd(39) " "VHDL Process Statement warning at ULA_MIPS.vhd(39): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854900 "|TOP_LEVEL_R|ULA_MIPS:ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ai ULA_MIPS.vhd(41) " "VHDL Process Statement warning at ULA_MIPS.vhd(41): signal \"ai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854900 "|TOP_LEVEL_R|ULA_MIPS:ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA_MIPS.vhd(41) " "VHDL Process Statement warning at ULA_MIPS.vhd(41): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571945854900 "|TOP_LEVEL_R|ULA_MIPS:ULA"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores_MIPS:BANCO\|registrador " "RAM logic \"bancoRegistradores_MIPS:BANCO\|registrador\" is uninferred due to asynchronous read logic" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "registrador" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1571945855459 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_MIPS:ROM\|memROM " "RAM logic \"ROM_MIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "../Componentes/ROM_MIPS.vhd" "memROM" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ROM_MIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1571945855459 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1571945855459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[0\] GND " "Pin \"SaidaROM\[0\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[2\] GND " "Pin \"SaidaROM\[2\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[3\] GND " "Pin \"SaidaROM\[3\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[4\] GND " "Pin \"SaidaROM\[4\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[6\] GND " "Pin \"SaidaROM\[6\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[7\] GND " "Pin \"SaidaROM\[7\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[8\] GND " "Pin \"SaidaROM\[8\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[9\] GND " "Pin \"SaidaROM\[9\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[10\] GND " "Pin \"SaidaROM\[10\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[14\] GND " "Pin \"SaidaROM\[14\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[15\] GND " "Pin \"SaidaROM\[15\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[18\] GND " "Pin \"SaidaROM\[18\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[19\] GND " "Pin \"SaidaROM\[19\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[20\] GND " "Pin \"SaidaROM\[20\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[24\] GND " "Pin \"SaidaROM\[24\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[25\] GND " "Pin \"SaidaROM\[25\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[26\] GND " "Pin \"SaidaROM\[26\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[27\] GND " "Pin \"SaidaROM\[27\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[28\] GND " "Pin \"SaidaROM\[28\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[29\] GND " "Pin \"SaidaROM\[29\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[30\] GND " "Pin \"SaidaROM\[30\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[31\] GND " "Pin \"SaidaROM\[31\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaROM[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaFunct\[0\] GND " "Pin \"SaidaFunct\[0\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaFunct[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaFunct\[2\] GND " "Pin \"SaidaFunct\[2\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaFunct[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaFunct\[3\] GND " "Pin \"SaidaFunct\[3\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaFunct[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaFunct\[4\] GND " "Pin \"SaidaFunct\[4\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571945856006 "|TOP_LEVEL_R|SaidaFunct[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571945856006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571945856130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "792 " "792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571945856596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571945857226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571945857226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "495 " "Implemented 495 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571945857835 ""} { "Info" "ICUT_CUT_TM_OPINS" "134 " "Implemented 134 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571945857835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "357 " "Implemented 357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571945857835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571945857835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571945857889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 16:37:37 2019 " "Processing ended: Thu Oct 24 16:37:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571945857889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571945857889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571945857889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571945857889 ""}
