INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2.2/TP2.2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD29
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module BaudrateGen
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module Interfaz
INFO: [VRFC 10-311] analyzing module RX
INFO: [VRFC 10-311] analyzing module TX
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2.2/TP2.2.srcs/sources_1/new/BaudrateGen1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudrateGen1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2.2/TP2.2.srcs/sources_1/new/RX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2.2/TP2.2.srcs/sources_1/new/TX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2.2/TP2.2.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2.2/TP2.2.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
