================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Apr 25 17:04:40 CEST 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         depolarize_hls
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  artix7
    * Target device:   xc7a200t-fbg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3347
FF:               4835
DSP:              12
BRAM:             2
URAM:             0
SRL:              307


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.195       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                    | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| U0                                                                      | 3347 | 4835 | 12  | 2    |      |     |        |      |         |          |        |
|   (U0)                                                                  | 39   | 923  |     |      |      |     |        |      |         |          |        |
|   Bj_stream_fifo_U                                                      | 35   | 68   |     |      |      |     |        |      |         |          |        |
|   Wij_stream_fifo_U                                                     | 35   | 68   |     |      |      |     |        |      |         |          |        |
|   Xi_stream_fifo_U                                                      | 35   | 68   |     |      |      |     |        |      |         |          |        |
|   bwsup_stream_fifo_U                                                   | 47   | 68   |     |      |      |     |        |      |         |          |        |
|   bwsup_stream_out_fifo_U                                               | 39   | 68   |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                                       | 212  | 299  |     |      |      |     |        |      |         |          |        |
|   fadd_32ns_32ns_32_7_full_dsp_1_U30                                    | 207  | 288  | 2   |      |      |     |        |      |         |          |        |
|   fmul_32ns_32ns_32_4_max_dsp_1_U31                                     | 91   | 146  | 3   |      |      |     |        |      |         |          |        |
|   gmem_m_axi_U                                                          | 1617 | 1925 |     | 2    |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_computeRow_fu_293                         | 617  | 490  |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_computeRow_fu_293)                     | 144  | 204  |     |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_6_no_dsp_1_U17                                    | 417  | 284  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 56   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_read_Bj_fu_284                            | 64   | 68   |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_read_Bj_fu_284)                        | 3    | 66   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 61   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266     | 37   | 101  |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266) | 31   | 99   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 6    | 2    |     |      |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_read_Xi_fu_275                            | 79   | 68   |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_read_Xi_fu_275)                        | 6    | 66   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 73   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_read_bwsup_fu_257                         | 67   | 68   |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_read_bwsup_fu_257)                     | 5    | 66   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 62   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_store_bwsup_fu_303                        | 65   | 68   |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_store_bwsup_fu_303)                    | 4    | 66   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 61   | 2    |     |      |      |     |        |      |         |          |        |
|   mul_31ns_32ns_63_2_1_U32                                              | 46   | 34   | 4   |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U33                                                | 15   | 17   | 3   |      |      |     |        |      |         |          |        |
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.49%  | OK     |
| FD                                                        | 50%       | 1.80%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.66%  | OK     |
| MUXF7                                                     | 15%       | 0.05%  | OK     |
| DSP                                                       | 80%       | 1.62%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.27%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.95%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2524      | 116    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.66   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                     | ENDPOINT PIN                                                                                                                                                                                                                                                                       | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                    |                                                                                                                                                                                                                                                                                    |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.805 | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din1_buf1_reg[24]/C | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/D |            8 |         20 |          5.941 |          3.080 |        2.861 |
| Path2 | 4.255 | mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK                                                        | mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[0]                                                                                                                                                                                                                                      |            0 |          1 |          4.261 |          4.206 |        0.055 |
| Path3 | 4.255 | mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK                                                        | mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[10]                                                                                                                                                                                                                                     |            0 |          1 |          4.261 |          4.206 |        0.055 |
| Path4 | 4.255 | mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK                                                        | mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[11]                                                                                                                                                                                                                                     |            0 |          1 |          4.261 |          4.206 |        0.055 |
| Path5 | 4.255 | mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK                                                        | mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[12]                                                                                                                                                                                                                                     |            0 |          1 |          4.261 |          4.206 |        0.055 |
+-------+-------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                                                                                                                                                                      | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din1_buf1_reg[24]                                                                                                                                                                                 | FLOP_LATCH.flop.FDRE |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_i_3                                                                               | LUT.others.LUT2      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry                                                                                   | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry__0                                                                                | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                                             | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3                                          | LUT.others.LUT3      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4                                          | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_2                                                  | LUT.others.LUT4      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_1                                                  | LUT.others.LUT6      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2 | DMEM.srl.SRL16E      |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------+------------------+
    | Path2 Cells                             | Primitive Type   |
    +-----------------------------------------+------------------+
    | mul_31ns_32ns_63_2_1_U32/tmp_product__0 | MULT.dsp.DSP48E1 |
    | mul_31ns_32ns_63_2_1_U32/buff0_reg__0   | MULT.dsp.DSP48E1 |
    +-----------------------------------------+------------------+

    +-----------------------------------------+------------------+
    | Path3 Cells                             | Primitive Type   |
    +-----------------------------------------+------------------+
    | mul_31ns_32ns_63_2_1_U32/tmp_product__0 | MULT.dsp.DSP48E1 |
    | mul_31ns_32ns_63_2_1_U32/buff0_reg__0   | MULT.dsp.DSP48E1 |
    +-----------------------------------------+------------------+

    +-----------------------------------------+------------------+
    | Path4 Cells                             | Primitive Type   |
    +-----------------------------------------+------------------+
    | mul_31ns_32ns_63_2_1_U32/tmp_product__0 | MULT.dsp.DSP48E1 |
    | mul_31ns_32ns_63_2_1_U32/buff0_reg__0   | MULT.dsp.DSP48E1 |
    +-----------------------------------------+------------------+

    +-----------------------------------------+------------------+
    | Path5 Cells                             | Primitive Type   |
    +-----------------------------------------+------------------+
    | mul_31ns_32ns_63_2_1_U32/tmp_product__0 | MULT.dsp.DSP48E1 |
    | mul_31ns_32ns_63_2_1_U32/buff0_reg__0   | MULT.dsp.DSP48E1 |
    +-----------------------------------------+------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/vhdl/report/depolarize_hls_design_analysis_synth.rpt          |
| failfast                 | impl/vhdl/report/depolarize_hls_failfast_synth.rpt                 |
| timing                   | impl/vhdl/report/depolarize_hls_timing_synth.rpt                   |
| timing_paths             | impl/vhdl/report/depolarize_hls_timing_paths_synth.rpt             |
| utilization              | impl/vhdl/report/depolarize_hls_utilization_synth.rpt              |
| utilization_hierarchical | impl/vhdl/report/depolarize_hls_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


