<DOC>
<DOCNO>
EP-0016922
</DOCNO>
<TEXT>
<DATE>
19801015
</DATE>
<IPC-CLASSIFICATIONS>
H04N-5/06 <main>H04N-5/06</main> H04N-5/08 H04N-5/10 
</IPC-CLASSIFICATIONS>
<TITLE>
circuit for synchronizing video pulse oscillators.
</TITLE>
<APPLICANT>
siemens ag albisch<sep>siemens-albis aktiengesellschaft<sep>siemens-albis aktiengesellschaftpv/patente und verträge postfach, albisriederstrasse 245ch-8047 zürichch<sep>siemens-albis aktiengesellschaft<sep>
</APPLICANT>
<INVENTOR>
burianek rudolf<sep>tschannen gottfried<sep>burianek, rudolf<sep>tschannen, gottfried<sep>burianek, rudolfschützenrain 17ch-8047 zürichch<sep>tschannen, gottfriedseebahnstrasse 177/153ch-8004 zürichch<sep>burianek, rudolf  <sep>tschannen, gottfried<sep>burianek, rudolfschützenrain 17ch-8047 zürichch<sep>tschannen, gottfriedseebahnstrasse 177/153ch-8004 zürichch<sep>
</INVENTOR>
<ABSTRACT>
The mixing pulse signal (SAS) of a first video on the motion is supplied via a row pulse separation scarf device (ZS) to the reference input (20) of a trailing current tion (PV). The output signal (Q1) of a VG (VG) which compares the output signals (C, C ') of an external image and an internal image capture pulse from separation circuit, is via a control pulse switch (Ru) to the clock input of a video clock gate tor (VT) supplied, which outputs an internal mixing pulse signal (SAS ') and an internal horizontal pulse signal (H' = H1 ', H2') each. The output (10) of the trail control (PV) is connected to a further input of the control pulse switch (RU) is connected to a clock frequency signal (TS). With the help of the clock frequency signal (TS), the video signals can be synchronized further video recording devices. The synchro nised video signals from the video receptacles can then be operated in a processing circuit such that a superimposed representation of the BIL is possible on the screen of a video display device.
</ABSTRACT>
</TEXT>
</DOC>
