# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc rtl/bram_buffer.sv rtl/layer_controller.sv rtl/layer_top.sv rtl/MAC.sv rtl/serial_top.sv rtl/spi_command_controller.sv rtl/top_level.sv rtl/uart_rx.sv --exe /home/dduboi/vhdl_proj/Quantized-Linear-Layer-Accelerator/FPGA/tb/cpp/layer_top_tb.cpp --top-module layer_top --Mdir sim/obj_dir --trace --no-timing -Wno-fatal"
S  10993608  1489494  1748288240    72563202  1705136080           0 "/usr/bin/verilator_bin"
S      4942    15678  1748288240   168564366  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S      1919   549448  1748404261   789139402  1748404261   789139402 "rtl/MAC.sv"
S       791   558069  1748382800    62085030  1748317124   631075039 "rtl/bram_buffer.sv"
S      5085   559432  1748418056   820267889  1748418056   820267889 "rtl/layer_controller.sv"
S      3408   558161  1748416094   960008533  1748416094   960008533 "rtl/layer_top.sv"
S      2827   559325  1748393893   764125982  1748393893   764125982 "rtl/serial_top.sv"
S      3759   558073  1748382800   375082971  1748317233   512134221 "rtl/spi_command_controller.sv"
S      3840   549622  1748396804   523994143  1748396804   523994143 "rtl/top_level.sv"
S      3032   559084  1748392999   415439721  1748392999   415439721 "rtl/uart_rx.sv"
T      5559   556825  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top.cpp"
T      3681   556824  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top.h"
T      2003   559363  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top.mk"
T       785   556822  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top__Syms.cpp"
T      1146   556823  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top__Syms.h"
T       308   558870  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top__TraceDecls__0__Slow.cpp"
T      5512   558871  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top__Trace__0.cpp"
T     27971   558866  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top__Trace__0__Slow.cpp"
T      3464   556827  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top___024root.h"
T      1393   558121  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top___024root__DepSet_h1ff13033__0.cpp"
T       904   556829  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top___024root__DepSet_h1ff13033__0__Slow.cpp"
T     20873   558133  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top___024root__DepSet_h993c419b__0.cpp"
T      9920   556836  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top___024root__DepSet_h993c419b__0__Slow.cpp"
T       691   556828  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top___024root__Slow.cpp"
T       714   556826  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top__pch.h"
T       933   559415  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top__ver.d"
T         0        0  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top__verFiles.dat"
T      1777   559286  1748418086   178855056  1748418086   178855056 "sim/obj_dir/Vlayer_top_classes.mk"
