Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bcdf4c0e7cab4b9fb3c0580e9a59177f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CLA_t_behav xil_defaultlib.CLA_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NAND_Implement
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.AND3
Compiling module xil_defaultlib.OR3
Compiling module xil_defaultlib.OR4
Compiling module xil_defaultlib.AND5
Compiling module xil_defaultlib.OR5
Compiling module xil_defaultlib.CLA_Generator_4bit
Compiling module xil_defaultlib.CLA_Generator_2bit
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Carry_Look_Ahead_Adder_8bit_defa...
Compiling module xil_defaultlib.CLA_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot CLA_t_behav
